github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-04-26 20:36:47 +00:00
Code Issues Releases Wiki Activity

Atari Vector WIP

Browse Source
This commit is contained in:
Marcel
2019-09-29 20:57:52 +02:00
parent 8c8f6ac332
commit 1f1b0efd99
5 changed files with 23 additions and 699 deletions
Download Patch File Download Diff File Expand all files Collapse all files

BIN
Arcade_MiST/Atari Vector/Asteroids/Snapshot/asteroids.rbf Normal file
View File

Binary file not shown.

BIN
Arcade_MiST/Atari Vector/Lunar Lander/Snapshot/LunarLander.rbf Normal file
View File

Binary file not shown.

24
Arcade_MiST/Galaxian Hardware/Z80 Based/Jumpbug_MiST/rtl/galaxian.vhd
View File

@@ -134,6 +134,19 @@ architecture RTL of galaxian is
signal PSG_A,PSG_B,PSG_C : std_logic_vector(7 downto 0);
signal sel : std_logic_vector( 3 downto 0) := (others => '0');
signal W_SPRITE_CS : std_logic;
signal bank_wr : std_logic;
signal newTileAddr : std_logic_vector(12 downto 0);
signal tile0datao : std_logic_vector(tilemap_o.tile_d'range);
signal tile1datao : std_logic_vector(tilemap_o.tile_d'range);
signal sprite0data : std_logic_vector(sprite_o.d'range);
signal sprite1data : std_logic_vector(sprite_o.d'range);
signal decoded_tileaddr : std_logic_vector(12 downto 0);
signal decoded_spriteaddr : std_logic_vector(10 downto 0);
component ym2149
port (
CLK : in std_logic;
@@ -162,7 +175,7 @@ begin
I_V_FLIP => W_V_FLIP,
I_V_BLn => W_V_BLn,
I_C_BLn => W_C_BLn,
I_A => W_A(10 downto 0),
I_A => W_A(9 downto 0),
I_OBJ_SUB_A => "000",
I_BD => W_BDI,
I_OBJ_RAM_RQ => W_OBJ_RAM_RQ,
@@ -392,8 +405,12 @@ W_OBJ_RAM_WR <= '1' when W_CPU_WR = '1' and (W_A(15 downto 11) = "01010") else '
W_RESETn <= not I_RESET;
W_BDO <= W_SW_DO or W_VID_DO or W_CPU_RAM_DO or W_CPU_ROM_DOB or W_PROT_DOB;
W_CPU_WR <= not W_CPU_WRn;
W_GFX_BANK_WR <= '1' when W_CPU_WR = '1' and (W_A(15 downto 4) = X"600") else '0';
W_GFX_BANK_WR <= W_CPU_WR when (W_A(15 downto 4) = X"600") else '0';
W_SRITE_CS <= '1' when W_A(15 downto 6) = X"50"&"01" else '0';
newtileaddr <= decoded_tileAddr(12 downto 6) & decoded_tileAddr(4 downto 1) & not decoded_tileAddr(5) & decoded_tileAddr(0);
sel <= W_A(3 downto 0);
process(W_CLK_18M, W_GFX_BANK_WR, W_BDI) begin
@@ -428,8 +445,7 @@ end process;
-- map(0x5800, 0x5800).mirror(0x00ff).w("8910.0", FUNC(ay8910_device::data_w));
-- map(0x5900, 0x5900).mirror(0x00ff).w("8910.0", FUNC(ay8910_device::address_w));
PSG_EN <= '1' when (W_A(15 downto 11) = "01011" and W_A(7 downto 0) = X"00") else '0';
PSG_EN <= '1' when (W_A(15 downto 9) = X"5"&"100" and W_A(7 downto 0) = X"00") else '0';
process(W_CPU_CLK)
begin
if rising_edge(W_CPU_CLK) then

6
Arcade_MiST/Galaxian Hardware/Z80 Based/Jumpbug_MiST/rtl/mc_video.vhd
View File

@@ -41,7 +41,7 @@ entity MC_VIDEO is
I_V_BLn : in std_logic;
I_C_BLn : in std_logic;
I_A : in std_logic_vector(10 downto 0);
I_A : in std_logic_vector(9 downto 0);
I_BD : in std_logic_vector(7 downto 0);
I_OBJ_SUB_A : in std_logic_vector(2 downto 0);
I_OBJ_RAM_RQ : in std_logic;
@@ -204,14 +204,14 @@ begin
vid_ram : entity work.MC_VID_RAM
port map (
I_CLKA => I_CLK_12M,
I_ADDRA => I_A(10 downto 0),
I_ADDRA => I_A(9 downto 0),
I_DA => W_VID_RAM_DI,
I_WEA => I_VID_RAM_WR,
I_CEA => W_VID_RAM_CS,
O_DA => W_VID_RAM_DOA,
I_CLKB => I_CLK_12M,
I_ADDRB => W_VID_RAM_A(10 downto 0),
I_ADDRB => W_VID_RAM_A(9 downto 0),
I_DB => x"00",
I_WEB => '0',
I_CEB => '1',