github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-02-26 16:43:21 +00:00
Code Issues Releases Wiki Activity

Vectrex: make it compile again

Browse Source
This commit is contained in:
Gyorgy Szombathelyi
2019-12-08 11:17:08 +01:00
parent 629b394b5e
commit 262a0211b5
6 changed files with 6 additions and 89 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
common/mist/cofi.sv
View File

@@ -36,7 +36,8 @@ reg [5:0] red_last;
reg [5:0] green_last;
reg [5:0] blue_last;
always @(posedge clk) if (pix_ce) begin
wire ce = enable ? pix_ce : 1'b1;
always @(posedge clk) if (ce) begin
hblank_out <= hblank;
vblank_out <= vblank;