From 340489f6d37050d91ebd39f9188f7b547a1b0bd5 Mon Sep 17 00:00:00 2001 From: Gehstock Date: Sun, 30 Sep 2018 16:36:04 +0200 Subject: [PATCH] New Arcade ->Dottori Kun --- .../DottoriKun_MiST/LICENSE.txt | 24 + .../Atari-Hardware/DottoriKun_MiST/README.md | 14 + .../DottoriKun_MiST/Release/dottorilog.rbf | Bin 0 -> 244581 bytes .../Atari-Hardware/DottoriKun_MiST/clean.bat | 38 + .../DottoriKun_MiST/dottorilog.qpf | 31 + .../DottoriKun_MiST/dottorilog.qsf | 181 ++ .../DottoriKun_MiST/rtl/DottoriLog_mist.sv | 124 + .../Atari-Hardware/DottoriKun_MiST/rtl/RAM.v | 170 ++ .../Atari-Hardware/DottoriKun_MiST/rtl/ROM.v | 162 + .../DottoriKun_MiST/rtl/build_id.sv | 2 + .../DottoriKun_MiST/rtl/build_id.tcl | 35 + .../DottoriKun_MiST/rtl/dottori.hex | 257 ++ .../DottoriKun_MiST/rtl/dottori.v | 200 ++ .../DottoriKun_MiST/rtl/hq2x.sv | 454 +++ .../DottoriKun_MiST/rtl/keyboard.sv | 79 + .../DottoriKun_MiST/rtl/mist_io.v | 496 +++ .../Atari-Hardware/DottoriKun_MiST/rtl/osd.v | 179 ++ .../DottoriKun_MiST/rtl/pll.qip | 4 + .../Atari-Hardware/DottoriKun_MiST/rtl/pll.v | 365 +++ .../DottoriKun_MiST/rtl/scandoubler.v | 183 ++ .../DottoriKun_MiST/rtl/tv80/cpu_z80.v | 74 + .../DottoriKun_MiST/rtl/tv80/tv80_alu.v | 442 +++ .../DottoriKun_MiST/rtl/tv80/tv80_core.v | 1391 +++++++++ .../DottoriKun_MiST/rtl/tv80/tv80_mcode.v | 2650 +++++++++++++++++ .../DottoriKun_MiST/rtl/tv80/tv80_reg.v | 77 + .../DottoriKun_MiST/rtl/video_mixer.sv | 242 ++ Arcade_MiST/README.txt | 1 + Sharp - MZ-80K_MiST/mz80k_mist.qws | Bin 0 -> 1352 bytes Sharp - MZ-80K_MiST/rtl/build_id.v | 4 +- 29 files changed, 7877 insertions(+), 2 deletions(-) create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/LICENSE.txt create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/README.md create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/Release/dottorilog.rbf create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/clean.bat create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/dottorilog.qpf create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/dottorilog.qsf create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/DottoriLog_mist.sv create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/RAM.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/ROM.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/build_id.sv create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/build_id.tcl create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/dottori.hex create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/dottori.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/hq2x.sv create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/keyboard.sv create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/mist_io.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/osd.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/pll.qip create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/pll.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/scandoubler.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/cpu_z80.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_alu.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_core.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_mcode.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_reg.v create mode 100644 Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/video_mixer.sv create mode 100644 Sharp - MZ-80K_MiST/mz80k_mist.qws diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/LICENSE.txt b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/LICENSE.txt new file mode 100644 index 00000000..a1e59648 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/LICENSE.txt @@ -0,0 +1,24 @@ +Copyright (c) 1998, Regents of the University of California +All rights reserved. +Redistribution and use in source and binary forms, with or without +modification, are permitted provided that the following conditions are met: + +* Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. +* Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. +* Neither the name of the University of California, Berkeley nor the + names of its contributors may be used to endorse or promote products + derived from this software without specific prior written permission. + +THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND ANY +EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED +WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +DISCLAIMED. IN NO EVENT SHALL THE REGENTS AND CONTRIBUTORS BE LIABLE FOR ANY +DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES +(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; +LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND +ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS +SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. \ No newline at end of file diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/README.md b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/README.md new file mode 100644 index 00000000..8d436f35 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/README.md @@ -0,0 +1,14 @@ +Sega's Dottori-Kun in Verilog done by furrtek +https://github.com/furrtek/DottoriLog + +Based on information from Chris Covell: http://www.chrismcovell.com/dottorikun.html + +Uses the TV80 Z80 core by Guy Hutchison. + + + +Usage F1: Test Mode(Switch Items with F2 and select with F1) + F2: Start + Space: Button1(or Joystick Button(1)) + ESC: Button2(or Joystick Button(2)) +Movement Arrow Keys or Joystick1 or Joystick2 diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/Release/dottorilog.rbf b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/Release/dottorilog.rbf new file mode 100644 index 0000000000000000000000000000000000000000..138f86a8b191171753f2fc1f947b8042d2f5cad9 GIT binary patch literal 244581 zcmeFa51bswb>CUtJA_9vEbTN$oA!!5Hi9+9gHz54a5-j`lFKOOj!g8uV= zJM)A8_JhS2|Lc!__@f{G=?`A~uYdZdKX~a!T>bFHAO7%%KY;%JqvtQ^FZ^8vCD8Jt zoL{2XCV|otEq}U~_Ii#|UKv_`Twcey=e@e*8KD@OfO_e2j37xnmn3~TEx#}22sM|e zS8unLmA`VYSD&2AU3pB(-U#*XN%_m`>zyx8Uw$t4d-cmv_>uC3q>k>{%HLjny*%=q zl+#NWUY4Ktcsn=!+&n95S$VY@FTHYmIeW6~jltEP>E)GU?|vIvp58l`a)eg9FX@tR zwWIL0{27st0m*-r0oSXOWLw7=w-s9=qJpI1z^>MFUsaL3X zEl26M9(C_t_*e2T&($lhE2ZvlFHMfiWg~qi&x+3GP>;uR$A#Qqi?%P(avlQ6Sc58% z+?rmZUN(8=QRp5>ZV5l9E|46^s=Wja$n>yxJ1k4A?ZRrImkWXWBF0! zAZc=xbRjvPg(O`_(t3RK>g$bzUVFPWz5FZB2nkzNsQ0|&5Z-%zbs7pGxxWDQ^7W3A z)}vmUZPrA+;t8ehL%)e#X)!w5?v6In<5Y4 zUt}qLA|(AP*CG=+3d#B2CF-Vh)1F=;xpfX3yH-@bbnzDG`;hRl{QfU5k)#U`!jp`H zUf39HneY>(%jUj(eax zAmK;)U37nWz2}}^u|&OeX~WM#n;^L*;*x9853y}R%g?(h6BGaM67}v${gcb6zC;?5 zQ@JJQJ^IoT$#o5q;{%Y$VL2_Ajif&Z_3n#&?uB~Sa+EPBB>YI93oRSErtl*DB=yPh zlaR0?dEN@iv!VyWOOMW{7i;yA)W4jhKA|p0-QR9X_xE2fkzDoUB_bBydeoEo@}tOq zImx}{*UNd3bLschc<80coFeu0coW_FQ>e#-9Oe2#bgn&FK33$sSKnI4UVXj$!n?Gs zmoDNG9weushYj;C(6rJqR3ri%|a@tGp z9dCtX&X)3eX)Pl562nbX3NX)F;P>A>mEVdn9RM zlX|py6%yG=T|N30NbE)LTIQo3Z>t?2hYmrapK@R3r(T+*e*=;-MaE-GbRBg0IV5R4 zl3T)qknkb?fbc2P$9+pA^N!3jJ(7F9b2W0VKzpA>l=iLO%`3vB#hAEdFDU50S5& z_r^v~7;-K4OOE0XiA@udvHp{g_`1Ib$vEth_|t3Axi2Er2S(^{Fa@N+!tR>WGQLlqxHs`&~l!nZXp@3a+G^=l=6i{ zHbQbPzM~wap3g6loPQ3IqxjYTJ0!<{2mKRB&UVUt%+kLvlR0M85<5( z6Isc5?in}p>2DoBn$1&OW*2_JHl@hnHN6OtxJxfYUh zN$ZiM_2wDjN7^X<^T0Cd^-nM9?a;fRUb^(#hagE4lKD%n#b${gEhOhZ2X(Kyzsv2f z^qthdoO<;MPd)0T$x-SNl5^on+VQ)P=v9y8`doVA9C{L3p0u0?ITzjQ)h|b>Pe{(i zhKYWOZ53N1B;)=+K$6xYxxNsIjFyv(Ss9x>lKNI7-Xr`_#@_OK;!6mvmL}=nS|T}L z4=pe6()lF`T#~>g3A|bfi2W0Lx*~tFDm1?$%d(5=vU558#xED%-LlkZ+4(w8A3wBl zolmTteerMXKIdk$@aN7+e07(LKU`tkU)@7%<@)$LE?eu?y3=3T%5@j<@&o;6%myD8 zsb3kTCWlHv;1UnVydL zE1rjfSVe&wWl0o@;*l1Rt(%!sQmeqVHl$@&b)5zgiI}RJ%PW-*P zL($Q8%dDA-hu-`3w@?OE#~f5xk$Su1%z@pK-09IERf>Ep6)7hZfkB5u`IU#;PKk#z z4}qz`P0VNh&5z5izR*RkYJF*=QvDwTml%8X61b#euU=N&oXaIv7=!f|usr|b19QtS zU*Gwqk+fd8~ZJX}aFBI>2tUS@}6^lhkMOS^*)TJv+YIDAj z7p1NH0ribP?pr^r<&*sR8uzO1G0yte(SP-yzN$K3Ri=yF0H7HP#gJvBQcG$fYu4A3 zxcIMrAfjPK+>`}!v5;HR#MhhnjnBVbCXF|u=*!=3y=Uy5Ud?^7{&1kR{Ej@5-{wCY zxQ|SK+<#!m`q>w!^#S+EJAVDqIg7l1^Xl5SgBS0TXU;k5P5Et&i}rDC3h#R2#k<0B zeUcW=d)nm*8 z)BU!G%Zh$Ir(iZ;e#a&6YJDQSn5}-_=E>^fv%kGQv79gW#VoS(@x88l7wH&ReRIZ| zxDM)xp}yLS{wQpLJwN{NK))uErcrtC{er6Z&AVRH9bf#VPp(VL&Xal2c<_V$b>YPy z>j%BL7V&R{2a9t|N4!qwebvYD=w%SDdhc~6ZhqboSG(}2-|1=b!ME1MH+^Td{x8>Sqgg{9=7vKLPJ69PXuycm7F#ES!wO#lQUd z*D@G+QMn2&KK!MmAI741A36B^AM9AAj`Jt22L5;7ZoYHu{7(P{%d@Wjh{vWJ$YyIheCgNXW^Z(aY_HUTKi4dyw>(gpatXKP2E8}b$ z3fnKQN2$I5B}=T)%KqutYn)2XN@>LjBI}pqtyF>Ftm!TH%^!brpxtk(Rs8F8R#$!e z&n4X5Jod;Xzq^lqcfa3S_QmfmEO7VT;0j~>+AsbrUA48iE*$9x5AQ-hzx?h&qw=G_i2&Zbj(5{oJaFVv)Y=+@V2$J@6Y%E_@RsJhK}=r?H0i6i(67e>dN)X@l7MK zzUixA`u*~{FQMJCd$Dg*{F`bGzbah)IuqYmv>V&>I{91m@#>d9J8;SA?w`|Lz3nI8 za&cPA!6(0T@d3fbjC;vZUa#YENn)=-VwYyh^$G1_RZ{B z-KiJzjJ)o~to6W~22@*10P9Y_B(e31?2^PTNo+L@=fz8;8!jF^T$v>xMMvM8x$e0O}G8q^%S;tIdbQsRR11h{lcc+TwfkIe}})? zyZtg4OMTh5w-&138*wgP&XT^p=)Cm#K-9T!9epXpxMYp&GPEL@?be%<7?jO zYkcJS?|*kKM%JI+M()8Pgp8D$#2hV07v7fsB;b1bmJNUbN!~6QD~Qq@W*uIuK|5B9PhS< z>zj`MMBj#5KfV?#e{Hu*w|%kS+thm{zow&m_NgcS&HBKk^F~*^>*GImw&2%$a?!d1 z>tU=}x_}rS99>oXFZa)~=P&qj=D{zX)wgAjy|&Z!wDN*AT$)cWD57&R^jl)*6#v>U zFEO@W*&(sMPD*`yyDD3W`t63V_IEM6&i-wO-nL%Jt(m{y#>v6m><_(J{#wAAF7P_M z<<+x($Ti;3!tZ+HmKGoS?!MqZ@kc7Ju?xrC8~s?}r+>J0Pw~es_qXmT{<`H5emZ~N za)0_o`8zutiob7p;>Axc{e4S0USoIta&Pp-uA~0vu#j-PSZ?5#cUu#VpUMAS|AyK{ z{znt~V^99VV%~!*OzxrI{fXBjuf7(xf{}jDG%E^!Jr@@>V}0{?-Yj_6>(PXj&-U3r zzj)1c-*l`WK+oAeU|1$AEZf;Tui@m0FB{EE0J>PZes%VnXa5O`a|uCb%v}irw;&4& z{xzTfjDN{PU$)?QgFW^yQ>WL;hu1yt=c$s1oZdyw%sjR`kn7Zj4s&`r0r0 ztz?&$w(IJPi&@F~2bT4F<#h3Kmh=rRlQkWS{8cx3z1FDGH~H)AH_!JK1R;83qBj5h zzR#|HZ^pb7aQbrm>>C_#+V?NVw_okV8eJ%3vZvBpIdS3mGzU- z<@%MkRy(?})GBwDWs=jy(|>$U3fdQymOa?x zZ|V4o+$$44bn_}K;v&kIp?l#{7yr8(&U*4oJPk(GQV^U~7S-gk z%VV`#rSO9PbC_6p*?jWv^ejP7;)B(Qv9P2g&X_XyigQcDKt$r`L|d-Acu3G zVC1ZlTD+E4HXVfmF5~584wVvheYx~MZ7T3OP7t_rLQAn3;qBqO+6TU@27m7sT?5SmeCIWhJN%mUg`Go*PweRYsr6 zN{1`j+j08d<_R4x=9O9Va5xqp@vppWAx{^rVB)P!zw+(y=@t2&*?YoQKfg7v&K%vN zChYRHl~eOl+%@@oV)c`5IGInprFyk4-DH#R%Jt{Fs;JhG;ub%9y|NCvNA7xVE;rw4 zk7QHc%uhy7>N{dePpvYgPp3!6hsqPN|D^R?a9^W&+^tM}U7zyPf|K^n;Do-h`iyh0&Q|@;-ICHa>pj7yywPkwR5_7f70zUpW7f2ODt=4#3&M9AmOlsIvqwW~VKyi4 z@YC^_U$=Kpd`!1X?;Jv8?bFrj)pOP0lkf1;c>hi92%+W1raY}&`P}ZddHw0iLjF_P z@N-{UOUEy$0F0Ig2b|H&s_vy!iN!k~vqB zleFO6N?Jxx0SO|0X)qMPWQe$uHkf>fq%?aZ;$^EETUDZ4?D2A`s4tu1f|O z&<=v>Jzj9eaOOz4%W3i1gT>9|X-ns{uqzHJhD^w)D6somWRgb{x)2HrA#jqIiw8ej zBz47kxGIWJ150+?W0rHw)fflu4Qyj2Tngj+?peK;5@=1I7mYz?rier7@;e9LK%RCkI1-R%q(dwHKcHOWh~CqHqkyDn)d8 zLdQrELKIU!TwU;zqTp^yw{R`>6?xDqCr7=UlIC9+P8RZ0>OYMw-9B7(%pqBZ$mrLS zn3xuyrwc3W8V*i zK`QEvS`p4+X#qD1Dy*I;d*YZo(MpfG5r)if*uy71wNO>VC%2Nl?xVysg?`YXXVC`QgB-N) z6dZ_U3CHzlDNOFlJo+V!lWfkLifi*;I2FfwDk+6iwfs5jh2Q?LGXRG=(K^dcRBhjX zzcrk>Cp{RmhP?aT+A;U~d_<4HUdPgr9`#OCty;Q2uxn|3>#%kw!^ZXbNesM3Gj-rc z2_tPnwBN}XZS;?D3x}MA&b$|6I~d1Fo|}4HXWppJO0kZe(K&Q!KKzyc;jP1EzvddW zuOZ@3=Fs)k{%JEA8A!+|nY$10Oz;1}TqBF#RqsT_;~Fc%oKQ+eH^6CeEotL*H<|Zz z@^EnGZ+xax$(8N2GDFus5WFwkR2d%os5h^NCZij?t9B0?H-&T8$r8O;Iykbax_u)b zde|LVwQP4ZJXd+gN4;ArjcEJ4-em1~!Sk;A#o_@yR=y@zk)AQPe?iy6Xnw@EgPJL8 z`$UHCZ|L|dwP23w-g)DH)uLNJA74s3u8MpHOm>Y(x{()j$O>g<3UB+`i%Prl^1WxJ3` z^XACrpNifW+Sa1ybt7X=>D7KkunBJ&`C2d8t ziAgtd(tz$m2qR)Eg}7bI%z_m(mF!FZ#KORVh=N@FBy-Xkv|P(o2dxNS`n-I&0qN;L zS*-NDxe5}d>(%fFA~n3Fnq(Eh6C8^!%9*pYwH-TBXb6fhNB3z_i=~z#ed!&kH4}Xh zxr^EfE8}@dctANM*9-rup%f08>Rev45dN-cd&$~P4{S%WB984*$>*AyZjMlc?OrNB z$0}UF`tIi)v%f=p0ag#vTGqvOCIhxI!B-@2NmZ`B<}&e)a1mUJ#dt9^iq)gq$+Z=5 zuc*RtDW2O>D)mS*#Aqmv#ZTym$`2DyQxio~N33M!pkDgIMm#o(J-d=i25h(yqabDU zl3y;1vCVC1_7eYbw;J+tXDQ!a6fKqgV zNlP+BO(m_X@7rW?n|tyC@GN?pf_^90>A zc-&Q+8}{Y~T7|B(4Ejf&R3KP$G=7OL5;pRA<(mG6r%6hY($9ndT zFTKT{z|-AnG)pX6tOzY)a&t_ymQysX_>ZcJwxY*#Rtp{Fvg6vD1w63SsGrF$N$jd- z&QP^nXO*(r93y01+F`d**buoQJM+C~-X_Wio6v%XSQev zIKZq2uE{?`r-QyJ!sFFeZfm}2@}Xsx25NBKV=iOMSN32#D61KBw!$zdIxcbD{i$-Swwddq zZRsqfnkXY;E{W7+{qEp!I`{eu?&4$rWU#a^ps=B84wDVqMs~p;7=dJE8Cr-+er8xg z_=Dv{#-*8~q$25JfU3c`taB3myyNL{Gb{uiFZkgsVn`Lk{#4xj?y(K%0lF@QB|#3X zB%Ot5G*UE_GZ{GG0;JV-a?+mxzA;*++)rrDj63J5X4}Q&Fxm`X;hH37v&<+fs+&4I z6~ZfhDqW~FL-3{Fdn-%Y1+U4v0P%Qc#663LrCD$e;+F6$jTPJARQwcSp(90)OYz7n zo>2QknRq8N0 zDV{_uh_H|@*ysqkG?FEmp^QQoJ*7hIWr+Fb0bTmgoB;-S*h652UJI})1|-$Uj^%+s zE6g*fOlmCHHkNU-pHesWTSgMfM_17%BOfhm$Ak+s9>YkU7@J)PjYL|k)O-Kh22JNQ zOFGc#dScL9S$53jG2~W=Sos0XQ_|6Ru9#D8&tzhiY(Du&uck~Rc>@%#XcK}s9Fvc7u($)j#tHHf7>9N_X2dzoE3jT}9f9Lv zJpx0sSq9o^Z30|sw(oZbPm9W;H}YD!mginpE%PK&$XMKjG&V7(n(>QIe`)aH>d~#E z`Ln@fI5rth=yb%itXlA}mwsxi-|&Y8L@*mnNxs!_QQMvRr1yTSfn*w5*Y$$mdNw_3 zH>~TAy9Zr+W`E|4%vpYYcrqKE${KaB279PsxAwP2@AK>aCcjn3FzaR;$Tb~|8-DET zTm8{_KB<^b=BV+GugBPfYvOUPX3W++@ck*g)2V~r%&Dm>Uby+c2!OS7a!gIYFo2+w z-fzLU4^ZgdZ#Cf8)oDvusMj5Mow&|x)E#43A9L%vo*%TXZ$F#X{n`7i^!j#-N5By$ zGe4ivn0j5e()6G^leV_lGbbC@*sVtd>1a)6{FscUsk_Fruf=oWWX-!JpYgn?Jr|B= z$S8j<&;BU$^qhxylkDMmGHc~eJ-Y#m!Ur*{xelv&0d4HWIgifb8$Fz(z&fH}IXW_A zw|VmHj{qhu!ymQFlBr0)JDu)k(c#{4 z)NVf<-0`FGSnvhC?Q+2_Zm34v20$hn9ldR=9_g#bY_;vWd?B}njoMLvI5@7ina=%s zXW*q3H%tfgwv$%)VEtd%fp0!OV_Y+D9jxTFhZ-q48$;z`t8Hx475CXnI>w{_*|v80 z59w0QlJmFPIe5qP-Ztal5To*Ej{5i5$v4}3(gV*`^F8eYbGJ_45tpx;O!M*ljy(Qu z_=)hl`FxZ%+s|cYT>sv;25i=qMn^XzZ-CKIo4Z_bt+ov)S&0LZB>Gr|6?Aj{@?jY_ z+^o%AH)F7j(+vb!u~_Wp49ePEomG1>H*%2d?ohdw?P<#*xjkL>o8?2Si$gu_dwbgX z_>kvk#|^NqbGYigxU3W5TD){2#07WjEwp721ekeJf2yq@PD4Qeq8|8wz;fT7K0WKR5X2`MD<5v;iP220vh$D~+!xZ$$I5gwcviU? z!!q3G6zvR^uPo)$<>u3;H`ccAa_<>5)E(l!@z933;q>x~y|{5*k2m@}@- zL;JYbJk6|0<*Z)9oBr8lr_fjIERYxQhcr|m4&ZlY8eYGEjz}j2KH$g*s~!N5$uxB) z(|hucH7F*OPS|26&*H{6DB;7YJd<8IZ{fh8!{tER!&=D#v4$s8XIk1A)mYjd@tgy!?tKD{F0ycY~w z9AV6*49L}J@ee;OP;oJ~MJ;jiBkTf32uz>}PKIeKNaMnpYOpOX+P=)eqhX=!H`{ev z!UGR8kj2q$l@9w@37jrJ$#Ro3M^n4AC;d17QK^7x@DSx)tzkJqj!%PmmWse53I@?$ zs%8LMm>mnRjuOZ*=!fM1fym%teWOE_BbB6t;mXNfJfdb^xbNfAl))0_Odg|N46l^W z4|$|49>bB;swkK1CjPKJ=zFrZX_owbnWV+Osr_1B!mTKZ#cUf^MswoE@wxs>`DzN6LS zRlIwo#hN5HcmoZ?-duR?`+iIV6r__Zto--8LB^^<+xB42OiyM!OIZnEn8hQ`DeEnv8pS`b@rfI(8KD*hl56Ambd#Ie}JM8jc{N3!xRD3wL$4#)MR!fg|MWN|U zAh1q2_7isP+o_cksU{ym-e%#~MpsmQU#6So zhOEqHTwb7qYuL@>VN0i0qtO_5v$5mwT%pfFiZ;}?_&(su*HHASWG>v-IvgiQeLV?y zjJsp<|A&6%Cuk0xco_U#h-oZ9)m#}Gr~)fax0qG2+pL8d6}pw77~B>G7O@%P9C5RT zsGYe&L8pKTa;!dcbMY1MLmvPS7!K!MtLbGUo~tWNKZ@6yD3XhQ^ExweQyQB{UEC7f zdnTjPW$?lnD>Kjo-@)Uz4!A}tGrp5CAR4*fk+;|kR`NKdrhmT&Ka6 zNQrxnnUolR1aW*}LXFb;W@)Gd0N|jXD2-z_J&I@bBv=GShN2s)mIC66?}2qnv@7En z&;oHLDSn4cx2Z~<>7Y&ZmNj%Ah@Q}_=rNUrt?I|VW&~L)EMv6Bw#fLCwKHZQIazhw z%S$#60nGuJ)2ym%se!8iFw${(iAzPa-Z6B8JicZXNcCx+GfRpc5kM&h6%Y+qdu!>t zQ@6ChsCVA21LMng52%jYaR;Ne*%&-+Thz>`HKe7QB^W&>_0W`h0@i}Kq-ms3HqBF3 z2s(z&%BZH&RL#=bq!hD~BuWK6W(c#EcW}TM>jPHqJoR@5c*A}epp?f|u*t^)A`K}` zwr$vA?(C(O3eO`FX zUx)?q?LwqBC=AjeBPwUG20x7Sa~V=R7vk}{rLe9x`+9Nab3_)UK#?66#f>I1#+t%* z(ChLvgIa#Lc0|BIJLuHFmkF2>XGm3tgOuZBtG)QY zezN1U;sxjqRBFv0wTW34H<=7FRZ64yzo=4b)d`~*)qxsRhhY~3>udq)wk%ktlVYL~ zyb^H&aE4W$>;xLBxpN`nq}a#*VOa%&8KpTTr!wvFw5$V|!0Z$qvgkgE34#GvMj1!i zDAyurCpYW|eX#BiXV@%_Yixl^L}(Ek%;1FRfJS}xN_ZOc|4^kqbUssR==EOX09Hs=bop+Paw zpBmX*2}7xC6e#5t%rRFhkQ=pUPaS0cJJ~TXoZ6PgXl$4B*~x6^xZ9{V8v39Y?r4A3 zs~y{F?>Sf2phW;|JY;Y(WWoD8kmEp~o`|A=+p z)qZlsp4igJofZ*JM4Dij8nqy&a@)eHYDW*$To8X<_v_e^`tY+M8tx9%1zh4)KXtQ=69ySJh9~cO{A+L9lm|Wl4v@*-IA~mN`}p+JEE2F~ZZE*3BG&*b7X6is zTwZ=TH06n?cc*uh90Q%IWFG=<;hk%NzR2lEY#Se8Bw#6FbzztJt=HSf!*Ny-Q%p0! zJt=Ql_k+ohV`koC=Jr@|#P9SzKK|BWK$!GUY79S{eKR*|<~zzmPqsfW+u3rpTaw5W z9~|bH@YgEV_IZ79M35L3(%S@5xPQw(^21|Wz!NrEVeRN7%iFAeFL|+IGXuHac7LTa zk{H7vHqX9eehZ7yE)HY;9*Ftyb-$cX_?5U!E;XDUi+<+j_Uy6f&KGR^A03Z=E*Snm zJN%jL5~VUWd@LHz>$Bm+?ERG+F)OU{7+L*yjPF`Yuw9WKCHteOKRTNn{n-h|8oZ8Idg^*t^qOu&{4ycz3qgS z+EP3=W_SSB3PfT=#AYVPt`iK#ffo!K(LnSO;Dym~0W0pWFwVE#zeQ~8Hn5pp?Yw4M zX-ylcG!zp6J~RmaaC3Y5cr-j;kzWjTCmQ#Ra9kK1pQF{|#B7BAmxneEyKO>sRC6P& zrGzHs1wJC}p}&Vsf;bGOL}pdi?X*Pfj08CVUxDQi7KGtLeBA0-dD^jnWfJs4<}vN0 zC4whDYVU22d*1GLIL-s(%;sTeJs6jO!p8IK>?^!8fBcB_$t;WGGroU{*|$>x=<%sg zumY;;#_u2<5mSd*e;6^+cO!=OZQ^e5LBMS~Tab@*rjPi*Vwk+<^pIUncDFktFo`;( zIKA%tt;F(pzj~dMKWrP}wvt0rQ{1fi9eBJL(Aq<`J0JdB4SllgGLRB0sZM2A8{3YU zr5u{>*TBRK`U2kIg%hoA@aRp%M(`0f7(Ryw)cCX^p(XHzWU%5X&(oXu*c;O17!eLX zJ#54co<~GkI!_P{$dRbdc&4D9O9Xgnu%(9F|h0CN#SSA(^@2TJvah$}bS&m2@Rhl1D6(OcG2IE4lg8tGS8+sb;G@D= zbH9j;0m1>$lOUG?V5&smo4a^?=;^o%kxL1t6^FBx_I%Y^2*$_CQ<_4s%q2Z^`c%j| zVcrA9$+p0zC`dC; zm6U&pi36=th6n4QWmJ9Xw>B)hywIt*k=E4c$(H%-t`uSU#W99(f$j0S-CiH_c%AY!S<#5g7D&ZFEt7Jee1df+&2=(Ice@uk# z4_3X*+?BJVsmz<$Zlo?tmjr(`0as5sNldB~yCS0&Yjv1a9>eOZDcorM^LTeQ^C`I#?B?_FL>1{SJyt5)$U zCvBj57xl0<+he9RV_aVv^e2PBqT*UWkQds6P1OS`9}CJey5eUkMvv-s+$;~5-d_zD zSjUTAbcUEdG|^cht4RO~^fk-PeYsWhOkL;2-wqblXp|aF=diu+dgLt=sTtV!AbVLR z5Ykd+WgFPuWQwyi8gFct7=W^D<}S-23N8=c>kpOcsS^L(Z0XD$*^|$DsnHs+_SR6# zTKeHuGQc)2T|43rQ%ya=M+f14HZyp6tKym)9`~GqNnYn=#0e5B=#0Q)xcFNiqzegW z*U}cq%He+i15hkDQEYku|lo%+6t{>L` z9M7f{$BUB8#7$t#dR5*7o!IaS}yPc zHX@*W$EdR!DTbdc+QbfMGO=_*PwDnf6<31i5*_-;E-}$LI$wohxLC%ilnuO)1Z`z>70^Jml<8LuWKg-(5<9O1wGThUt`7!lhwz1{B9JLo8j& zbI5jzYXZfTh z*QC$wam~um12xp}jq{B&yBBZM@|g|FNv5AmO9Ve9VhVAGi0H~TBp?CU<(8=*{2jVk zsQ|4}>QsYhx(e$j zUJS+Yo>U~0mk`je+_}LQ-3Fem1yn&!J=iw=i4(+PY{d7XVcp6Ty7L4JcZnMuLzNZX zLaS(6P8G!EYYF-zI74eVK%_O=&VVkM_0js-k{GwpIrHEDLc-LBP@1wcc)~SKMC=YD zu;>I*3-m;Ib=?ESD$(2sC3wG;Mk%##_J*pZ?PV3sT7D^abU2mou|C+2+Jg2nw>ai# z*{13}w3qobNr|KM6dIU~l`#wexHRuuH~n}Qh)vA^Nd%9XgHu7^2jF+S6-L4-uLPJG z@nX`+Y3_DiS6zT+8Mg({}QMPmos-~Yg;_k~^5hxkd}I(#^6R`2!v zO;_L0cUZ^Zr*y>o86PYFKbMLCk4R-YdC8n`*xb0;6=~S zQ~5XJEe(72NMmgOiJ|+dk^R1ObYmXQKJ3qjzhF1UKNWwlOqfw;XtX@6zti&Wo`3f> z_INt#%~!|W&oXn28}^NU?UtwMlK2x#ns$H8|_?zQ5{nbA?LNAnGnGu{JU zoL}+WAD18Uuc=yf9qH@yEnZ`Y&xqU-SfhU@82WYZdE0}7vB{vG-jqF=*Q?v(Tf%7O zH7NAI;qtADMkXSVpQE&dISQ`bM02OAH2!SxOQ z`o>h6)@Oe+p1s%3H~FKd?WvFH+19Z=;}7kftJdo``g?A)_x_y!v6?Y83*eS}UUYox z-o`A4{WlWRls#gDjD^_m>^Go;Je54Y0Ve3dAm2Zjp#ssNT=@uSUnd}M%(R&q9zc*+o#u zAn`rNwy?Kju72p)M<#wYx@tH0%qhZZK4VXR7aZz$Dvw^R_eA+(qj8Vj`P&EeJ)lN& zm%rn9bj9;_W4e4`$DQ$UebxSay1eZd^S$j~c+Ovp;{#u7%vA`v8Oh^2|0w%r`&hK? zxz-0}#(UvGn}+YsAFSV+9?J81{l500{JHQG<{|b@rO)K^J8EIs`rfZ?+zBEu2AoD$ z5D>r)q+3FLC}m&LqHRAqQ37z&{)tBcV502=9o-aEN(YH;*~ap^*toK-wL6OJ;oYbF z8bA~f8yi{tnLDacxi-KG9^59LI+St>>@Z#>a;Q=cw`~CjxrX>cI6x{#<@M>gbdx8WvUTF1op$s>i2|priFpL+^?@E(pdjJ9rMt1{wmT z9t&`9E(hePeKTTX3wzVDJ?-rtutZvsy-mPek50^6NIvS+r+Ht4*5M>Q(f-}G5&Hr~ zVWc?J2ynuNQa8~uJjCWN0Irb8qB3yH`26;RbpVN*+nrnQ{F-fa^vtoyA*kj6;u-fc zGbH-vNOI;KUuk|6v9r^P%{TLwY-G@YfhaVAN^$P)ZtLN(n;(#l*!&y7bOP@YVRD>>$lZW!LoddRgku$Ym(5^! z_|A^K?Qnd%{FHd+0GCcEnf&}7;=)IE%nyfi=Cbyp3tVMtvXn z+d08XC)w6VB+r3N@EyRRaD3jy?NN9BVT+XQ>cCtyYjj4?=t-i`0UO8XcL2c5Gb8`P zw|O(arAnMplo%pWj~4_l%C@zxl&1Z;EzB^7?d=2a1yax449z6#zZkYBah+*Z6}qP zQwdJ%*Qeu+Aa%~%NR!4YR5;c-P@7T*a*Uhyr|CI0{js?GL|b584H!24-PG9CW+a~R z8*n`SQGajyzykr;WX-(CK9rYyPP|g12`*iLg zQ5H|*A8Z5M{XQtdbQvV=qkdV0d{vQ+V*GiLu#flkQQt;0pPe@H1O)_Z2qdhCm?#P8 zye|Y<%&gNn?>G!a(E29-9+cE+g;8n(nS*RtyyJ|Gr<%m%iQO0GlyX^XTUvuvjt;oz8i? zU#bNgeH{__WCYGY759^UV}#RZ0d1a42{RQ`jlCU4%&QDQGi}K03@|~Q-V<0xBUWH) zjsbes*{ZIX-)bqjpSuRgf`_I$N0q0Ki~c8|Bn1`Jc_K={deU5>)k8< z82!pZfV=qXkn?^0WAyU^qP_Aj+JmBf+<#zb>CbKg3*Pzb%i8mW@2!HS-R73=!tGH( z6hz`Oqrno;(zHv>vb;u~j&RWVb`71_EZIRMh(>fm?vRIDD$Q5^2j*c)lNRl({pP4%A z*kkpsZvRC?C;J1(HMD%-i%^_tv-wd!52sELtyEU6IktK&RIOmBw7@G40L@2qa37%G ztfpSx6pymFh%CnfBm*3onX9&{yxPnMS|&}<=1{o>2b*I7dFH%S?I<%*%<4>=soGY` z;mh9<`)67QIYU|L^dPbb&q;w~ls@b``!fQ_ONd*lv`WQBo0R1k%WrwYUm)Da_6gzu zmtlE7SiS;OG!2OfYcuJp@Yb>eCtwd?7j#f56e-3eEMEV&SSF)fL}Hz2%@nhae zx!D%qnu%C8`9<2LI&S)&StaB9Bh|}S4vpfhpB(}!3D3OlP%s@ zmYwvR)QoJxOb=R`&0_@6X=~=F&kL!*YZ;@b>>KRSd%?hhcFS;dcES_v(YBKoJMFLE z$cy-tEed)jGyTmr2m&hMveyFqDNUMs|ctdJ;C6jJ|EzRvbn93%R)8jY)A~Hfi)2~ z$r6*}`z@WbJffyh+^^f-^|qZUFi;3UAvP*c3yemJ9?S-?O`wD}F&Y#!TGEJtvQSCb zl^-x9paqOj<`{)#lp=J(=;l>5ah}8~GW-Bu5^$uBm%sD{nYK;A)et$_>6$8HK@SY< znWGK6`It= zi)bbq&~Zi0cn)5%ae`U;`6N<6rwHdHy0h6fLLDpRm;eqE)|C?nFL)t3@=@Qo_FvMw zwuHs#i8RcCt&lARvp*v-uq!G-*NL_v5(rzYz~wZzaqan`42F7a1E<*b4DS?pyPM~w z!|`YX%SRX$ZyDNoDMcpWNrcRB5(?~rS}p$b{R}B8YH}GNpawvYu`h4{=1@|q8p|qI z8!*O8OkSlJ1dNQ91?0`eXo8|>;vNCCRGiL~u%)K*_YAZ7-jAh^V%1`{&6$VNaZ_th zFJz37`Nj(gp{)_apVt|g0qhPM<&S~1MzRM#AOg;2t>dSnf~XMUlKznBwd67p%pM}z zeflpc%?kF222u8CnLBJOyo==xI!5dok90!ynSU+M3c>f7Nk{F=n&qT!(o*`cXStCqx;(Ybyj9M`gu5u@v*u9;kxm?5CiWT7-(KBG0_2)xlgf{S7e> zo~ivQ`VA*c1v2_rbR51K*#!)j`)tJvC1UuDT%O}U*L4|x>}W%A63sa!VL}A{Z<#aR zNtA{bl1PJ!nz}#Sc3$||TbRsTEdh*FL*v1o4MFOGO#yt%JI&yFmX(B@DLPJGF(n2n zYN<|u_6=vbRR;R77z>GKq$-Kzl^hib^RcsmwmK!cfXPV)l&W5P=q! z#!kdrzmR62r{tat6Z6Y242;gZN!G$35UwTB%B~(c<^s=s3PUzA@{qSbZH>iWx5KDW zo&C?A{n%s{+~7|HQ|Zh=E8XJH1pak)Iy(YxKl3U7pmmT@g8R_0@F0dagi{S`=KgT+ z%vXHx)ZWR_cI$+1|I9NC0K&0d(~ z*#n-ACpE)chcok`Kl=Rd$MmW`$}R_XhEAj-*bqKtgc%}GtMbeC?^rW{h+7)EU$cKR_78@m4gW^JHF?+I@#-Bjx*p%?Pl9=-*Ti8wb4%VD@;Bhh zPUS?Ud!wUUF%{mZH<~>l(A!NL3k(bgWyRNnD!ln;i`;2%DL%{Hof8oDTS3r^2rGBD z(VU{Mv2r zmW)kzKsxNYOMQ0X7b_rH1>J4&Q+$l*;s1GaHSdf7ITai4ocp)@v?n+k_}@PFeNk}L zZtKyF+pfDesXh4^XiAOG{M5iGPV+gUZ_XOlA)qk5sd6X{*`9L-jLzqCM1s0J^vl6_ z!%rMz8y>UUwhy#B!8JY+UE98sUjDfqKUX>Erux9M#|SD5**;aP=ix6rS2K4UzonIZ zJC{vd_iXxU`|8>1t3xa0_wZ@;!9QpP!XXsr&Y|BC|2a*fe(Tbu=qaC&OGpx+9Twn4?1M42Lt*jOm~DkBjENpQkem0!H9*4rq@Q<2Z~Lno-cKCe`vUn;k`2Z) zZ19;HK3LPKJc_&A(KjH*IUNAqZKnu6Hk1V5UYhuPFu3|Ks_sq$q!PI$c;A6AZqL{A zJRbkmN>T!-B`i+Bm6Fb34LvP(5SEb_yW2F%iYK9_zaC3gqVzhtWyR^uUxpWg-Q*KG z7Vro_XA?Ng80EuCA`g(IxsiM9?N<}Xg>(;AZaQIL+`rlwE6cDuE;uVYEBRUwg{0aB z|JB0-pni7pTxL4YX2|D3ff?_y$y_sU1jD|?P)t7Y^R75;pGRi5?tc) zsM}fi(ilHa&iwkl%&mhWbF4qm4qw39M(C5ouiatWI&)W~Zud$I3JEE+r58b|wtXiEN(Z+zi$TG% z*F}~UdpX!o>0;%fU-I|xRUFF2`*>#jyjLftZQ9o%0biP!O5W@-sWBbbDt=yS zrsi~;dGEe(F!pnT<`_eH7_w9Jg%>}wFHJJM0zRI^#>Ei>SLDjOjMSG1wE_SG1jEna zwnV0}H*jw0>q;u0VB!GZkX%F>r#Wkld0?;{Egu3&W0B{T7EXmS3!o~peULpNSIm2? zW=mjoqym!R!<1;W8b9-$53DEXj9qpTbGB@=9dTWJweH2UfnIm@0=*hVpjW;k(Cg{F z=L|GQ$92RY}(jqcsJ+>}e)(Jl#AW&wAl zIX|x;CnFvM@BSaipZG-89F%%>V$>}sI&E#b>6#y7=QZn~y0U|#j zPd=Q^glv(ww|Z%?*{cz<r#?C2#h7qGR zPneB8T5f?{uwMX7eKwWP@7(Aoz%}2^kH)NAIzc)!T4yQJ3hf4~99*hFA3yN$&OH4~ z*`Z%TKmh@1JFTtWgkd)~MvS{A!J@h$pK;x3OyJW8gZEYgX(B9%_piyp>P2=2&Xhvk zI_BE;!Tl_tE5}`XQ=I3lG))~Rm-)#Cm?@>38M=HsD9!nH0*fKQA=gw>M2HYG^=0?R z#|DB#giX`cn68w@=G@zD0W6OLk9cgMY=?}!X4wg2|CmeYgseCcmh=c^p`p^Loo2dE zJoKcLk4h-J01Ds$sRn=;1fyu*8{@Hud5aZ8%H*e6nv`bDNoVWMJj}1%yHUxCgFV3d ze%CQTGO;^`dbe--t&;$HqwUlfDn~5e_N5ENz1n4VIkt}aDiF=e5yeoOMML6dx8#n6 z`x(G{nO7@nGBMe;r&E?_ZEupLLx|!LaO`;_xu8}CUnsI3zx*B+PYvx|B#IFi{g&{RH zfI-gWq)o?ENzT3--qIh92v(23wdW_;rKan%hIb8LzO`t|j8&efgd!xqp+t+mVw*Qe zG!YK`>=yP30bu03tME17zG?wr(tZh+AU=|)fsQrG$DV9}1};)i3D$w*Caa;QZ=Lp= zQyE4#@w{p~XW0jXQ+x1&ru;!S*Xe)x!Iu~&0CTw?5NntPe&s&)v}Fc?ERKtRrU_1W z%@I&iGo5BzT#mUNHW`ZcDH&xmQZ=U8MWcbQTYEm!HdAx|Cp zsd5Lk18HiO12&=Rrr82fOI1D1S&zFCm#Un}6H|Sau*qA3}Uv_q~|9fUsxWy?3m zvl-n5x<=$adPHC)S+bOnKyA~|oSN_6?o77D*r=Hdh&c%u@4hQ?8S=or7*@=|^aIMA z;K}m{vjet5s^S?@i^2BMn3XbxrTg*)`j$2*JerP&6UgwJElu*qEksS?9sYo|&$7RD z^fCnqQui3yh=NCt5t;&I36u{2R|Mgm(C9ulm2;H%Si*$G$)S0PndY))ScvK7gqSC? z_*!ZmY@dvM_5ZQ=?qPCVSD|lpsVzE2B;Dm^Qgnn;wN)CI+KMcVg&9PMyJ~9WmOQo| z5kWWP9FHclQB1&=2^?Pz99Q+!SUqSIJt7i)+#E79o&-U{v8_1Z@4`8rQ6!=eU#$2G zAHEmP7t4gp<0Qvp#RT!XzQ48mInxs#IQPH%xiso}?Z?_{uh(9C?OlnHRH;{BC}*n1 zzBr3W8++olw-A?Rql0CBQ`h(w$w zU;+P-hvvX(AuFmfDt|Z)1q#uJA-GaEICIu?kwrL*lWW1L-B)M7`id+^buwGTp9bv` zS2V!FRtFy@TTVNsEa*(6S=4PR$E+|&t77c1w~z0oSp$2A;9I&8UoE>C_tRh>j~k9C zLV(MFW>BueW%!O?0;evpr1A(k!st9rekw`&v*Q4$@a4(Oz*r)FFvLEQlt>XpvwWdJ z7%|2}D9taRR>FJH&}ca5}t4B0doV zCGWAL-EjV%na*pLam^$SH7lWbE2?0)W`Yo*Cx-_!O!cKK5yk6V4I8XpVCt;4lxck(uw z4NTJkmTBTYLYqwv5c4X0fyXF1LoD29!mt`{sa7Xv!?0Yeo8zYs@48Ukan7rzsyep0 zT7J4(n+uQitvh@VkzR+@)CGUaOT9DIaqj|1nM%pG`M}r%GksQR&ho3{pLYGjY3b>! zx!L)(FEQ_P+#4Ueklyaiy4Hw`ziaI=>*jHF(R$ar2S!fWaKaJ$Y2RJ2t-+&1eg4Pn zh;@d?+}pR=Q|?xKDj663x_(5QSoT`grMpefSAD*i9_g}15cUS~4Ut?OopQvbiJqbq3OV z5~1dw4hcruHFw*c_2bohE|!v4t5tPutCbSwCCeaRyXVVK776fqKFLV9)AVgVjvFi3 ztZuFG-Q?JMBSXgA1RG6 znJk#N&L+uLZn~dMpRx%PdHd>^6LVNMxRc5f^X5%T&=Fxphx=ulCVs>Ta4vj6G;0-@ z6KAe~3yp<;a0OfpClw#Z{lZA31(5n%;^xtsgp_i4d;SbjW#oCK`LRcw=;D zb#c%?x-g6#k0XlMvosU!9y>oUbfAh~rQo?lq9KVU*4QJ&P1T5HWO9W>BFe>YS0fln z(1M={1#e88Md}gRSjX*ECu|4*0>NVlZlK9Aap2)WsFrW{5!u@9qsG#ST!k>DQt(Li zTtD$>PzGMLvF$G>SBu%#UwO;Aq5)k?_t&Sb?Q97S)s}w_r>)vkcaib#sqO1YaFeW|P2eXawDD3jcRxM1!zZ|q8Rjx@`3bH)@kq(CL62S^ z!%GT&%BC}`bl{$NXj8{b!!jGy6DsN@t|yy%?dm7X9e@2+<~t$L{DJ3$LS+x}gn;O| zOE}5sDEs*Zfo~||ANRk6%XMEAA4Hh24VQ#ViM@(060$@q?2aHoSucqatv+DldrEaL z?;%o45x}`Cr9y)JaVW-069EuWCR^Z&r%*2g27TfMt}fp7?uUx|N2UwZ&uHe-{-`8g zDlenGRR838#(n!Ee2D~+?GA$M6(Y^laew#&5%l;0R)ENg-f1>a8-Rb3X$6#qQF$Z+ zVPP4__7Hs*qRk$7Oh`2=v1Ue6eqa4Kf&o9V78VkLNXPkk{_m+DO<}`Fs(wH2X|BN^ zp61l~g};2;a4}~+zmS2l#6cS+tA?}2CAQiM-akUTQ_jA-7|71!hyc(xBBMd9LAINk zyA7O;XyOABq$+m9M0Lh94nKh33obI#<5PkxBTb+e0Gnz=L6U|&RB^&f2jN4+$0k1W zml7AEwR6=^e2ns((|*F>NP^x{++-6W-a0n#O8vOtGgf6(Fgl(VX&;nCnwsnjo=k_vM(hlB>vEV6u8=JB?|or) zpVm28Ew;gC>&@TaDUNrW(C8Q)S=rIS=e4 z8?%fM&5=!>=oHiOu>Ug{+{ImHyjpfF*Xl&vWdxj+$)}7RS6^Q9-98-m_e+*nb~%`c zq)vW&=qKNG%vy(=>I*^BO%*iVR9{#c%=PgQH`R6jSG$6_$o?n)O1Im&uJx5~>~{PA z=(`KiyLjDv3CTYZTz@Rwb?wv_E5)e&?_x0^yexfc}@>l8-L6dO0u-L}3EPnjOK zLcih=fx_@Gz*F3D(oPcnI87i|{ihvkjN;n=oXmK@B7(j4?*H{IH7NiyQmos5@gakk z-ed81Z;pM_aP!E{bYV|*lmXCqvQT8yJbubgCWj=>&AdH}v+1m#Fh;m=nPDe+fz-dcq*`&*@xyN%Py+(hZuSK$u3e>w-BfLK*EUNjL%RFwQVvAu=r%! z`PtPnNuICWWPj3Dec6$WVT}gN%1vtDPdb&EFUCPGNyYUwU?eh*fxLCJ74|EDWIOYoK@(~nn^K^*yzLuovllQsZ?9+iL4odUr$EP>QFI?ZgfOQht|^!05Mimj21vj z*;AQ89>mxDKgGLqO0P0gcHOAl2#}1^8S}}=z;SVYz`=Arc*WfY86+op5odVfWEhiW zDjp^#BM5m|FJ%qq28INvCIO4;80*OL882g{|MlO{O)M?VimqlfB2E`-OSu3x%4f(S zC5y|84U`g7k|jcs9C|>+ODEBKU0yL>bIBn5z4j_ z+*gS)j-Mqq2N+(YlLDa10B1@R&Xk0D^&v_1KraRFcrWNl27;N7p96#YSRrH}4&#g% zA2f;uZ~$s0cl@7k84W=yJwmtkt-+GRF^2n*oYF2zM+0PKWO#~IK6qYY2HUg&mCJyy zQpcx4Igld>Wur<2*SD(zP@T)18>5utc9cw5I|FfNp+eyk-C8E+K&_stOYX1t7NGkg~(W24jh&G9Gh&a zMQi9S0;*WCjHpN$4Dv{dm3qZ{;$-8j)6O9|<;@+}-o{Dc#WeO&5%`tlP6n%q8+}Mn zh`tuc93rSV>8hLWrQc&}3njH&#DKoVfAXIt?!(Z8r7z@1UdbW(!Ii%LE|RI0RHxzR z+52yhOQ}sNPALnj;I4BdolCjW1*asIq9jlA(9b16$GGFT20=r^%Vrv<0apXaWGQ&9 zcT!YWbvlu#V&lR38+b`w@-VLTFMFEgZP#=%%M!o-=Whj(Y>AZN1Iyn(qo^V}9}=UJE=nhe)WCUTBrCqe z{DR6e#`pXC3K-%mX3gimd)9Y;LddfBpgw4X<~3DG)Xd-||MES^r=5gyp zE@5;cTjx^s+nG`}Dr4R)k>G7NmaNfwYvhl(wATrizNJ8!I!^Rkh{M|<=rD$^3py|f z8?TM;TJp2*YN1R4w;%$>6Al~VN%LuiUg&*leAnJxTEK(vdkbX>$?nk}r;UI%FHiWd zSreN!>3oe?I%ws@@>FchPFg|oL+`s$vmOXAia+Smr^Xfaw6uRjw_p6_GI}s7UoFfk z<6rYqFvrlSS*~HcE0jK&Z}bUcMP$VXR?`ZNx$hT|*~VP!=@J|Pt|%m70d&SPs+OnS zB?#_60leMZ&t3bF_Z-cWz7}-6!Ex)C8%&;Wn0s9*#gQJ<`)$d@64y({yGLI9pURTG zvz`t;GIco}%1tJPXKakUtA*Obg_-rXRk$Vmk&iUNdO5oM*p6!#(|3j8L*E^)%q`)@ zL+X|tzJ}`hzyC?_q_SETV$gu91Uzmj(8Zm{_~4z)zw9|cqWlXYb0|k!LteP}zJryYbll~7&eXh<(A$1n) zlLcMqs!i&#P@QQM`P!xUfaXTIKvtn=L6}wj?eyH*G=+9Th5hE3%pE|n1bD29_96rSQfkiTWF=v%9xw60437}q@@4)hkNz201nUzt%);MR|Xs(w1oMV1XoeJz6ohn{FLn; zWGl>r>>furSVCnzb^Y)+rN*TPAA~K)u80)u(v+^sXq7(n8(uZonSdYcNg@d{N0ad* zHeYktN;KEFSGIp&cj2AuHlU41 z_=}-&rfS-96-%OGU$*Tj_z)?_(v@CB zO9ClVYlkYCXoG4`k{YId%1+n_+a-~J&?yph{l_2azSY-)DbPd!pcKeW`@jY#egU@O z#7lXOxs@hxb_#1GC6?B)^iFqZHwp~niSjaAfvj2xx`{N)U5Z|cj}r!toTM$)Hh}7W#YYlUs=;U1yJr zAYKrzp+;wk6qn>*f8=|+Dr;P}MR21+>g+(Nkw>$5(t@3~!;&y1b9QWMn;f?%*)txJ z=`Q$*!V1zwNJ7g)sj-t>R1RpRDlMOz^`Ov@1a+n{;hoX~;w&Lt!gd5H-8DUQe{1Dv z*Harp5=NxRxT`8iP8doM3k&fGY>bSWRfoD0L-|^8E=mOy+1;TSs zbq5V%BcM9qMSfci#wCHzeB!d`UhNiUTu`WUNrJh{rO&xvF!RB;7_fFpa(@FlaI9U!gy!q)|IPig&28D>R9~EA8dl!ISCy} zLm*@6E7|6%od>K73DVnKG<7ungIgkR`*7+BH28~nB`0Z3n;x4*FK#~3sibv9UyId8 zdAgsvz@r|KQDQBL9nt6{#-FsS`eL2M;D|d6(7;C-(vz(M8|P=gvx3l*!UX|X7hNrq zj-yEq(n0uE=Z6rgu zpka;YNLC5aXIJa%gw7TchA9bDw4?@O@&DS_DW!Eq8-%XmNr3M(UJxeF8zNlzq}5b( ztq37Jy5krp#|i{}6kbFG39q$!vRU}zr>?iEX`e-*>Y|}>a7{qyVFh5X)tTt5M<5DWzc9`sk8Wm)}9i(0Y$c4s{Zgh+NHNHgwF&u z;9t6;Qwu{BG5mP%2u(Dq(c&jf5*CS`!@?uvU6B_{C8B}_aqV`NXTYXhQG%i8V&U;hg3jb%qnQ>7yWX-i0&+*%08Aic>@l^nQA z^3`*Nsjt>gLCR0rj1sGLAX#E|QpG18T~-gb2rvO!Wb+a;l^Y-s0^}?>YYJqj3_Ub& zk7NJXeb3lelT4aGp#0q+S@R>EB+{;(fW4u`hMEms_X=sv7h3rsLn*ga zHK-IM$_aclxgt;82$o{fSB2VeMWBE<)6!*n=h2_;m1#1HOQa>5vRl=NSfG4I$`DFw zvB>pE#m{&8S!a_1HKhsdx=YZes{r+4>}V@rXFw>^q>?Lx6FzatP>*~~7+NJ7&nItb zUw1CxeoZf$8k&zG4zZ|&vNc}yV@4)<>$uG}L+79nlC&X|izlAx9S}=H+5gSMs zgGj>`Fc_aE6NecNA7#|gwj0|O{qVEx%hrW-ywI6Y(-KajR-p)8S(Bh;u7g2BJu@{^ z=sQfCSi&Uy&|w29wbJVlLzUA4x?UKkbC6T2*VaG>SJaS`&i6qP8-tvJ)jC<^YVp)( zmpt5}QV|BBw?X8e^i##xoO$$pdvU zpW#)Z|8^x@EPm+b?%T$-jx>RikRu)P5^XG^63RvbH1sLSWt>Y>j@!mj!I=Gs&5#YW zf!t+{dg619fQjz<0EXhkt`I`#(tjXa*holR7^jgZK`i6eW4yt}iC={ZsOl8?K}!ct zNxJ*zSBNWUXl4PtTV_H4;-+>4HH})t3(jZ_ha%?S-uh9j8b-YMa;C*c({(KVyJx!Y z8kcbb+TcMZAi7AvFdTV=?bK!ru*NRPmjQ=y`$OW}ZI0Kvi`;Xq`>t^f{0%Lkt+Xye zfGb5V(;#gN>eNW(B(3NkVe1AaFektodkKiP>tborKHuMK)fn35XOf`Nq9!a1H{e?> zeIV$@!xS?Rx0lN<^f(Ak*~z3>AxZ0XGv}>8+AI1&jTZUR|6S!2GbapPN$2Su%mgTHBx|xHO0tkyI;wSq>rG=YYHa`+=p*%me$2xPtzD@_limo@9bKkgNB;(L-U zd63K<5U5?UqTdh&O`NhiEeDk`?66B$6EO$Ixr4Af*|=JK{%cF_8#kJ31WlcH8l4$w zs0^c8b)+fXxu)pNMPcZ=GKLEAHeWZlcg>zi$5P{udUSb_5 za$9VK8WviCPk%}$kp@QYu4wV?>$-0n*T9WdliH-;yBjas82nR`BU06e%id9Uz+QOUe7uS%@1oFWIHl;%aqur3vE$Odz zSJ}AM@KYiv2ck{}>SigmHojZhOYC!|Mi|;$h5**dJi<6`!ev62dj8_kx#A!D(<|1mi1$P zTjVCj4gaUM+7^aq!ca7y6E{UyKFNRU@Av9!+M&&7Xqb*)fr6|28r?x+xez<7-8h6g!kY&om8iDy0*PwNN_k`h zj>4yKuN+}=f##EaNx_>BEV-2%T7`9h44|`UPPc$Su!!L+;}CI<>#PlD9`2RC>UHeV zbr>elB?($R+N$8ezwXr(NCQEVMptVPCF#ZTfy3y-CZ9=Ad^JaSjMyTmJ#g0)yshHp z{L(jjhY2taA1jtYnn(ueyH*Y;U8E^O6~+>wst=j5KvYi>SOC@FFTh~vqR(dLALyNz zgP*_{xC1*&`n0X}wCU4iX|45g3F4ahgsTY#18Oe^j4(+XLaA)=UA^-O4fV!LdLHAj zEsJOo?bGbUmG&!<2+Rqw3parU822DiVA8MBk5WbJSp1V;Xx z+I+*buuNOvJC^wodt6V`CgPe}lGFI3FL#yGyhJnz z_Gp6t9rF>~3E^~=YAhc3T=#9`TIv!R3vCEtv=e~9j05a3IBY8hZQ7^FWWW?^-=HnC z>t`Fx-GNX_xZ{>y@)OC&p%K}oXeb+H6@$T!!G%kYZvxRtP{L#ZJhCsKd>oY$s{<0yF#>4&c=X-9s#e+pKT#27 zbtR{fA~2*9@%3x0$Wj^1I;dM*JXor%TBlE!sT$+if9kcf07VbvMWS}v!c*ZY!CP~b zFR__P%D%9gQ0@F6Ahijk*^qbsYOfPnD1`3Sh8v91IuJvG1Tk1Zq#RgS?5H5Y1_>j3 z_%ngCc-Ns95-tAai#qX=A5ak^F{CA}!sNZQhk9kS)vA{dsO6l4Nr|Dhg#U`Q)P1~S zuVBDw@T8?}Kw{}*;1d5=19o<6WCtI& z&8EwWf8sAzv}m+|6%K(^*#zU4UiLy@-yT=OoD$D?*c7sL@<3H3Yp>u|A#KAzTJI}Zh zQsPznSz4)6*;U~0V`v7wX_?%9&BYJi)P1L~dyB=m0POCnpn7qXYw<2bOASlJ3I*N! zkG(ShF;qx7nr}g7>u|7`;aX13BjLwPd*^phbKNox2bd4vPd3Rsy)g-_o2Q7y1Iy4XiJjIG!Y#d^dfdxBF_yX$! zX}b`wQ=FLTdwsUo3_$J619+p83tLyv<9=E_|{C z&w!}4CunN*q4r-+{RX;pnF-Z+H*8ITdSYWTSOwy(Ew71P&)@4j*4be ze+D3y)mP_ntKwFn&;P>;gd+5&1yL&%ca+Lg`Dx?DNE0kv#yGA-W$8Dacars&Khi0n zb=5>HcyB#1sE!T;?Q}#FVQ4n&By^gXE=JNAls8+|%J=B)D^OxX6$^!Qff6Izq!t-r zw{inJV;UrCCWUsu+)~Ue9$d-4-r&G4(m()-;Dk#=kao;CZ5dIURXHns+{MdM{~hiM zYFVhF1zhti6JJ`(waizUgyx@koMdDlMa0chb|7(+?FKHb?%OLy&P#_$bsbQs3r3_)VZ%mU@OQImcsp?EN>v0a(PPvF zBD%BlX`%0|U<-E2Z(dQj{wI1({%Hur@5KusV zF~QW)md8?w2==-pB-2+1>RW7PNz$b65u3f`VJGdaTcUK0#h?9&E{NNgvF_5wZ{wlX zVA_Y#QUxN#2{dJ8yUboucXx6!ef?VRe6LJiHuAShk;$;#?e*^BBNal&o$wR6SjjK*`|jrA^0@aDS2T7($XII`qRCjuTbBzNBBJ| z_|sBH)+a9O)5YpaQ)J5uXxwUmTkz94w#Qvv;s5VPKFDJ z4>i^(sPVgasttil+w5bddplKz@dwps~dvSk5TkWHJdvLmeOjdRzi}FpC!t|gxN+&R3#j;t}NB8_=Z(Ss8_WBa%n~aa7 zi*Vb4!Dcx+UQlBBvCIe`+RB1D?but|L$6!C94x@2o`9(h=ZuiS7~aDtU!vT79JFpJ_*3 zrn;>uR(%t1w@g_W@BH-@#hIW=VD9!e(e=m$adEcHE>I)`TY_DQM=ijmDN77B99@W6 z9J#gYu6-#T%S|_3h>`7rJvu3AbSDF6dYk2i3$hmBrNj+<7_$AkRoFXMSR+jXpbJ3l zAcW*d7m+x~9W-$xyR3PD?U}ZilnMHv%7>PO-n%tBDZhSSuMA@}B!I#sG^IluI36HZ z=_147KSyJI4S@%AH378&GC55k3kXraZ~i>_p5FN*1ad}rLKoLbjK-l>$q&LCj~nC2 zWCFWjoy`WwjFM%|!?HT|Z0;1&z5*qp=a7UVyxNZ;C9wvyTxmR%I7B$TLX11Zdx<~? zS#-%Vvi&u7saSphCuA!v0a+~?B@w05 z^h@tvVI)UqXgdo65DI74W&21V%dhgl?C|Vp{3uN8LzDGu{CreaiXEv zyQ+{3x?6+?z-hB{i3XC^NF1fh0wGzCPxNsY3Uoz_@A>m)gb|H!?d(=QYhB zag`^;gUNIO-LgRV9yv*|q}Wf*^!gH|G?C*DYK4nV&(Qb0fz;%23;AG77QFDOlp_S8 z{#CLS1|Vu5ytN6wQRCu=dkrPDVXuNJzM=M3+n!Z02G?og=_>9gE-kOxIoGvRwmx z)1)b0pi*drbRMLwl~|)9Dv>t7SchsV{t+Aod4wpcuL}v#+yD07o_d5ww9wKUVsu_h zHDF7si%|pm1&fiA{8<~fFT(68`v~>1SxvL&T3J_$t8Mg#FmtCV(kmz#9!bqk2EuMs zLL{;@=Nw;|x9I<41#vS&YRg5zv9GtP?3@KFP!lu^FOsYMMwX-@PK02S4*nUtXbOFGN9j4}jl!J;lqcs0d}k(l?% z;4p4Qy>3vNzNE6dR`lpdBB9=P(wJ5VpCfo$6`-4;wiL00&N+&lPSYu16E)k;CKvCR zS#qmyD1^31a|CGUtepf-*F36KPvdE0l^xN-h-#MiTFm`JZX#scxwu&T;BfbC7H zNPPEFRih#%l0>)7+fx|`4wXs(&~jpB0r9=PB1bqG!jhI_p|zWf#KNKx*CFU^F^_>^ zgZgAChhCAA5ZfRTG)r){`$u~t%>)vOJ88m1|8(I^)}~PgWKAzOpKD5kX)H7-6=Hvg zo19j+;ggFK@9fp2S}kj$)|G04Xvs^m$jC{E4qoKkGIeBkzR95a2=kP&y^3Y5Q`%< zNQbxTY5}BYMjbE6IirK8)^dV#!?N_gCv7SdrYC}+%? z32a;5FSDNSeS5ES#%SP2mrpBN<%@P`Z~`sVQ*n(q49R5nbrd`iY9WN)r1ECQUtYls z5YTl;h_dghLd2xl|NL*!8WDeD+*<4)fsMv4!J3!aKyk6CzS4c$xTaWXhQQxlLo5{= z4j^`R50mga);;A2i(*4Owz!r&%b4+r-{|!PQxUK?k<~#HPw8nr5^O(|u`y(8*{IBA z)(gVqj$U?!$y;aykh6Ihb&EMBQ&?~8U1r~rt#ChxBiGYt8fxvA% z6k*1~NfuA)-QAMq&_DU6TwmkQ_aGj{E-!8wFm!F@TU=9-}q?nF0ua#Jz@3_8# zJP>*8NZH+>i@JkEsZDDg$t`hihyY@02!8=B%L{+v-}MeYbgle!dQM-WH3e+_7Lbz^ z3nLcpoMbi+`f0suWq+sYg}cF-00_d{1T9rzb09{<|Ij8NAs2&jEN?L>+K=VwOaI{w zie8Rzu_VOTn?UAmxufH_=+*|~v{*~ZMtFVh;l@SxZ;M=n7+Yk)d+E-`D~fV7a&%;* zCdQTf^S}K|IyT6|~U>x2R8HS%gO`8S-SB4GsC|m8`Jt6)TIs(o2VA zZwv(VSfFv)?c87SeM{bJ6Ak4ghOR`roJd}^8$Yax>qMX|lb#R0yEne3+x|pUc0g*i zZ6!D)RYQI-OCf_u{>0I9wGD;_NQOqtDzr-NkSk>`{$cM7;~Q5c0KGA^-yJKBO_;<@ z--M zIC&E>EiEPIH?1Wyq@vEo0e~LfUH~9RK5y-T!Y`iJ2OF{IY>XD$f3f z3rJRBFjL`(Z@=O*FOX<2Kk*JsOfk#Aw>8Lx7hdjUo`Ab%pesc%c_;|Pr~Kd7Hec!u zGK}^thMs`pTZl~V#WJ_UJ#!7z7_$$1W5!QA_+{>qF}9I%#|%OzJm<$`Qj<>$$!pn% zL(Uws(1TfqxKSn(78ct&>o?L!f&^t-hs5EvKqx`!Io$wB0vL_s*`Hlu3Yk~rYo=)A zlp;I1ny(rVx6|b@c_!D~@=_}cu zd@DR!o~F^w?Wc=>@)*~CZ1TBe>2khz%Xf$&ShfKf1t-&dt&><5MT;sq<%H~V1zlC@ zH>AwGr&VK=nSCj8v{v!cM96IvI&d;c40L=Kw)N#_YPj_Q3081S**k$X{km)DN=JWW zSI?crHSozde`WVOl3E1ROIQ$8)*u%;S!TBdD4`%~VCpZV9*u3ac>4e5iEo_rIcY95 zhC<;zl3PZqG+Drb?B3u(bhprFt8GxKR-DXO@qp*7iZk=B zQ_DC(YL?6j4Nw4_`sHlQM{Sjo@85=w83odU(P&!c&Z*xXo4VkA<%K=v0UDDpdWBqI z^&P%2XV3e7x^PkjgIkztj3%;`+N#v|tst%`D|eTrl;jSAI8zS1+D%?2a*{MN?edLW zCLbTG)l6r-%JAW7(^gbYAMvGYK989VjGcT_+71x_iIr24GODkC<$Go}p0bI?ix$I7lZjg1H0N)cYooAyadcDi>nA5^ObA}<}j%$JHcuSHT>_OPrabuS7= z`cgW=I_dF6Zri9jYCY{ApX1B*3N+s3PH*tb%nF;nAApQZ-t!LDQhSn&F>UinHSLa@ z&;I=P=1l_`7!4}dGWyJX)eo}Mma>$HMxRe}8^gZoyihd*sGH{6!88et$TuwCs(3X% z-wb7yvplnvlVql?n9pe&K6C`eR+YjWXQ(S9{RmUOe)W3|3JvHkic2it000s9p1mov z#j`i$>(oOUSvkhw(Nqxv_$Kep9Lu2*)akxUWP>65PjfLzlw4qJa49Hcd7y^X|=d0xpH^S*-2 z57U+a!c(FqfQ2T5&c(<7ch3n-m25O!BmalRgOF?F++_N%LsN|)pOwFa!bJ=O z1|6Hv{^f58(8h>4dCF5p<-))w71T0tQjm^@3E4zz)0?&trTtz~bIl0A72o=XG>JC$ zs{L92FyA!~opg0VGwHj~sD}N2m7376qlA}~uY6;uW@XdFio@*aP{e|*wW_%ITUU+Y zobQcX@bl>fRWZ@6SA28Gbg9GICsI!w`NYeS5h;G0$ZwsJRlYbB-CFNucC?^vn&nF zp9|A848aPNl+RYOQ7{_%c{{7}*)7FHMFEu`kDhq{+dw>@v_C0jFWLdli!~;zL?Z%HI*rWNHC=)S0RS&vZu13F3!d`*pB7bG7v3X3HM0Vx_ZP2 zOD7^VUj%1h+kfz{S_7h5!JCr- zl{WYiNN6|xiR3~>@ydixNd?<-chb}BGo(ypT|_Wnpe6^rg?OMC#6MBI zw3g)>H_Kjhbc^q-TIZEBekDgs;6f|tD^|0SLv^=jjnN<-G4oj?PR-Gz8cW~OFd?Nh zYowDPplOf_7ywl90~)!dXgp|})~3w6RC&Rh=!?GNl}2W*b*k@-y~Y1H1l3YR(JQ`_1Y-{z?Dvm_KDs znIe}2k4Zn2WF^U@dLbRF`RPtIV~yW5l3olx^%rLU1#5nt^&5eT4n6NaJouVl^hfq8 z>sFP#YWc~6HTkeVVE27w;PBY^=QkakIjY9T4=T?euU$>f+ZQ<3Tz6IQ#_-{VWA5GdowYAs7`!w2ireoU*>=6?9}C_Ssoj5gW8eOM z|3vMG{egbJ|G?$@YCku4pnBh92b1JyRGG!DQ|Hye`Mmtq_psIg@^3|kp*(+aN*gNHKr@Z>h zwQt+SolhUR_OUZBxxt`%k3V63W<6g@bKhhC_%C?hu?qeo2F>wOsJ8!|U3$oyvp#A~ zJfnWAaChIOwbo%b^*8(JwCb;Cl>OsTbZRi@PhWPAMEj##!qVO-D$o4D^lW*cII-r~ zZFd)kH_dL{9n3`4E77Y_WF5P$@W7!$X;pb{>x9bQvNxHIwoHXT`;9&IUD?E$^G?*P zoW+pL|Nd>>J%K;`v}bxdE_xf0KzG^G(DvG4@3b8a&#CgmYyT{oyMOn8&91XH{F*vZ z+jnk5mPJQb>ieP%=Pft0d+fYo^Uw0^R=)Lh+AG}@U02@rz2Cf)Ed`c3@0-(PGL1da zaJsiXygy>=@9563JX;uk&GR@-D_&){A1M~I+rM2bI$6@}`gCDB+I7S9pV7G_ zUahJMKM$;4tX6krEA?5v3x7-*(`q=oEBmBp=I2m&5rLhv1G|I0&rRPJ1m#(EB5~*L z|N7V7R@%E`{mbL4Hq5HB`Q*U*ec!zAcdQ`SUweUthts#Mv%EV)RSHfk>(aly2lM9q z;3`Lq?0r%6q+N)zwz2*3Ld6qM%jb)GFSBR@fFCd16IK1`=>1RInO$=%s8OXM*2)t& zmd^E;!$+#;?)Uf9A4tuxY^FwvXbPfTSupBP9JpLo`|874R#T~={RpSP_b&;S@A%Oh z)>*?JS9|=Es=UvCQeE&btvzpTwXZ1aVf(=4>D#6Pt2SG3l^T9u zB#i>YnN`-4-mEgp>gAx2BLAk9u`6rr`VBDpe!}aJ+LJR8$Vqn1-LEEcyFAl4T1$*^ zbW&KHi@>B30BZu^_VJ8ges2^^5A2D`=9d=kEI#n?kAJV{F8coSS2JbnKz&2;+MvB> ztdyC!?s=?z^Jmr3#QWgvO|s^ttoEKm-N)BZ>JRxS;K-U3eA2^Zb2yqqDQE(=?k+m& ztI5MGvmy7KI8$1U$*iNL;zbBcXf&AbA9zExou zl{6DX#_&hHIb{!jBb-%4A_o&|>^lSc=}6I=i}pl!N4qk{0oxF&bTSjZ2{o2iU#WYT z3gs|Y9;=}F*E9!wV)WxX8iotnN4pr_Sch2gpTKlSnr(S3chw+*ib3D$X~ z;HcZJv~pVU(VE!-YhrspgscMVMxSSJ2nx}tc&F?jVn{{TZua7gDqB%jmV?a{cFl#x zG|QEQ0$H1FOuhoM2@1FX$(&ud%C2yR&&7LTkrLR7aLsOg1tlrkLlAs!mTOe)-Y=p~E z46*6Rm@XPc!a0eK--wtvrz$UAUc*Ozt05d)-d8s^L#`FHKHYK4m@Jkon* zF<{iV`0byYFEMg^tY$@XmR~tq3rbM&#yN`|K{<0A4#@l1ZHiHp5zn}liLHZ3Jo{v* zjGZc3K=*~wR4uG#?HKbZ%&pDZPMSG6CT7J*J!@5Y20^Mp&@l`oGy(+APhlu4AA_e_ zef^)`deKAn2j)~}L(R=>NQQEoX06JZF{kh=DtvLQt`t^eIXIvU;SffNnWB%jpq8?m zam*2HEm&UV=deX+dSzyt!3bz$s@2K-MW4Za>}6#j=&PvcSI&54sSCi(9dx0f5iUU?N0|E96z2u=sz7C96vtssQ){M4<^Sa z?mai#*Z1Nt{{AJ=iNF2cpWJlJS~vB|;L`yDJ>~qryj*+LP9Ge6dgoZ}L~#AFp?7S% z{l)6_$HI3MZ-4Q?^`m1C@G;?i*C!O`-~Q51ZbGTOu>I*vQc6UA!wHJg+Q0` z@kS|s-&G3P4s?}5VM9{b!aw{c;4fbdu76awrvZZ3e_g}0tVN%pB~r-G7IlkI&o8z> z@xiJT67CX6<{m81d0+pvHO53Sn;Q7avH^ky>>F-iEO3SU4bm6mI>LPR`9b7WirHWb zCZ-|AJ0pY3ev-ETO$|T?vbhTJ&AhA{3Bn|+okwCX$1m4{SHJci-uzD;$?{zJ>^qO$ zRSWyWqUlB6I&V^qU6>4PYvi(J_a9D%UsOrxCr|l%YYQK8Pg#ST!rB5Rz8cP*^zA6A zoWZ*qSbjWSh|c* z*%Mht0$GQvO|oS zv0EqrtmP~m)n#iW63;DGs8V;owVi^uDgO~W%Gl@ zN)9=f_kx_C2Gj1IDmX?wgvb@(sQUYqV-5r|x?o^kHL#jTLtZeNDy~TkHI6wH&$&=S zTJ>*zJnN|qmj6Pil$l1iU+g0QJ^4l@@=W;vHY*DloNn>dNCqN_p0Q_L#!>6M%As%y z@J4Gm3XxL_adO&2eFd`dKd`uX0Mv-eRQwv_asfoe)SeBTtYaEmaNNvVxcHJ}0V!`p z`PY84@1#GP_;%&S#53YdJYyNRSPQswPO3_Hrs&^XQ|pt0Rj-9-aK2G^vc-ptCl_4f z%NL6H@a({{`--XSh5&9XY+=+D$)cS~^)YdZ7?6Jsd5(93yY$Pdrp#dH2k8SmJ;^;@ zB~60#>Hn~L(hBYB1@E|0dHdtrq5*d487$_vZTqrGiRt>xp0cer)Nd>Gt)9x{i~d-U z9CLThSZQoU^=n0cJh@;`Y};l9RykSltnr27v}H3io6J-;Wg@$hRaV{`@S^o*qOjqN z{%q=)(;^B3V<7j}9c)Mss=mv9q>c{l%tW{Q z=2T#N=IwQpwx8aF*!D9+Zf5j?AIy8@8Fz~xXVr!^xFJ*)$4U~Evq2i{saDX3X%K8) zJMF39;*dE2!5u5APyM!ea+|@p*JHFBATMy-82*P8cw`jnDhA|ySNRA2fh%-KFKJw1?Jz={J$4)v6Db`Q8v7g#c>K z`+T|`#;TaNFng1iaeZaA%?Ld%WT84EJ}B&GRI;Ox9xi}L;bjsJdTdf{;83+b98*CK z;(e%io_Fn6B3xFnLc>-p)>c8|dCnoAK9;hW5y7>%Oo> z)oxxd`>-9V0W2Lvij-yu-MS|sPId*Kb!kx$+3A$opS|1WSz^!QYR!~pDQmYhn}G(l~&I3Y-1*J>75jxmTRifa2|m(?Rw;_t8sIu8ALlR-wcunLhy#x zR4%i==QK7w#=e2G$WSQ&r(joCM+3$EgaM2A0hCIr2K+64b?0L>6=dTKA0m3?M}rGq zCD&hM%w01}YAX|h015>UZ16HzbvL3g(xLF2OLK-Y(Q(YL{6*0MFCoQUn zuww*MMuYfAM+P=gKE?&av~z0_1D2P}$)E>AdI(w;!$Y152M1}YASVzW7!}Oh$bUuU zy!`!RX_SnI;KK+84G&+nqUYf-1%YAxf;9-;sa?RW1nhk|CYboJA_#)~Cu^3yKQ#g? z5VMC`1cE$Tk^2g@T6%}ORP-l8bt*iNZW%dISUprtGqy_!qccIDX+@PBMW6KMmFlml zn?TV3v>|XpQs`|jlg~v)zh^#K1eHUpf@rknWa5Lhxc0#iRQsBw41_g(nvb$uyrD3K zGV;Z&JqCdch*VR>6RzyxS2?SqyonymMtiDk$mDLdE948ZxV)d+c5?_Mkt5T{Tf9LF zr`<_k1+h|Yk^u`$1So4{m9*WkMlwDSN<%3=iv0LAL}?fojmqJg??)+8P0Q0ezWtW} zRNPoQrEVU-dA$EX+F$H{8L!2KzM)fnLrLL`eI?CIonq8Ivg&SYcXGb?LU^k98{u8< zrq6p@ExYVK?4R+D4%tIjFPtj&ttp+h?;O9&?fZTINb#@2SBw795WuGf2KyiJ57oFi zv+XYT_%>uw6rJ%F{LO23TG9UM(97Xd#hM!Mc3$vQfU%OAR64b57&*WWuf?KRs5u%CY#spPA_uxL8w5MoTb^~sb5!Vs zskP0ERDU`a=CeZldsF}6@#=}ldd>@mPH+2)``p9+H(cvv+QjILk*T_D384*0%oQt^Q;CRQb0Cp1->HkP`paeQUPwji%k? z?zO{nHQpMBB}sdn1)U7#77{qP(L~ zurWLQNpJhsv+-}KV0cb#pDkQe+dp5-EIvI`*?-8OA&mN~uEHyUJ8Q3Z>)3!*IS^Uv z>`QBBRj`Ox@BG@m;l}fWH|-C7e>fXkABYA^tBj*b;9sd1p20&VULSlz{7!Fueqrxr zwf$-kc>C&i6#{V`jttM;HcqaS_QJ@lc+pDk-e_bNZL%=!pYl z!Xp*=csr)mrL}Wvuv7s2KM#Vr=+kcrobbAByDAL?@`&iL;r)khDX<_le;{)4_o>;N zhWGEd1%Fy}Uv~T6dc3cGX-)a@0uGVtKY5;fXL}7FD~%Le9c_PVZE#L)Uqzbd8AGwp z!rX1|8B7hR(NXwZOG!{~e3+-M6|NLLakRaYFiKrs43A?5W3(Lz#hn#bwTDz` zpNDsqeB}Y3ng@JF#CxKL*k@rldo)QY4DvartpB6P_13$KhWMoM?54wW>r3yw7|_qm zX42W4Jqur@Ax__DS|Kki&=)vn1yF}mbC~YkGveb;Ja;IsiJ=r^S@^ov4i5k9%P7&~ zb{yLK@26uU3rPFSJ<{b9Sk|{F6+|0n)ldM1+zBh>g*urlM?t9R0{-CJN-XBSGr)mm zIWH$aSIm}QsGHH?_)S?hP>M!siO}MJHJmav|AqVcs9aGfXh{Yt;U9& zN_>gY;^UvEb7<%A?NCvlSrQ+4Y47JY^x?c4bvK+>vjx28=M{6Fht|)!!{KUNVKGeQ z%&Li;aWNP?nlJ;PN$}h30^yvtQ&swEl$lceN1vEj5*eK{AfusjB>3YwSU=U7=4vJ}>I_p!Yh&4BrlSyA%d zdK3)qiGBv{9Gh1nnT)I0sTl?SU<5Z8!KPylKdn|{SB&IJL;LFr&O+(GQvJR(@ko zk!K>6acb{Pamz)EBfmfTWn(I1l=oH*V;i#p2NMdhV$AB1dX4NE5AWSHW3Yi_m^!8{ z3Uc;VcbZqKb!9I2Dvgy%@+25V!4-Y2QH&4un@k(wAXFfxvR31#9Au4XI5F`{MITz7 z5+{8 z@M?0+*QKoUdpv+&X!#La9>8VAe7xI_*oNgl<3H^9?v}wK&d6R^?$kcbmItuqjBL9R z#q+0qk^VQLhA$G2;DaCgzM8n~B%o??A5$R{`%}zegWDi#{8Nbxb2u1kdW^WHT_cDy zqk%9E&x!tuVJQfu>%f#n!m~rpsba)zgp;v?{hzuj(S^{`vZI0?=s6PogrOKxsOP1A z@XE(-+?ZQ`S_Zo5Ji1Me2ZLVJpSq#13Tp!P4mFiEbc1Uvf8%M~F0=zXy{5vaizY)4Tob-i^xPyF zUp3<5#fzdfBU|0CzyED&6h}CLH5G=lVa_qJ#shVM(W-|Zfiel1Fe}xpv1MDy#86Kd zOR2l8p^SW<$xeqdab_y11vv&U%28L7Y#N)4tpqzb$(1-SFk`8lnKesI7embV1}iAjwsF(zo{17%1RBBX1mHUmD|K_7EOKmG_Q#IYUK1RZD|B!&n?2@M2)} zSGReIs;r?$L3xn448Iu`({i6)uWZ{k8te+Q67du`iCfD=gt`XVlf}h<`yVQ`U=~-8 zHEvFsL&4XoAG0pL%fd2M_=*oGYw#gU-BjE6nJZpq_{N2aGn8q^7l`kw9I9E?l~j#q zrj&KrPSFIrz^PTN@2$>nV=jQ*CVk?w?3a>Sn6qL6bZk{J)fR~+dD_1kWhPxSGJNFt z;0W&+NZHQ%T5_I-gx;$k9b(v;q^>bnIqRp8FjVBYVK#B|{wjuht5jqha~Wnqzjms2p4>o@NGbdjnf|P^e#R;(H>;|nJLb1V5`vL0o-2-I z?y`2xSQvP5F|L)u@Z0m{!6(&Tf~=U@WD8B}n-`8)_D8H2(tRFSKCTW~dW1r)*YqNV&w>YDb3!{e2=TKIJBb8hf19FFPZ?!13-YO6n` zPWw>T#r!s8KG8_x!Bv(uK5K0*mQUG3wN;Y?YxBjk9wTve%)ij{c&d8 zV4YVQ@Id6jn)3Ih{;|VD?rP&=zJ5N+`18fkDtYdOK{g4)C2a4y>65;)N3Q+(H;tj2 z28wY2vBU6uk8RaX_cT6QI8nOBz_qUuyrD{bWkaG{a!zKD?!)Uc56Yo!n3qkT#p7k< z&uo*JtuRQE7EUJJC)#%ToO2`*_U%_ShXlg zWT=xdM#4df3VrbRR#^yEw{n(A07K$Z@tPW5US$j-{N`YH8gdHu+?ytqtdsF^wQMHt zY{ACCA~9fussaUEods2psg+d~KQUuyMMQIiw=wGzr-kqyh*#k{fAxnxgQzM8<~%)L zb6v0nPT59gBi0h-^+)M|=Lh5DNCmwKAMgWTY_nvp+k}x~$o6wSe#>&kzeo?Te}6WT z*f-O#s0$Y*ZNSQLks^k36NaL+Hp^^>oxl3*J!23h?i&zfxjW(K!iPgxtG<9oy^v;T zJLtf<$Zk1dHorzV)iemAQ4#Vi!2=s)DIW});3R`tPp{*q74Hq&$KOXPpPdSs7{Ij< z=_wnDhz-{ z?a8c|0}1%Jo3{ALWJpjD(N^(*orYVgQyXrVD4%ijm{%SDNaT-2%DI4JZy&IR{*K(3 z;a6X|V0tIv<-A=ppY%?ZhKQjwD=DbV4ieGInuF5=hF#gV35FBrWF@yV$p8hBg$Xku zB~w^o$P@x2q7Ah~Bok77QhG^^)-b2?g9x%jlyztru(~K~D~uLD@JG0y&HtCT_koV% zxbHl>8!dVw(+;LN#%qsxba$bN6h{zE4EcBy#Ai=88e{{4ECNz;JSSO$5UnuU?AnsE ziPyP{x_S!a%yMY{5uN32{MG{q)?>2Tm|~Qi@8TB&Ah@Pu<}4}7t@Gz%igxyV?~<6J zbw0(HUEQaKlq}ymiEsD48;OJY(^Fmbt6x?9e&723ekH?EN7o^Gx7H$sPvqGUBif!Bn2AgJRKgGW< z6l?a369r{{Zeg^XZVZ-Ah?z3bY^3%VO18{+X`=bp*h*J{gEE67GMp`p7l(eN-PDx0 z6dw{j*8*@`$CFwmvX!1sac$X>hpd+XDz=K{SWfB4dG9;k$|he;+4BNZuCNC;W4(ok z)TkYGmqNC>K>kfp0OSVNzC`WOH{P@3&O=aWOV|@OtF0vEyvqbLl+wSbfz@%X?3C=q ziJE6jT7keTI8zyPgUHF`s}H~Lx`-Esj}0FujfPlyN?X^jJ+*tC0FIi zLyzt`a=mrw-K}p${?JCX^J>J{w#k{V#r5cFoi(DX z#`d5OClfoJS+7i8Pr}D5d#~)lYuQ=ZyGMFg$0|zdk+F%v_M&|5r;gm~Py9+M;%n(z zv@M-lVQB6>oJ^<})tU4cmbQ=YNq1K6NnU;OE#3$Fv_H5RJEhuQJlMMY^CQKJYHnr< zALQT+)W1XOGT`4M6(6$RBU=ro_ekY|73BGa7&iC889edUWk_ncv|Ix97v(yCZD$l{<5%WZDqpX>id!z=X7`>i~sF{P_)dZFm3m1yt5Y;vWtO{CXM4 zVe;D}QSDoPb^pfxWXGR}vws1Yc=Ffm^VR3RK6?eE+n)LL-CvGv(V9&spAzHux2IPo)#CZ|;U~*)lh@z2Qr7oI z)E;XDaWDAAVAJ`_p$E{^lQTs>Y5-l1IH*0w`HjM-2Ts&_`REzE9E!!%wJYK%+N_E*Cf4bpiE9K*51z_bpn=X^*J`T7a zcFv@m(Fo3lv7i80d}@9@tgcm}+CuBZ*5G@XVZQ$xhCo+Uwc=}sz_80hLuW+8>)~$sK9Ie4`I)G& zW4h}JXl|lza8j!`md0Wv1HK(OxM95qQ;s7E`2rWLHG3teWMz<9t2O}4Riegd!1Rhx zlPeE&W@i>^1MqdN{UEPGxo`z1S5n^9R?6EdT>IEx4n&jgHZ~)bRX^F9?HZQfQy<)0 zKcMeRfL~|z2cxI`*uZbd?Hj|(!w~QwEH>6AHK^#pw6yf-^%Y>{i^`sKTehK~g1&K^lEDkF7YN^|d3M8>YgTLa>cj5f3#sFQtq$9@!tSNj z@(XF?#xq~9ys-Z*2Dg9Izw^UV+BX_F3yXeQuQyBM&UR1O+r8zw+CC%-J3Q90yIZ;}Vj%EV)K96VeUq&=bA)G#1%y(7NXI0p&&fL~`|u=h}8}w*{Bi z=|v3swl*~4m2&eN=~1ekmw!H8*)pH@#_oaODnY2l_{2s!{q6VuLNJ?h3YQ1@)P$1Q zgGWSoAltE0j}EgLkgOjK<=3OI`45DYL#{RC`lQcR!vN!u_^`EB*+pqfKu|{2B9eYo z`k8)2`UfiwMw-wU#L+s~q|hhe>j9I3D}o2st{28AQ=hOo3r4VZydD)$g zh(U>`R?^S>VrdXo6sFLkPhdn^fv!4g4Sq7A3Y(hi-B?1~5y@7}ASpI_bpxIb`S2N2 zSdgBkh9I4+VGm@|A1YmAi>o9@j;NGfNubCrK9-b$DmMT;1CJw)O1al|3E4R?gLw-J z(OpgX`hCnF_>4m(48!bG-@fBlXce^i>qWWLpa)wIswM{Zju8x-TVNyBCdQ=~ATC zlo60&Z8|gT*QI9p+sJrIr}WJ)tQgwkuWo;x_V|h)L4W)%==q9-_XtM#iu}YIP)}gX zTU^6F$FNTm{9Cz(JNoR&PxMQHYxs#i?eX8jRD1){_yZCaKk?X(?*muf|C4uPFud~d z``@vhntTV=Bh7*J_#~ymdh7$S@Ho$YXvfQO1<>;irSxf!-wU0-MthulA6!twolM>l z{qlHF8p5l?PH(#Dd~zW3PE@*cnPwhk8O$o_X13Uy>A~zkrWf7dv_EvtcoH)qbDCv9 zO%Tz(V~xSzfAmxBl6KYb`1pXgGi4oOz(@V}?7xFn-}pa2Wf7>yUGviI-~A{2!9MRl zMCHESZ)tB|_ryQ+PJug+cU}WVPb? zQ)@(mcIGlta%b7mxV_sSYD96zu|^JNI-bOqAMlU~fSTDNSgTm7&hK+5Cb8~3-8ft% zBECATMEY~UrC}tVt~i`Uy{CSmvK*~Ot7UIzT92p0m;d?y{^31N7+n%&c$E0C>%R6x zC>GsjlI$VwW+*eHBOfo(g6vbt$13=0_%xOk8jdnf4x3D|SukibxCPz_3m;A-NC6bI zt|z1Q%9luUo0f)Fpvt*ivl>m?$<**B;cbbYjK4_Vv91oLKI_S=ujJ^opU zLLM5zP_iE19q_#Z{cj>Oea@iYu358s=Lk@&p|B4CZ^c%!1I4B`gz5ChcRr+wwQZQ-jQcyj>AvgnLtUc-w! zc6T-#JXoZsWOD*fjCI~c)VJr=iA*%iTyYGK_cY>^Ec zL1?iCCJ=BeIBraZYE2HAjU+&$+&*=%^CZx7$J2I#=1sf_X77bCjKYC;ggXCV+y?{W z`|jN|RPw$!AaxWtI>ISj_ZA6d@kZnGVG!SG)kCq%+wS0O8Uf|yU&GfGLDCLSSKtDL z0$qn(D;sgJM0R;XDb0025@2Na5M(dtO_0|BKneX1l#^u}3<|BBnp>~B@-tt3i{Q`&+|- zG*|a$x>MFqN0{KaPGQ(uP%++|EjnI_KHTXeGXNzO7G?O!6U$-87C|^rd)j|SMzH#V zg%q5JdQY?>EA$9z6FQy+7VVya%8AB(eAyEn-V6Vd5WgwI#|dq_Y*!a1g0lA7 z&J13@&O>#&q0~k&(4CvUrhoxPy2Wz1zW_emc4R)OKo}Fv_C^XH_(}vP4A)c_DhkVP z;!ixCI{wtnISyk;cQ{&+?c9Nv8PgZmkWlO}lnZB6g?2FP%$tnY9?UydM^+})!yxo$ zgN1}%vsU*2pwq`4uRYwd0R(^;bEg&#Xm-Shz&mj49RLZdJ}ASZOO+`%P~j$h)922+(&JZ-U(qs4s)XdV^KZuWK;~LDUUk@Gg6CFBJ0yd$O#OaqO{K z!5#xgvJ{4UH{&!*pjk@v!Z;Pv1vsD;luHEVYD+Sj=dV8 z_TFSoc`j_tCC+=WD&*5J03j(2-c}MsMBGX}kv7|*3Qgz((6Jf4>>K0*2eg%r+!+kO z^bNq${APs-!b&o~>N5ZK*x}F?_^p-2kNw^q-B4X;lG*_w+PNDrQF@Tcik47i@q7}C zg|O*1Ux)@+L;}jk0?3U_DUWbAvnRsK3A^hswMZtzz~+hWAR5`pxQk18e?H*7-?2oN zc|={^0#)*2(fO~Sn>ilQqS2tgSp{V`2EGhDXS;R?{vB#C3Z+>tQh0HTY%c>W6@_2LAksyP;kV+{u5Dvd=uJDc|`OxHBU_ny2+WK(Bgd!03ghK<&hKq z)4*o-{s@9!6i4@j>;)rPz8)O%oY=rwgHWz4rE+`183Me_)sj&TN~-s3#{##@Ol>|k zSZ=e{AP(F2v`DgDl|Zp)7ePd}tZ63;oP$~Jesy^h)rX-uBJC6=KfkR;Y6p zoobBQ3T9py2ccu^^?U(l#jxWUjc2{GX==dA+A|FY_0$7=44BLgx24ENpiuoI1;G3S zpl;jNiqWU$RrmA^zjku%28CO*dzI+{FLyt)W3xZHTUH;%s~N1zXCdzWEAMXq?&^g4 zR^-h*pLn_`mcqgHJwFm&3yafxmUcWUo{ygJb`)`iDPgsO(sDjyG<8YNC%I4s!P3`@ zG3i&urBN}o;&p8?*gn(nYwC>eca}n^A^u3I`?Nfy>fO_goxW^sIkMJKMXN4PMDLSF zIs>Y+JFEVitn(rn8?OFeM=IkhtbTIB>4p0u{pmwVZDlU8YVdRxD*y1~hUTwFuNP{e zxVtvui@EiwGu2;Hk5sNiQ_m-l4>j%zL((I7Rc~QpNBI20>B^3aLe=+%^>nfnghWEe zUh|_qq1E-yLZPJO`<#WLpa_J8NC zcx*w)_ZRx6_d6!H!A`%$^N4>?Gyog7gRm~XFaoZa=!+uc8xSZl!%F$*#1@9LPx2ni z3u*&Eh>uIgl_sWnp^tw8ICJTcVN(u0utCwN5418pJOJ+12Ry&~1fY5dd#whBYkan> z3gBrIOTDO9DinF-VZIR8K$`k7)wS?+il^sI-G2XvKMX;tda-fSuWr9s$7es`NA;7% z{eSr*;$3BR|6jZ-VJ~Q3C(Sq(8mUPLflAG zInJqjP~{9J2wN_#MJ?sN_tnj#W#^b0ofUVPrem{S9&&)U7A|_jWmlR`X+)urLvw!- zR)^zXF^H?dOiH~i^-1ciRVrJvGtf#t9BHt&5)ib1`6;&IS3q_^O94(2fS~JYq6BUR zLbzK8%e!05`^QwUJlvVpIl;@v>)ZSUvS#m}0OP`$RjPK>pbZJqtr9*wV&9jpjEsXw z*9haCJ{!LCZ+?h{^JMW6--BuAm&CEw#&*GB>3@27*&t>xS_;NQ)tS5#d>m0*Nb*== z)yM6)S}p~b0014IIt#nE1!#FQpUWBmJWP{P^+gCBoFAw_z!(R}Scqc^S|78g9V{py zSOTRNOAmh?{mVdMb#O-@n2o8bi5O=m!SG+1&|gx7W_TBU^sXN*-y1s)9td0)KcCPS zWq16N7vej@XCPko@Q&pz&>~rBV!%u65CU~)+xrth;K@j!5X)fvy}p89EBMiYjhIbf zOh0oWcpgupVR(f(G+oa+)wqm8gI4E10o*-(mi^voZ9}F-mJijOtoCHxpI+HFZucIl zEtRv{^S^Xw)4SdxcwPj~_T{h}KOj!|hgku8!(J3t9}HnwR%b`C86uRK6D?V1QcNAO z4N1bF#N3g!xvLROVPQbItyh))`ZIR`a}F>1g#H`sevGZguFWoi7fTKs6l@nxK&J(M zZVoMPX|AxA*2IL#Y$d8&NHieX*=QGr!dwLfV+6)Gd<4a=gzs(x_Vac^%N%!@#XYd$ zMSuW{`ijOj-#Tej;Z4*hKA#x-%VKY%mp;5q@ICR;wG|Ga(>H(Pp9E#e{&uZQ(BM$^ z0DFLb$|yUP)CMrI?$&YDo)qGcicHP;ZS{%WO^g{wpIX39^kz!T*lnT$a{*8ISYZ?| zvyZjdyg#>aP0@^F>UQX{fp*(gQnk0T=~r%xH<_eO*V66^CnHIi8fKb!b>>YzG7rN} zT=F}~K@UHh+1Y-Vz{4+EYe&HbmU|vNP_S@gPNomw&gGYUwZqj)_|ImIs192hrp77C zBtS$qnzj`jQWq$Jl4nZBBk0-~x$DxJE|)6P!!h4rq~!L@R@X~%wzjhBKz8G|-i4J# zY&hWNcDiU!10x2p*xMcJ?xQlm*VCa{Tk<}**uZ)LImB#T#b^UyWDdX;A%zeaZsNng zR6CwzJC0Flu*W8!B&GR6W!UAp@UFyCt0M~@QpNjO-C!ZYAlBJ*5!%zw|M$+&3-5Ub zj^i8ImcM!nc$|Jir1a|y$Io46d3-%O`R`*mzA;d`AGG~Fl+E9wEE8@0I@faccC__v zn&j+js=TK@I1g@^y+Li!=wPZ6^HcM~?hUrm03@bN!k4RAtV2~E_1e5T&u4y}D3}(Ah};(G z7GB;d*;w^=5w4~ncQu%wxgX}XIo&IcD(%AsE{_%5ky(u)fUae@9bP7w78};Y_U$*X zAID9K+cs#Rzxjb-j?ses7lU6=p+U$RLgOfuJ^s)ft;VV##8^YJcel0LP(Qs*?z8@n$GA$Ss!4c_*q5kf%D z`Ydn>zADZcbC^=b*Cf_jeETrK5+EuHh@6ylNL%z@&gM;^%6AGQa$F$pk{>Gk7Mb8| zF$C(zT+HVngt>#ZX|)SfkA>J2I^u#o;d}*9ZCLOqJ+g5Vg(7^Bn|$bPZ=x;mjk@?- zk#716VXk7Qbq3;YvF3?<%#eF_kPwZyRs|#-VlT5B7T9v6Jp)ae(4Wlu+RuJfM4`)RQHCc(2%FQ3-@E^gh9B+n0B3WXa)$0C z_MJ>o6Xz=G?c#ANHu$kB9*Cb$TtSFv$I!V7@@Zi3;Ur4C6AFBS96R68ku9MB+6Q$C8Uh7a@&$iLIvaz zRFr}wYKV?@v8n*zf>{x|%6Oxp46mlE`(8gF4wsmF24X-qgle8oB#>IOWE}zAppP(V zOewj(x$--?Gio!QX!g@oid$kE(BoF9S8#d(jL;^Er>E+kahX9vX4d#bSPCQ+CtZSO zR;=dPinT$RRxhD?F++u7Z1mmqI10MJ#nzu)$=d`TaT^osh-7?V!nX@sTK##Gd}5*t zj1d_ilDk?O88GJihzM=9@&(nOxpG*E6r4N#V-0!9S9EC=Bage>_~T#fo#Pe^fAft3 zh!PN}{6Q~C9Qdt#nk&{)t(c+E2y_$4b0l?vh9)$)>ui(F3Q(GyiSfdlE<#JK`9y-t zru$rr7G?>b1=UWC<>ZDbHB-kX;})mgK+yLf$&;X5WT(eNB=f(Ji=(rq~ckj2dquovGEgu z`+x~ZiKsEM(0vRUZawewP;fs)VZKC91e`hU%LjcKszgzPoa?rO7&#)K$Y9gXTiHrL z3IkL=2tx;wA5C(GW1K`9pwSKtNw%04IeRGV{K*wMv-waWqu#g-sTa)i>Dmf zi}p2S#yG_M>M?r>(`^v>f9EJA-s(;tybIkloz#z(G4&pi%&V-#<{K6!+D=nQ8NkS9 z?rF7A(MhP|H~?91Ho)<9x;*u-u*tz(dZlbfNP1d;1~ z>VI|lm1vc?7#^jwy<`-H2P4!%j~I*Gg|W(J7aJy)qJ{JT7aU+L#LX-vIZcW&3Ode) znvwaSPyUf)zUYsU+|6Cf0!ekW|j=g!F>T*pGkdjV=Z78=^IiKZyl>j%WB*e!;)EPFq~4AC7Bq6fpCKFBZ0 zzN9b-UM%bpIU%>8l!9$N-%;~L-IzWCL@LH^p^sbMSvf)Mv79;+bp$VBK+i}-X5!AkN`tQL}Vh}w1?={H^YiBdHyf&Q~wWjFSg@%QyTJtYcUU{NKc-$OWl@*;j_}ayBA1xZ-*y<&X-Jt=fbT6UW?tB7-0h zU@c1h_Q)nPGHxMWrWle4;yY&Vzq#<+z0*1LA}AoG+D*Sv7Te0eNaC*H6W%^~Q9KDm zQvX6{@f*pnheLCKF5?T~cKz9_jMHud)T_q_dD!jg4H;@^tu6QEh*L%;LZGd=iUrU~O8A-mf#73~yv z)s5FB4!~4`UUa87GmGPTy#<;Wwjfi5c-A3x zw}Rhn%xwg~Blno=QmAmlvore>LL{jzd>lY8I)cdE#aGCM_@p2!xC$6Py_D2((=Lwv za=EtvnAH=XI{Icy;HZ<4tp|5&Aee1O;;vg6>I_oR&Rh0f!aq^{^th{E>nsqOrd z-zA3$bi7`@V+$xgx>l_D(7);sbXXbiH-Qwa{E7M`cKKz))p{KMjUF!R!dYxP2$rwK zP8m;XF_-lof|43kU_O}%fxWj73YQa@Jae@tIlM7F^6GDcpx~WT%iSkiHsDNdKn%i> z7wOv~cBo;rW7)8dpw8Z|BA&ZJa;P?8@4gXg7k1Sp7;Jn*U0JuR8pa#E#;M|xpXS3c z)yo|K7jg)uq^+w&*9*@#NKcZ%n>4}9z!-LdD9bq^>bCg&e|U>UfVWL^fR^~Uc@a$p z8Liqq&tLqkDArAID`wv=f;U(lkJq(D1UsvSc(#qg)LL=dp-N^~YTakbHpT|BT45cp z73};IX-z<68aQ$D;0AG#ZjbbYBrSXrHj!hYY!-PG*|c)WW%u&0|72j-M4ho?RYO(} z)LCc(NC%jL7yp@v=YD+$b1`|WVR@D6WDLZL#yqWw`w?bcVK4zGS{E9uo;VBW59S5q7IzrEmJ^n_&zB81n4%ED0r6qHAEqE@=b-Iysb> z;AP-i)C}CREj*W1Q4DSdIP22gPLfy#TtYfo4bEX-@gLq~EqwfEnkCauRK#u?=!m3q zPS7WC5$XQ^^AfzW2M~8m0skITy>h*|#L?x;Wx$Yen^}=F-#|7W@fpQq1ks;VyA8NS z;I!9V8UwB^d$7>9Soa9ActzKQLvQv(8bJDsQSDVi4;D<&{U$3Ru^%gCvrXMTbluU) zm=$yp%rMdP&nED$A5Ru6*S2pf?UMR+&5o~jD*dBrV z2>^8zo^r{$S~`&BMN&E?7u{<`tXCFBO8ZP14?CwQv2@kAKXS@G^7P077y*O|8vM}w|I5^?0bMq{V?Fa zgAsR|%+`c)-H%Z-RxNP4!noQsPlTQ=-LM#YwgBk?X z2<#A>`ZYcperyq{B|ZvNh<_a3`VT@I5f%Ow*+TZW()H2ff7=6RL4`}qu>^7#_RhZw zj45}^@_qd$eN*i9cR%op8&kh#fgBO?RToyfS>TYs5hLewho~|ko+_N}PQY}fRo5}7 zPnWes4W4V@uD6~hXzmKU9*vJxs4$l0Mx*P|966hH6c5~y8759P-Z4cYMs>A_&d4~K z7U&tiJhLEMx3inHahNn-$wA zaPa6>{c8rm3T#+54RSq+4@adIAcPf=Q%5$hurq56WX!xsILXe;%!Cc>TlQ$f0oLmx z4ArI}dg(I$*MK+V#C&Fwg!{_($tdN8UMRL7Sq5|wI1}0;NtA~WR;3zh0HR3~8L|qH z&GZn2_8_O4T#*7SNC7ce7Jrx^Ksk&xuBIHO5?3)eEll%ayYEuvHmLt*&P2Gf)rzrZ za>t^p|b>gIMLIa1`@M*(6fYa@Uz zB&`v@?Fzm{6R0v@B)$0a`!<0Vg4geglxb@h3%A^5gg`3dQ%`jfJOHASh+EGf0;e(82cS@R&}D?3FBGyd;mjOTBxAra)Uq2oTGJ|O!5uMnhaIIm&U~S3 zEX?^*C}D$$x@gpc7tK!kk;lII=BWn{1#1#@`y$B0kWYwgpbBoSU`@{#qea6XsSUS^ zq8Ls#o0!k~;1$3s0_bqOebE?d;M9~l19fY!6sN&3#I6P)&AfuK<}oA;1x6V>1riCl z@iKI#d-!PJf(!_}W)Y0o&GwU_%Ifo>+L;{>r|a^o$KE7nZ1_{qv01&Ke;IWHQ>Et_ z5IF3Coja%Cmjp_PkSJCbAwuNR7F}I~vXIvG9 za+=y^b1al#4^3CiPf!5S+R_nPdn)68c+a_$?+Z8OF0~&J?|krwr|i%;r8Cq!fYNEE z2$U!%Ri8l+WXwti%a`%Z$Dj%h(#`F`Hs4t|Zknmr!d)_m38#Dnu*U}dD_O2x<_Zze zK>^c8vxKQsOMwU z{_MyrKfX0LkVXFi4K{6%dd)?JM7p77#6mK^HlO4UlOeRY4mJinsD>G9G|ggAHxW6$ zqp?Hk3@-C`#HFrHmM!xgGcv=F`ArYXLb;~izV*(HQem)D= z+-hbYJLM|0HgK@lndX_}9Lk|+K4ci!+|k^`td|o4Eom`{8HtGeFHn0Q*bv7WAxg4Lo ze;ZWZz?gkaQea)E?v3kz9Guha&c~L%YCtEJ3?DIK1k-Y8&4`*VrxYZSGYI)(NFXfE z1uYfNX0xawscubJ2=k3jC5bW83TmHFS%du0J|4`eB4*dU+2EPP;Fxse0%UIX+0nH-BYd+&~>z2)z zc6@~O(`_~)v&mr~e0vo-q0VVI5J^h2x)W@4>VUMf)Pphu#UKsL_dEt&7DEc7!zFS- zME#QC+_wd>8C-D+AB4|xN1gn=&G+~d*OOUIUc)q93yK!|GrKC@)S=|k#JR2Bl&wen zKh;Tt^lK#kLgNwR=g^ zX)l`mY#i+ZyP5GIC!Dwo!B0!w@xGEd7(X4lsC7mvt*BXpIMF$NPEttkiacKFE}Z%1 zfALm-<6gOU<{L3T9J#X9cnskom0~+|lg%k9l0O{DLj;|QV)#%(QJtjC6jCA*0K(lm z><^5vPOAXFf?j>CP|Km@V2^ExB|9H>#H0RUCG@daimD*q(-Ta9az+$qq8YIsq3B&P zm$i~BW)KsIL#vrPP&X-#088pTOiFyJKd|T$*JHMoZ(~Kn14b&$vFcU?5q>bSGZ$qT zw+)uG5*~v=C6BdKZrm}kz}B_E-(+9NU{_?S%HhbdDu7ru_WBJIMBC?YVI-2?MQE5o zz)~W4KpRlYKv%5kO62{{Hh|VL+uq<&czu+KMM22vkDjz9&qE_PxmJ!|f`w(W)QxYk zO=3I1lM~hbx^~g~Er0fEFxCcaGQWZejOTz%Y6i(tka@oJ zb~ST;cc)B%sfy*z1}BUgYwdZ6Kc^d?$WmNiomT%qh7la9$;kOad-2K&k)RhOx#=O% zXjmOzxoUng*J;{|=Y?EpxjP)w|A?Q6;TIw;CTe;BNxYao+<{nJ+OmOsr8x^ZLN z&LK_&03^UP&}xVv(`Em>z?fbZ+YBG9=DAH%djn1}q69NR%`m5S6CeuSLL-V{LORKE zWq~MMYuRzHyer}ozexSr>e|SmF-~1Pw#?#x%qh14V&HSuIeX_pX{x zfJlxNi$9f)53nh zg9_PzRN?U-udBci%SvP}X~HjxGYvpt>K8dQ0$61b;EaWc@Yf4+uFcd<<(SaM**u|o zhW2GTQgbrItN(o9UTyj2oDV0)&CmNXdk(9Iu)1DZ>mHGmRL|(_T-QPnIT}Fi5FH0C zI0oq;NTz4BuoxillMYeDE!eSj0Y()71(m{R;YG?JCrnn0B{SVw$c=E!Ev240QKJvv ziE9<&YX2BiyaCb2983|{mUdfI7%>qYm?M$##FxurklwUv7bO)!TE+csXfC=h5MVZh zMgAHH#-voDS|CrRf8iJoO!o8L!Sf+YoTW9>qCtfa4a`6=NX8-}>#Kv&awI)?KCKRD zXk#{!lqK=aU)p5dz^dU?1v8ZcCy@{+1&o5wHh@_4qHDrK&AA^a2j(8=ju4tU=F3}J zjAjnIW2@>+gH8enGdbO$slzekR;WNS48+eKoI z%fP$@8tOssVj1#{s7&TU(=`@7kB>M=@{`F*$wE>fRH&3i!x-?Q$>1WB<;s}S26`o- z2&maRKl4M7fod?Y3RIt%Ov`G%uy2z^t<+T?X5+!Dy)7FiHg|C|`Yf%A5i#{Um(Wg% zKY>C~S-Fka+&ZgypqxoY6cdaO}b&i=h7O!*- z7jLn2&8&>n>Zkw94_C-GdV;Nx9@yX$VKcO;+&Ngw761}mwrXIZ%vI*3tV*@cJg?PV ziRi{{LDo5=9PFGyPTR4JpE9ToyJ;{3(d*+@Rv@0saNCATdCYoG4Y4LO zwZKvWG0Ng1sulM=9AgPK`JH1BElrsmw}G*@pva@ueCacPc5UkUKHKRfKl)JJu#A3? zH~zgxI=mKU`8vGyeZnkFgyikm#@8YwZ^2voHoWylWQs#3KGqMA ze5H0f;`6oBCCuMj5t6T!0u$UjdtX{so5~ zGY|IhtTa}dj$%(Odv|1|6AmsJZnP!_vB9ZaIcjYl`D?%Fzf>n$Be`2V%RrbLfdd- zL~*F_S_+-NEki#)RHS4A5_U(#d$5871_z$Ixi`=WaF&L4WN-nID}|xRSlGoZc;jQo z7=#md7eTrAtQJ)V9|VbX=w=<17nLle!~yNcawFR4lDz!NfHSGO0`bb zJbN{QOG;6uW7*y?=Dw9rG9g1ca0wGP7N6Bp(M|7*$d+_s8)APUO<>sp(oN&H&4U+p zjaArrFxf~gm`U>rOCE&_|)2I{;)+vq+gMUF}B7il9XuKO|o*+fj1ns2z<*Ctt2*;KqV*&j$-b#un z$O~gMsAJE^ClltpU8JL4t6&GmZeF0qMk+ZAx{g5!v5_?(phbX1K43@(fnbM42ML{i zE~6-TB)YGEkR7lW+#7rE4kmQrG}~*V_0$uq(fr!b*@~DE-X1&xm|Fx0tc_lp%ko35 zUf4Y6E7G`BMOiz9OQl26nMya&=$t^`4&aV!wvF+}dZ9IW9?{WlR!a=y;^4rZlJF81 zimum?VxE=R%!8f7g-T6tK~b2;_mUdrd6mrZn7ixjQ+12s5Ckrt&~<P4C5?aRLLM{gCqP#6I= zUC=nx%M%wQ@yLu?Hth}bd)FvO6YJ(4@YDqyC$pUf@dMk5{!u1fd>Altl+#e?q7VZH zfS`ZSI2>LcIsUkD{Dm@j9qQ!VDE^Vvu!f+{7+}}7QY&V1NSh@~3~k^#uY^t4n!+o! z3_!+;+=7>e6H;X`_q}Z#3iv5=RDf2aE>lIu%O`=Z}ED$O`YIBpKM^T2Q1q$sXo4g7XYyHp$uvAxa1b z=iGO9a+<8cB{3%J6hcch&QlC)aK@I3MHBd5vqLA$?IiCBy#}}tl8zER$ z_T^u`BPik2vQF^ej9cOiBdDPS1p-W>xxl?Hu&}#ft)<4{w#gI84HW&d3gX}r@`O{M zhe|Em1jR9Tm<2`9P5i!p6BI)hSo3uLU}k^$O9T8oCN59_?v1$p+tTr%a31*~P?JXP zQ1MRa2r*w6At47qfLjl#P?b`SrQ~RBCOF2kcDWzKu>g`9le%d>ngH+2Onv;`JjH{X zb1DSRG6mO@DHs)?Yg|)VQk-Gpa1{ukwDpAWBF?aG+vbNYF63Ml!<96+7p*XN=$A@k z>6=aZo4>~bAt*hiNO&{pkwkBpxMtOCk3nIfWaJMu%Blxsv5S}q`gJnu%P@dT8rXQd z>_IT_<_jY`ZopkMjpebce|7F8O8oB6G+k<9u%f_b?qiJfjP<9CRYhBXaUe9ME?`~& z_Ys-I=x*qw{esLo8rtBK=3#EmkTehq?*z32y+A35;2>jJ@}(Iu z6t25YXB}^xayX*`@tZoBrJnX_t8(AUn@4W#N-!~*y_y*(7U*qZ=V1#jaTS=5>0qW@ zadX?kVy2p0m2>CShzsdj12jSfqYF4?(_uWBrU?Ff?Ljq9Wyz~M?2ktyq%IOMxg1j_ zD)UbaMbBlA1CoCw1E1dMH#oqoQ0!yutbmCf4?BkvfEd|Yh)+c6;tSd7QP#ci3|9sZ z#`Swbkf4?qZP}oMnM|y;V+lzG2D%EfX55dt+)d_&0uZ>CEU=lgL~^ zH6|)i?v_N#QuAvjTV3($7*C{R0uOvNP<8bNC?_V$%d*6*Al zTT_jgGQBK_ivvX36XnS>k?0?Gx&YaIxxT;u4AsY=Rp+szS^!lASqq5wtGFhDaG7jB z23M*XCq)_~1()zZ78B?-m&N`#2MoVRoHpMYM-#FTC=?EP0Pm_Un{CqVv{#~$gYEoL zd9ZCT1@kp}KvDdEfGN?+wtW57P1V^ALvxv283rz@6Ed!-U>9nPn5Rxvp~Uz8GR%x-8Dgyppy7PThE*~45ejY2!q75sghDUuWCG09;8is?DGRSvBML91O`nS8&8OtBMr`SNcEqI$nY>r z;L(c;XZWS9TTLpnd&>D4dAUNqs~N68(MV&CDji)e4}LU?oOo(^j70fR``v081Q2wM z%#2ZZe>*4k?z|xC44IdQpi-GQMnPvfAQ&=ONd;H|a@I_{%x#R!{v&(%=3kMS%H_VL!L7ZC2jYpF)ULPXL}T)&KvO2kujMs) z!ZaSyR0%Zf!8q;hhQ4KL*n=v?g+BXzH~QyuLNg1%TTIUbMo>%aI+I{&uANNp0e2z6 z8oStN51*J?GCB4H{&kPA&Y$?PUb#RorhpsRQ)ek9pvlgkYtLQ*!l17>x`3(ysSx+? zE|!qtNmV{bHPw9y2(@94r85GQg8XbLgqcc;A1%dNuq1R&ZIR+Q$}NbK#Q-k#WoUYx z^KLU#lVD9VZ82G4mryPKRFY$V)O;WnjmeaO73aiqy3ME0KZjdZ-`#)_u7<&a&?FkX5RXfI%npqB66DVhV zHnlj*B7d~;%2u*ZaAS6WQLm@SWvy7f5HI9FnglB7-&1CqH-j9Dq6eA`!^vP=M5G}b z2!j$uGqqs_hsZ~D_**#Guwb%Q4+*b`$F96-TP0W?BlFy#Ip~yRRZSG#N7Kgqcz*&O z9Tb0%&Td$f9O3Lu&P2{-jO>fGqlB2J?2!*P8=n9@1Dcw8`|AA0XgC2ds?#n@WCu|6y6 zR8%E*$^uUs;H6FW$4co&WvdEENQh8_Ety?~pXm?2GIE%7y`=YlHZ>^feQQjw%jGX2 zt$}<=G;PbUCNBuxUnN=kjH{Y4gF;>dIijNH5>Pd|(EG}jwi&xD{B$Q3{h2>m^<%a# zDzPB?J|@TPQdqax&bS~}LO<$*m4K|BHJb^^XF1_u18f2T zn2aslDR0#w4m3LweJl&p^s2FMabA*4Mn@+&oFKDBP$U_ZvS3P~@Fq?nS@_gXmyS|- z3>v3tfG5L-lEE65HQ^AO^S5bdXHjAb zQ8KG8eb$A71v?9C(U7wOBWkB_aNXFs_yZi0`h7BVeQ&O?@8VCdlbXiA2RV8T#Cipe zmcgG4aP-~CKd$WqNBlLhaw{L=g*hViJCtU^2Vpr8KKR|dW#4wd<-Nw^}|Lupl z=m&T(Jy4kYcV2nppC0bDNF!ZIM^f!!;RN=S7|?5t5tr0BokPmsHVSu{l>4v^7|+bbtj8i>UXV6E0UnQ2!=N+RY{P;zugEC`>zA1qj+Rp0P}o7SP_#A~#17k- zjM3~lLQD^YD4y}fdIO9^9Lz=i(B~g2S@UrNFe^3t3v87i&^l%c3CeN|bB35en?~gh zN0Vr!1c3s%!s+Q?b5k964Gl;FF01XcIo8$zo&SC@>)hI0OYG zlM!P^+ZK3D1=(xhm&|ws*6}|NGNAk4@ZcI5!qGBOVg+Ebl>`^HOWo&2$Y4=Q{ zz70?5d`N3&>|lNLTI@`yg?O#=h&-(BVYrAO!KWbheIaIJ8Z1|I80+z~*%*qRc~*Bo zh!)jGLIPhfSPth4B14Mh=s1CQLSeceF6tLpM`bax%t~dz2aag;5+wj*wq9>WHUjR2 z02@|}+um0PamxcF6;0UGMXV1My^yP>9HX6v1ZI#S)02q_2Sg%>0&y6YR!1PR!FGX) zB=ah8(J9%&0hJ2JBX^P;+eeW~j+O64PK*ODJ;`Zgx~Wz23=Un>MWIZ-Dr&>sUBX2T zMbfT?MQdOJJch@hyO=_>@l7aWvrV^9y3r9ZClNUQzEU3H%7cS-s4S?C#ey_g`qb}Z zoXxM(gjkav$&O9peUx!2B>%gxno;OUb8Ha{W|ImNyXXdvh33&Y2__K5Xx!mGPJ(d- zGEtJjQ8(cJBh0GI0&dnvy+i_x^GZtPQv)i@I9d?l#PFyvm722(0RK9+>W)R0h!xd7 z7F+ZN_k!NS!MKo^xxZS8g8}p2yvg#Te41-hwIlRT#AsX8t`h3T-+U|(CCjrk zKm4%oo~nQc7-WOwXc$MV>-2DX4HRdG{zU$!3$QyT7y6?2e;n;Nm9 zTm1$gfV9aVr$P)XszT=>zrYFH*T^*x+8mYb%9x^aOp4;LKJwmoBRSLCE(ML0NL(m6 zofMeRVgCYDi7>oNjuph4nZB6T4e=~M5fRd@2fb)s43=74WtPhT^M{5dNzS{#?M1<+ zz}3|GrCnEjb}H8PjpGA2yPrbXNd_25;;6?vs3AQR^y z)l)!JZ8v-D=LZU9&DeaNgI$YsvBJAK!ZiUDp}>rs5n?SQ}0k_c-UYvEJ?`Z zl#FAuF=GpQi6M;^GfU*H1e}M$4fisoK{O_?`3qvnvk`#eHi$-Krmb*CnU72@a+0iW zf8Vu?{rRa!D~)Kxof+Oz$tqhb?TJ03QjDC9I*-c3>s4oeaj$F~OFD;IzG}r^Uta?g zYK(TD@JNel9ZP&Nr|MYSwWljWJzkMB;nxyX-@^o4pFnHDp%9b>dkuO$I|lq`ScuH& z;z+9yBaDh(vX7;>7iFTC)O4lYa`eH(YAq-7J@Jpd8aOO1l?HKsoKGr80OFeZOyxvn zs$P+c?j@&Ni~*eOtXP+XeL=>bY>=IHq+))dU zs_XZ^wXN|!molTq!_ih&p&T)W&p1Kh57CCIFzJ7zyJ65a|r42vCB^hZ=1L8 zaB|m2s%6@{`(M~I=lO*^z8hu^?)12T%m=Y+s~R9j&#@(_TJvti|&}(%nEr!hyg9zCheqFHK0ka~QCw zmPm4B8AxfEA(&0CY{^#+f8cYQtpn|j;gykn3R&KtPDXZfg#f8t5n#zjBiEpLV+XDp z7-!PgfO_PHn!O5$bi8c9LNT}zarh!CM(seX;7}O?H+2Y>1bHiZ;=^Rq9|n$KO)K!$ z3*aaR@gd=d`jKSW!?PqB&_>J%Rd ze7#bQIUQMD zauHe{I=PLY?3y8I2}5!+(;{`N=>(Jw3n8I$aDq%1U(;@F!atw-y%cu|lGt510gLAV zLTI<)ebI%bTKVA2hfI* z#%wV?#}i)|1>+j7Kw=NCFp8}#fx?4caVsWtFL&v;8;hSlz=3CN1QeJ(kAc7@O2eLj z6P0Q3X9!hv6L@O_@E^fcm&Txi@jt5P#1qDOe9oXlTR5A+eKw7wWdYaFu&#{11bGU% zPzR(!FyxbH6`FR*~fAtH2v5bM4tpn5-_Tbrlg6u@A5ILwE-uFU` zmyY?FPAaxM;u_cA3L00j1B?Q&qjm(SMCtEyWwV^Nw;L4uN)6*9#UCOdATAIJoIl4d{p z)@+DSn2N9+=L;)iYc0!Fv}sjZ$#fVlC37P9w3olh&uVu0UGKcZI*`qjBd=t9A-0~i z(yBhVSwnRs0mfO|882=Ug#B{YPljz0EC|i>qB3~1kRm~9n6tfI4odK<<7Rqz&^mnZu3aNF&msZ1~N3+ zp3_>l!g6WmPy*WDGP!u@`}I9d*GgAMakugHm2Gaz{Y7rRHT}(y#tSAlg<8n0ePrE8 ztdBCBZ%pl`lBq%dm|#;9oNvx;=Eq$)KFEz3eGmvBwVM7`SKsPwipE(5&om@7OMyWd zgTLQc?0@Dp(5MnmxKy+aXJ2Ke1~>lir}+H_?HR0;VlD?QJ2JuQUsqbD#tocsc-MT{ zk79h50Ny~ODit+yq6NBmn{3i(Z5>9s$gbQX3vpW%Jr@Dvf#SgTw=e5Uq zk}rQVj~vms=@}&MnBbONONiKb?ejUI=#3jqE0oejRRBz{X*oxM*7|q&(D(#TMVxGzJZk zC_K3=_=bP{FtE9?(JR{`DiJ%vc$2q$*}%xnryzBvhm)Mc+2#M!-q}FOaaDJ|y44nKW5Z0- zm_``8=FypyM*c!EM(c#7yQW5Ni2=#RfX{}-^5DbjkPsUOvMkv^RjWpfunaP5z}fII z7K-C!53yss345|E8X*VeKw?9jtPdv}e}tTHvdg-~Dmf%)H{Rd>Rd>%u8!c1z_HCdq6{&vz}Q?tZh8+3s}i9-gnFbhQn66)6E55I zYGHWkkYL#v7TEi||GEt@gf+t|p^Bqc!o|jLKwAh*IEIoWI$=h*95}R2b*&32@nT(z zWOr8C6pWe4d6@oo54)0?n}6+^9!+Y6IthhYHi>hFhpy^tN+8PDxtvl>CR+HV!Zm zIjAP4hRQrQPlFw?mdl0@AZvxX69}51Q*>>fS=y{OHE4pCAy$UePg5Wo3_jW@U-r*u ziS=|MiVa6}k40T2I}v!$5(Z9X8ylPTobV4eo5w5==0%NzO|~uQH_h<9rK_7Xzf)1E`X5-`Ro`Nf!(WW}dROG~2(pUpo1f?~Ao>gdqLoJYRAs&its zuU3w2iw|3EU-Zo=2O(HcyS%!`XRpY+#j^}n z?SLKNhB!OEyFUiIhBM(!>@>}dw^jGV`}XBSGg(Euc=VRa!8@^2{pQz%I@F*uB7QkO z37&MZZBdoS)^dJk3YStMiFq-UjvlSVP;(RNQ^HV1XZ zV;IgFE5uf0ZNVUg`X92IqeY&)TL|wNcH_hTA-?=6at^D7uo_%H#R|`1OI`oe^9xmaVe`%2RWb=ZyFuH_yLdo8!hc{f9NU}9CU!_ z_HBRu&VYp-o!;@PALA0<*56{a#{1aR^kI%wFmpzq6GyhHuaT)o^RecqJ^wpXG~`v^ zY(cKfXz|imw{+-uIFIsfX4uSN2MudFtV-m$r^n35`{vZn@B6>=8fWJfl_%l?=Oefs z^KkQ}%%xG>6ql|K>MS3y62fxDjBcd3$w&ZW3%4_XWa)@jEBVinMX)0f*^W;Xk zyIANyCj-ac6|8B&C{mXC&%J977IAH?{VhajQA3#5)Pjfut3s*`C+{piCg)b|IiWZH z>RDs3CaRBo3U%-50ZDM&T=lZ+8<4H@YLo9gIFiRcChKx}2mWyravLiKsBfZJD*;-s z2ad4Z)673q^nxHn)C%4Ve>9=w2o9v8C84iy8DoJFViMzlY;sXCXV8OP0J}*qK6UN5 zGZq^JiuFDy5fcYKSKX9jJ2vFb9;+`7hkNKCc2AK@3EkWL#dHsGX#C(_b`{hvOxk8b zZ?>7>p-fpQawRa{2tCB^DKzXyId}mRq5?}He&gxC&LhrTG#iV>3OGxl@XhU0lXd~5e{N`)+rGO(*r0M6v2+wUoHTa%M9 zm4_NEz`$n(2IWl~z-E9o5l%M+wG**}5-)COP|0ZPu4zmg0|1`RmI-8)<47<}9SPF| z_)@$3CZuq4Rh5th4=y75l}&drR?oG5^lJ>oz;Gm27YxIwHL73cAK`$e`T^YYCi@etV*a6-YO}Zpy8G;Dax1f^CNvA{(0FltL^GCjEYB*10&ILL6!m<3{-pG>7sd{x63;&N^ z$;;Kv)42jSd(`HIz9{ox<46BIwx=)>tS=B{ ztkP(dgF>)_QDhzQae{9gu8l4e5i4vV5iZX!~z>CVH*2ReeIrZ zta&e12l+f7q(vgo%iZ!vg|BjThSOu_@Q@kx3r>k6(x19m`s`m@#S$NCfuKc$q1cRh zoCv?TbioCU6O0xI3K(j0_H9Lh0D=?j;1srY?p3>N3rH1bI7L_LyRj;KBi!h4vdUxR zcEmR^hdW9xvHiwnkDjyD-C7RWujfby1MkTBcGC=fC(a!_#t<{63CY1pZaq0ct$-P} zA)ukfqE_6O=W(ctC3c3H8oh~BT2W6q$A!HNm{{bT_FdC7%?SVjJ_MH2`10#C_+|#m zi4?}5LtK@zLw@cw5DgP(MIF+PFuhxu@*53QKNrF%&#aL73TsEMVYIJn9?vt}+*;+pz?FAa z9Zfk=P!LdwtB*8t&WtLiXM(yjgJ6Yd{bXEDvk(3(0vI`sz>q=r3Qnvu^YWPy6-`4% z12>3%gDx=tzT3~`+))rPU8RkW~{<$+^WV9GH@uX!dPfY5j8fSA@>mfFb@ zYfHvPg3V^HX?X5Nq=KmcBC?Y$-v%?oLKpzgdH9#lst4>W4wmW68x(7Fv|2;S@o4F$ zV^7q985wU!zCNxESEtUAol=phCezJt=P=Nzu07%gcvV`p&4IiZ9LQ@u0IE^H#gYum zLMDXnQe0*Div+T^wlU;zP1Sv>d7K52jh;VTY`8;()>qy|xr}oD43*e4X0A%#U010dzx-Os2`9ZaUzZtl6^)QX*=8ARCM#)6bX@|rs2{tN2Lfv zn%(BcaN~r-KCDOE9UiVm(SR4+TQx|+<=et)eCpx5G%teHVr8Jcc9kGHuwk|)jwaXx z^9`@lrK6C-eL@D->TG!;CUrA|_GZu^f}0;Jj#xCp2|upg)D)1sB$Z4_>*iSdK$1dg=QP6W7#{?~ z{Dk8l<@iSHo*`v1;2qmGx`E>p1WovE9uN#oIRK*S!zxUL9AY#P100InAy%ZQEaU*r zWF>$|u$bW(!1Lssf$AQ6@KEPB9{CydaQKv1d!7bpX^ zTb$4b2en*?1FhGmM3n_@sROpnB%}d=HWy;T>Jguuj(QEUZ~+rTT;ql}=fDWG>-efA z6vL^^Vo1U%exW6C0gEOqzzMYIq};5as?2#6?>Jb3$f-!GKzH6y6+9(iYYezKm7#N- zELA!6gc0@HxnS#>X8tG~oMH_Xgy0Xz;7s+#b%bb_9B!$H14Gn7o7KtmXFKC15u&U!B)Tx02#(#hydey4=RKsz?D;iXpk9=Pw@>gd_mN*y? z5ivCRI+StP$3?;eqSOkaKu)M8nQ8@}$kzG3I~)|ZOGUQFqC+hBZnZoWocupDYxF}7 zCmU_T>7iPH**tPadJvqt8MZSlaE&dJPQ*%5lasU*GbG?2s&C{~B&f&YDSt6p`MWga z{>@)H$EzQ$*6ZV(jVqxz&)wIg?WydDxV22Poj-Uh3lyBpM05V}YQW3z@#+kM=G9GI zYZ!D16TTN2p42Tkt_+)bGWIlHVkL)KK^HaA*xN8#Bqhb3X2jy~!TrPew|El+Q*o66 zaG`wJKjvWIDA(Iq`{tPb-9yg#M~0xazRj>#Sz<%X%os7)c;1c)e+P(~yq0bJsvqYM zRk?g_4Bf1mEY!U>V;2vBB?bu+j1cP(y0Oedm1y`AJ6XJKOzdUce_-q0@Tq3Oi!X0X zfMdL`TJWQre`Z5a_gFYRVhoePty)^QQyq3N#N*@KU(?Kk6KsCL!?+mR>fD55+Bw4H zkl8mAlzhaNk~iEau+YsAi6+D*O#oQ!!{K2Q9vSAZYNmbPLz}F>jUCnPm3xOx9I?J~ zSHq83TtQn={nWjG#PZC=hmCU;lT`2;d0DQ^yoe=|ZytY>+4BBq=1n@$@`V5K{3Ow8 z_u9)#&F=;}@p0{+1ZC!2tP9J8?|Kut>upG3|$9|KB_ zou~f(ILAtwN-~CV7st{0kv;y%XybqJ0?8aN5p)j0#I_{8hd9f@fdLjQ?nRs^0$yWe zojY_a>eK?p9i8QpX__35i7x~r26jycdt!hKm64Jd&JlqE-m_A0?{Pyfl0T%l1W;enP@^g8t>v&pY~ zmBF0nJ#^g(Fau=mi1F%D!L*yxC1ae6A7Fz^<;)tJN;9b2H6B_;5Vwn3fO4RPVIONS zP=d*@{Xnv(aNa|&VVw6eSD%s+AfF_#=Z0V3zybz^&6DPKH)|@5BU_zIt8685q=j>5 z5Xt&VK4cM$b&Cq+RnwSLEi@oh6m_vfpGblD;Y=b{R74k9*%(5+US0HWYjJN1A=$}k z#CKds*Ga{8#tPfm0Ap=pj6*yeRMVBdC}z=Z+?EF;&bmv_SNlLU&a*_cJD@40fP#n4 zMbGxgF(HoDaah$Z7I3h=wTdaPtf@neYcwF4gc;JD_uW*9 zj=!1a&0dCLGp9&o&60xX+Nl~DUqWX(RyZ2#&ea&lJ%W%+Y+3|h31p+AB?EGd$so?T zg<1rAk~IddRwWxKpZ`$}n03Z50YmBNa48sV=7Y-^xv)}nGU?>@{Flg&4*skN_7Z9Y9)ET9pXqY6J3P zKp76l%-@bw+1*q~L+Bz6M`IsG)8RVh&;Gl9T&7x9BhdW&OUtR5-k<35Nmny{y1J@Y z1;n4L4hYTLsH%>?2Xg~f!)ymiy@lV_C2zC>YM9jF)8*6U^3idfxD3kGjMG?Ar4-fK z$Jf5R3W2!s_L&cNlC1srqc1Dc8|a{%+Z)J0zsg$PD|g-(1WzTF%8Z+v4n?!--&O`Y;?*r zskaTk@ybVUKG#qmcI0S-aAB@ipxz<aJMwl<)^WC} zS;%X+a*!MtkAX~sQI8+{jeUW~CkF?bTN|w87aX54V{7Pf`12Yw+(wf|!DYy##T?D1lJy3SlZZ@A510+TFb^erYM2k=zGE1!R!_a*0k8?^ zW~hiNI>xC1gY`HER(5uQr!9W~2pt|~PgC*W1AD4WA&r15k}q$_)F2jkmD*$9(&-h& zV(t;yvAI&Q7FE;}*UdHZ5=9#Fw2ortv>fRa7YKW7d>tcVD&wB~!lR)bk6R1V6~HhN zU`ht!K*HJByd~%}@{syn5Jg6DLS>*ZU7DoO*z?rDgw0niQiDEgMkG6!b4riD>cw@d z>6IA`_;4SvZj;ievhD*n_HgT0stCN$unh6v|RZ6zSI`_Fc`-`mr&5S`F(QLSr5Mc-6U5?dN)f7)-#MA+gi*-{oCM~Tm_zdY9lEd6Ms zxO4=|0-Jm72fqU}7%3MeKYF%(W<5G@y!I_cdrG%YL>W={}UC zsOEB&M1@yHyMN+rE)^HpHp@BD%Re+El7b1LRjXVPe}Y(6Q8>W^MH`IR*x-TU=#NG6 zZ1CVKxIN$`p)f==sbz9>G-}}eg6vecKLANik}^_Y>*t+U{Rr=H!ICoa`;U)wy=C#cYa1iBIP?ynU>BD*ajXAz%8i5Z^S!5?MWwujW8-72_iIEY0nVUHiPg{ zFm)82qIF6a%y1&C7~bLIsRSrufO+wSAGbQR*!`aFX%0N*`=LFiM9Jki(0%uZ59mm4uv`oTe0dCD)PjT9VkK$vL zhdBrVpZh`1)l&(G)>nR-0J%s7)@`bsc&6=Zf4YyP zFYSDSSm(9-`}K#JEd+JIOUIG}D{PGfb`TWoyKN`B@oBh#A`}-m=_OCKXR zo~Z*cqU$c$wgi4?9V^nf#CD1n#B4pG77yk5Ra4?CNSSBaT(Vt2uR#Ejo2vDv!C| zwsp1QuzQNw_YZbj-GOb2j;2FKR|L3;f9vUAuT7LUZ@k1Gz0)6f)Gyo~f8#_vaN=NX z8!A?2Dvv}%`vz|;Z7aXpyeIP8F+b;D9$#`Cqu2+>i|ERT_tlFiaeH-TYh`da8vV}D z#Q9!z`yCUHm@AHNE{s0rpSu9)p}{3%j?ahr$|U!rTPM7#Z?XKG|Fd^5khL{@GF@0h z>iJ1q@3>~Z$6CHJ#8%3^jAI$cQaF&+$`q#b^vXEalRYVc8OKtX($g#BSWot(1ZEsd zVMhAn9|cL<5*Ajqy%Oh zOJPb+uZ&|o*^?5OaV&)?J-srH^<+;8thV?EiE5}0u;g(*F~GLH3RPfB3Mu@t8C^vXEalRYVc8OKtX($g#BSWot( z1ZEsdVMhAn9|cL<5*Aj zqy%OhOJPb+uZ&|o*^?5OaV&)?J-srH^<+;XdRzscDnuqE-Dd;N_)~40! zV9TNFFh(07s_opNXlUrQ72ZmM8jIDnrNY?Q*Gqz`?5 zR)?RE!B61Z&dpUKeW0JPq@0}+$txF@KHKD4UOz9LmrrAF@3U9S3t^&K*K0AKAuneBWE7`*YSofP-C>`8ovc z*F4pP@^Nzz)If=&bYpg%n{#uo{z^h_+f%&8?uMum{)rO=zC?M~NxAAk1#7$Tx(kvR z1JbK|e`Ui!P=S^G~f|p9%L|0;x5AhVSR62ie zbnwP#-yM~xQYm469hG}>Fhy=(6wOo)ytcA$rn2jU&yEVZHX%v2t9iEm;#JPTI7ZE2 zV?COw<4_D-HMvN(o3PDNAGod&h2Xc`> zR-8?R5X?T`NQ4MU7RB`l4gXTj&5NxTl>BVjTMG4QdCbGT(JJ+H2Qkj&V3MXZh4F4w z6k}duPlPF}S~1K;1H~`?`HM*u$fy{$$U16{@v;v3g5=H3JI)T2LBq(l^YjZw=meLa z(WkU`+gjOr>qq!Rz?9quDVPYkHUO!bwh)phoB;#40g6fnL-?L`R-g}|)VyF(Qb0R9AY1L$#syo!Q#Jz64{Fa{tY>(x?8-%Z{xZzh z4RTeGzFRnqg5Ly)=Zu1x#aBk>U^e>Lu@F`T&qT6^Wdp%F;eZ(#Gn3IZt){V@`G71USSB9pz;yIlk?;qQxb@pnAbXS zwKE577v%gGK_o|HPnx;;Qc`|Rh>rp#gkh<&4a+`;4h|z}#pv;Oob46~3Kgz&l24n^ ze$ROzY;xdfe{Gx)YU~TbvZrbN^|;}E=OS)F2Pi%+jd_x;8%fz%UNOhmZ#PGjvpTen*!ZXN$3H1k`Nl9NBNg+SO+Q< zvKx2yMWN)^&eFI_Z*fztRG`gMs^)E)*316D{r;XHuhjFMpaP&B;0fC#6Y@|l)*_ls%zL!w?`i=O zP{$^_!Yq@B)d34GbDZU>0Aj)c7F#0`SZu(2pc++Pn#R!X@okQIF=pK2;o?DzOhj~3 z^!<N0P5DFmVJWMcKDPgaVp zufDVPfmltI63LMnl}gcZb91ppEDAsbXB!daswDi{s07unpYr&Vt#XGMOYWm@e-Q?U zu(jl13`z+F8+O~*1rHI>VH*UIkiC;7r5CR{$)@MIYhfA3#BRQKQ zd0qHakr1BzfwBG87w=X;O@u+BB38GE0~N3TZCl{BtP@ya8umg?g_*QDyiJpbvgz=w z-3Cv3O-w@-F`SJNbG^x+K z@+4x_Kf=TfX|Y84{Y*ys$|_ktHY? zSbu0jx;p$JOi@2rfA_xIo@MZ{rO@o2{TP2 zPu5pp{AuL2^Ur_m!~gdo@3s;qwNL5y!h=tH-^b?Lh4ItggN>(}CoA#I_deM8?tN$P z$ELI`lZ6iox9i%qn}W2x03sn-q%We2pp)PSNidkL#y0aoCSCiEc@eKHSujPaG_J3F z{inN=PZb*WOuMk>zhGmb<7(-65#0L0Lr3pKo@m18au}8hnryepdNRUpU6`|2)5B21 zs0ZrR5K|)BF)Z;kG*drnhVy$(tijL$D)>G~$tM%8lW)Ce;P}PVTva2d9Aex7htOhu zhL`SGUc(Lb$o$y$57q(I@(+_rN*iJ~kkCC%!yGLJptw*gwyyjkkiZx_L8KK>i#{fQ zc$IV8R4Bj_0Xg|H@CY-q3P(h8Fy08$BWO^r^yKa2Py8bwgVfcv>jly9fA59zU>o3!SODKdxX0;Y`-rL#oqw%FhlGg-a^6X>;<|MVS zlAP(MolD=%L-;0ZF`8DiohTxy@X?4(2`vO+Yd`SUNRvN4^=hY{L??#Ds`Z1vsTIOp zNk|KDiOGxwj`?L+YD*7HAyl~Q2Nr;2I~#FDO*mov$4E87bTvn;T`68UANH| zqn5+SspM?4d1xe0c1eyz#1nX8fO51^?6-aEJQB&_%Xp7`7;_nNt~lN)N=ug>P)Ks| zNKQ}w+Hl+Kq2}7^1jYnalTvhUi1PJHQj9j~oW~sITU-;^Nd$qmRPccRH23X<7DH4jk2ur1+ErlBLE47Q<5pwxqzzGD_uPNo;-ML?X}7KrvE=;)mi; z11NDz7C6|KBqw2n>t@R*|H&D~@IYep9U3!Hdg5j0hFY;J*?(QOP)2rYbfF zS27^+O@=}o51WzAONscjzNB&Utp`8h=E8`I$byYE!$a_Fe7!T4R~qX&2zI_Lbg%`M zxCO=hQ;y+}-uBT@3%o2h4h(RH2qgTOl=bz*7}ZVDzO(ate^Q4U{KbbXtG%3ks71G;5@DM6Huhi7Z|= zwchv(E%5-CJdhd>`)eO$|M))?0VwK`=?JVXBUIGjM7WJ-QQ%?*d_9lF6*o&_@vk5~)?WSj73YuxDc?tT4)eSRikM^z+6YFRHL~ zD|{(Dt>cDKL|NJh%($ozwxsC7$Oj=Ib<%b5&NnrOa7eIW^mLHHf2L^a``XQ+o#0u{ zQSZFrCod~jDq%z>rIIVTaanI~mxWP>PA%j?j(`A=^@A%yMij#{2sGkU6S5^o2E3Fd zU)JBU1EvrTK~Q>wrMCwb;Bx>1L-&o@l_I#g;qmyaO_t?ifFn-mPnNC3e>+nV5Te^pAnDysMlEF93KNu6LCvP{AyOL| zUgd)@sHE)IK(6)OOPywjFjLiS*V~>LgOb3BCY3Ejw5h{e|1D_*sU9I!phdVylORye zyxG87?y^_pSzlL;mnpMNInkE1f|8E8_}M(gDN(2p08)3XHDfzBgfzT(PAAE1B>M@b z@>fdp@L#={jHs?6%R!J;c5QToo&bx0wuB~C9)y*tvg1#$q6Sta9=3U~48ik;hty9b zZH)z;w2?H-;0`B90=M|!3G;yl+g0@h75K!0H2WkY^5>HVO2uRg%)Whjygh-!1g@cI z5>vfJBF4ZV^I8PFj<20KpJMf24oLSKq1Cw4(Z$feLv5I!Ll+;w=uD+S0PDcO$9}PKT2D@77JYAw zzC8N#7mqwS^W#sXTJ%Nga*iwj@?xJq3r5>-_pdN;j*H}wmo41UQ>Nr8OP zBie{crKDj~-5(K2=nQ`STJ0a>=>2SOulIx|M4A|h0~S>oHY7pxr>f9Y05vVj!$zY6 zgfG+pdU`y*zV|#Pc`mIIKaipN+i^C9VL}XKp=T%t{FDXxC%N!ODEZ3I7Kl$2V?nfj z?jifT=s}Fdu0HD}2w^^GdjL!r;976_v)M=s-;yW`eHVNuh$Ws6-`Odx#gV$ib%Q$C zBpzYjqT9|hiT%Y37m;PdDFOY4NoZ2sZLs*c6omwYUp!S%_5n!Kj`Z{o+q1Yi1KxJf zY5%k{hlStx^!!9!peovKK~lusB)m}Ma}Y{skw+WFmN_^Vs0C>S&J|5vH~%XUoLQ=8 z2_``+cx^Y?>Axf*-HvYyrA@^DIOa4@A52P2OK5_BEqC9W&q;}5z1sOL6+Fk^vRmJ~ z{_WXwyifaemYMBBNPeFAvvyl?+JF>swlYipR5ER#H~*oI1f;rljMT7M&n_f+J^h9y zq0Oc^&9~Jaz_Mb|&4b!#CD19~{A72ju^T$?WtQP{z32F<^$W#4x%&<;DI-aQ)Msb; zPl2|}bDPvex!TDcpI@@uYST2IG@Fb{rAbxWC7qf z_Ep~yX6I9kezk$~a;xzK_ zcoTyUo^6SOaqh-(+=`GKxcC;xBmNYbbMFxJ0}y(7=Yd>%Eupn=}G`CiVI{Y zwKF;!_RL$myjT=>X^%PhCA~p1)Zk>r4NK20LVEFJkE`JH7_K8McG|T#>J6O10jEU+ z{H0SYjOyAML>m$9pHX|e6Nj5GKATOeCGuVfY0=(P3PlqjtNk(?xBSJ=7TB?Ru>Mr@ z{dT8nqG>m-uDJ5C#*g>=uPR^p*!4gD*u;BpjBcO2!8@!Sp8xvLVQug{$PfEF+a9dj z{T+Uj{T*H=nxCxyc>n0Do`*oZBgw9pzcZnR?_Kwv*IZiW6w+BiZSI z>BB-qV}-6=XHAlfvAyXKFmUp}y?%wj6rDyY0cQDNyNfpP*34Dypp}DdgGef}P2PIb ze_jcg?mn3k%^!Zt=Z5po(@$UA3I`MOFq<=PY2)&Ey?3E{sW^A}H9z#0-|7u)e(c^~ z%aQ5k)6%E=I?hE~+w+pNL@V@L4zm@3!_>0dFQ%1SPyO+VGVd8VGXmX{Jt={3teN7y zDzDnfzwB-ytqQ=rMC%%}sd=cb;bY)CzpINQ%MR)14cwEV`Es*>lq4tr;RkELbwSd8 zSGIo1AsY{0Sj{AT0eS7uez%IDyf6 z=*E=;TPlTGPU9A*JZFmGfBRq0NfLwLfr75j=^w8Hh3y5m;Fe>abw6;+`1tifzup+E zmx=kzKfPp6votvTXtPim9H~#l<7Z#sAFj6IK`%Pw@4vo$;Fv#NKN3CJD%Ho&sd z`j07UW%#N1*quj*syp+$xH(na{DHV}hqpP-jo(#yq;%x&9l7}YvW{8Lk>Zv9gyE)CuT+V@98$C}$u+*zA3K4>3g);}s#&N>=L^N>C?XsXXqyumH? zcb-$*JNSf{b>BDaF`T8!ct!r}xszEDAw47ad%(~$vy}v%F^FYDtd)p`v!1Kv`sl$I zu@jc9U(EV5wy5RkflogCafelHP7EY_CtP&uY^$t#c9u4w+pT-g?#b6@^R`8z*4tw} z*IkOVkNXvKr$o=+d7JahcmHZ8=Re+Y&C(gIG$cc86&&l=%+hh_n6x zKvW+^8aBN5j=r@h+4joXcP^goVfwQ=!N_)3p1a)@?mwJ%o599FZ`XSJ_xd$V=hnn( zc2}0dZ#7-+l7r$KF8GO#5|^Se8}Tg7nWaKjBNt1->SKp$i_-1eM&;{Qb=Wwa&h^Z( zbc|Qw+wY?6>)>@2^rR<&%KpjNN;;BsbmsUXWc?bVJI?>xl#S4{24#+Po#rb-s1>wl z-$K@}QQeud;I&KvtsuD1W!b-R@LGDI23NR@YR1`anKA>++nPby?B9v}_eU>E^Ok z^hMqMG9G;%^DL9w3W77lR=_M9HRIR|jAPHvDq-cK558!nj9N1OT2>zx0bTC`Tkm@G=j$hbV!AVWvtzx>MQ`j+GxUtANvFw^-qFOdY`LsAj~0ZU5kgiw z`I$Qw(7lGwel|Ykn_qc$za+M=XHK0=qlXodtVvmMO@U<^f~2aoSo1#j^Y_SUdDkW9 zWvgY&t(L7=+LlVNzFXF%uwJqM8PR`dmuyxn7yTTh^jpTk4UEIyzMLPsXw%r`F!>I=vLu-~H?}ra{TJvlnk?x3VLr7ms8|PVG_trTdl@hOCcq z*n;DyqM^0v(G`-?Bl_y8OgX1;Sv|Y>)`Qn6L91u~Vqh8}_G?s^9XVah-{pMzT$cSC z2lxA6=laDg?92T0In}Q=aJEjiestgZ-N)}+ac5^v*S@s=Y~KreR;L%)BKmW-h~Dpo zl>W4=>Oz0wdK*&vaj8W6`9Dt$TA`b`VEHt&8f{aK(QxN6_l@VMoQ!WvS~ zPuih!!18Z?*owbee|UE{ji_83(9Z^4U~7Kq<0!F~d*3=e9MLJuHFHY<`pB_0-LPCl z%nKedt0(e(Gm8jcjfbs)kNid7loXZ+-v0}^+8J-SrtI8ze&6&fo;eLlj0itFN3yd4 z`U~37A{X8APhdasw*KjT9K8AED^?tkj+REkxBPW>5Iwd0m-KwWk19m@ z>ZE@Op7on!*&_N9j86An*JYWG@+y4$Eo7@eVQ~@-&|9DB(~%iFLVx&c8>SZLvpS#b zAiCw7>PNqt6z5FQrq0Z6?Th89Bm8Ik9Qw0oSu(RwGT*ZOdbCiY#l}?kOW*3>68acI9kVioOC%Lt$O8EJG}f11t5* ziZbI^3I{YYWhFGztF}H=crGfT^;~U{n`{N$aj?1R92GD0$J&2(#O1j>;3}Qn!#J%YA1YTaH5u!!wR8I%VSl38anlBGdjB@y7D4eAQ&qLFek;j90vFE%($f$j`c-gZ5?clzoUQK zu)4{_vR}4*ewN#>%TC!9(Y2p?dETBtubq7KyV(%^IUAx&w{G7mu7k3z{*dPZbX3NBVa` zEL)B1O7-c!^lgwX8Ek!~KbJ8r@-O&yQB>+SQ|*kuC2H$!UuIFT^vs#|BRFdxj=#VT zq1R4+!OI5e%MH@|H?Hot@~&)gsQR4uxvv-f;ReTv=K8Ge-PIlG)^|R1+Nqbtx%KuBo;I*$BhE5y z*{IG^tm>w``EA|3heZ8oHzeg{IcTl1f1Q$Q39nuoKT6X2?Y<~gO>$oe&z8Wq>wU&G zXUhx5auuNEU(#jYnqO3wLxQroU|3VO?W1kmLcO~AWJ|G&Qbc68PH$#dPjw6J?8Aan za;Dq@o^H|i(DO>jWyev5w%gkhc;?{HHB-({`F9MFh4XS6grM$>bH<;O?oZX2T!J?}?&dH0Nx} zIb(%?_4lu<)+$9eA3FoZ$s(9`oNe~&ZXwJ$7Uzz?{T0#!>`~;k-aPB@(zQaebRPeY zMa!X@iQ&#b9!lFPZAF+kCJJgDw#4kohB=V-T$>+Zay}O}-KheeVX@&R9BzFip)HBA e#%ESPSIWTW4acTdLRl?0KX&U|uY9I&?*9YIe#8X; literal 0 HcmV?d00001 diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/clean.bat b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/clean.bat new file mode 100644 index 00000000..9a939cda --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/clean.bat @@ -0,0 +1,38 @@ +@echo off +del /s *.bak +del /s *.orig +del /s *.rej +del /s *~ +del /s PLLJ_PLLSPE_INFO.txt +rmdir /s /q db +rmdir /s /q incremental_db +rmdir /s /q output_files +rmdir /s /q simulation +rmdir /s /q greybox_tmp +rmdir /s /q hc_output +rmdir /s /q .qsys_edit +rmdir /s /q hps_isw_handoff +rmdir /s /q sys\.qsys_edit +rmdir /s /q sys\vip +cd sys +for /d %%i in (*_sim) do rmdir /s /q "%%~nxi" +cd .. +for /d %%i in (*_sim) do rmdir /s /q "%%~nxi" +del build_id.v +del c5_pin_model_dump.txt +del PLLJ_PLLSPE_INFO.txt +del /s *.qws +del /s *.ppf +del /s *.ddb +del /s *.csv +del /s *.cmp +del /s *.sip +del /s *.spd +del /s *.bsf +del /s *.f +del /s *.sopcinfo +del /s *.xml +del /s new_rtl_netlist +del /s old_rtl_netlist + +pause diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/dottorilog.qpf b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/dottorilog.qpf new file mode 100644 index 00000000..cb45f590 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/dottorilog.qpf @@ -0,0 +1,31 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2012 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II 32-bit +# Version 12.0 Build 178 05/31/2012 SJ Web Edition +# Date created = 13:44:34 August 14, 2017 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "12.0" +DATE = "13:44:34 August 14, 2017" + +# Revisions + +PROJECT_REVISION = "dottorilog" +PROJECT_REVISION = "VGATest" diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/dottorilog.qsf b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/dottorilog.qsf new file mode 100644 index 00000000..cd44f93a --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/dottorilog.qsf @@ -0,0 +1,181 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2013 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II 64-Bit +# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version +# Date created = 22:56:33 September 18, 2018 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# dottorilog_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + + +# Project-Wide Assignments +# ======================== +set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.0 +set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:44:34 AUGUST 14, 2017" +set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1" +set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files +set_global_assignment -name SYSTEMVERILOG_FILE rtl/DottoriLog_mist.sv +set_global_assignment -name VERILOG_FILE rtl/dottori.v +set_global_assignment -name SYSTEMVERILOG_FILE rtl/video_mixer.sv +set_global_assignment -name VERILOG_FILE rtl/scandoubler.v +set_global_assignment -name VERILOG_FILE rtl/ROM.v +set_global_assignment -name VERILOG_FILE rtl/RAM.v +set_global_assignment -name VERILOG_FILE rtl/pll.v +set_global_assignment -name VERILOG_FILE rtl/osd.v +set_global_assignment -name VERILOG_FILE rtl/mist_io.v +set_global_assignment -name SYSTEMVERILOG_FILE rtl/hq2x.sv +set_global_assignment -name VERILOG_FILE rtl/tv80/tv80_reg.v +set_global_assignment -name VERILOG_FILE rtl/tv80/tv80_mcode.v +set_global_assignment -name VERILOG_FILE rtl/tv80/tv80_core.v +set_global_assignment -name VERILOG_FILE rtl/tv80/tv80_alu.v +set_global_assignment -name VERILOG_FILE rtl/tv80/cpu_z80.v +set_global_assignment -name SYSTEMVERILOG_FILE rtl/keyboard.sv + +# Classic Timing Assignments +# ========================== +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL ON + +# Analysis & Synthesis Assignments +# ================================ +set_global_assignment -name FAMILY "Cyclone III" +set_global_assignment -name TOP_LEVEL_ENTITY DottoriLog_mist +set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP +set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144 +set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8 + +# Fitter Assignments +# ================== +set_global_assignment -name DEVICE EP3C25E144C8 +set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL" + +# Assembler Assignments +# ===================== +set_global_assignment -name USE_CONFIGURATION_DEVICE OFF +set_global_assignment -name STRATIX_CONFIGURATION_DEVICE EPCS4 + +# Power Estimation Assignments +# ============================ +set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW" +set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)" + + # start DESIGN_PARTITION(Top) + # --------------------------- + + # Incremental Compilation Assignments + # =================================== +set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_Default -section_id Top +set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_Default -section_id Top +set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_Default -section_id Top +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE1_Default -section_id Top + + # end DESIGN_PARTITION(Top) + # ------------------------- + +# Pin & Location Assignments +# ========================== +set_location_assignment PIN_7 -to LED +set_location_assignment PIN_54 -to CLOCK_27 +set_location_assignment PIN_144 -to VGA_R[5] +set_location_assignment PIN_143 -to VGA_R[4] +set_location_assignment PIN_142 -to VGA_R[3] +set_location_assignment PIN_141 -to VGA_R[2] +set_location_assignment PIN_137 -to VGA_R[1] +set_location_assignment PIN_135 -to VGA_R[0] +set_location_assignment PIN_133 -to VGA_B[5] +set_location_assignment PIN_132 -to VGA_B[4] +set_location_assignment PIN_125 -to VGA_B[3] +set_location_assignment PIN_121 -to VGA_B[2] +set_location_assignment PIN_120 -to VGA_B[1] +set_location_assignment PIN_115 -to VGA_B[0] +set_location_assignment PIN_114 -to VGA_G[5] +set_location_assignment PIN_113 -to VGA_G[4] +set_location_assignment PIN_112 -to VGA_G[3] +set_location_assignment PIN_111 -to VGA_G[2] +set_location_assignment PIN_110 -to VGA_G[1] +set_location_assignment PIN_106 -to VGA_G[0] +set_location_assignment PIN_136 -to VGA_VS +set_location_assignment PIN_119 -to VGA_HS +set_location_assignment PIN_65 -to AUDIO_L +set_location_assignment PIN_80 -to AUDIO_R +set_location_assignment PIN_46 -to UART_TX +set_location_assignment PIN_31 -to UART_RX +set_location_assignment PIN_105 -to SPI_DO +set_location_assignment PIN_88 -to SPI_DI +set_location_assignment PIN_126 -to SPI_SCK +set_location_assignment PIN_127 -to SPI_SS2 +set_location_assignment PIN_91 -to SPI_SS3 +set_location_assignment PIN_90 -to SPI_SS4 +set_location_assignment PIN_13 -to CONF_DATA0 + +# ----------------------------- +# start ENTITY(DottoriLog_mist) + + # start DESIGN_PARTITION(Top) + # --------------------------- + + # Incremental Compilation Assignments + # =================================== +set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top +set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top +set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top + + # end DESIGN_PARTITION(Top) + # ------------------------- + +# end ENTITY(DottoriLog_mist) +# --------------------------- + +# ----------------- +# start ENTITY(top) + +# end ENTITY(top) +# --------------- +set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL" +set_global_assignment -name GENERATE_RBF_FILE ON +set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF +set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON +set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA7_THROUGH_DATA2_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_OTHER_AP_PINS_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall +set_global_assignment -name CDF_FILE output_files/Chain1.cdf +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/DottoriLog_mist.sv b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/DottoriLog_mist.sv new file mode 100644 index 00000000..93876ac6 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/DottoriLog_mist.sv @@ -0,0 +1,124 @@ +module DottoriLog_mist( + output LED, + output [5:0] VGA_R, + output [5:0] VGA_G, + output [5:0] VGA_B, + output VGA_HS, + output VGA_VS, + output AUDIO_L, + output AUDIO_R, + input SPI_SCK, + output SPI_DO, + input SPI_DI, + input SPI_SS2, + input SPI_SS3, + input CONF_DATA0, + input CLOCK_27 +); + +`include "rtl\build_id.sv" + +localparam CONF_STR = { + "DottoriLog;;", + "O34,Scandoubler Fx,None,HQ2x,CRT 25%,CRT 50%;", + "T6,Reset;", + "V,v1.00.",`BUILD_DATE +}; + +wire [31:0] status; +wire [1:0] buttons; +wire [1:0] switches; +wire [9:0] kbjoy; +wire [7:0] joy0, joy1; +wire scandoubler_disable; +wire ypbpr; +wire ps2_kbd_clk, ps2_kbd_data; +wire [7:0] audio; +wire video; + +wire clk_32, clk_8, clk_4; +pll pll +( + .inclk0(CLOCK_27), + .c0(clk_32), + .c1(clk_8), + .c2(clk_4) +); + +dottori dottori ( + .CLK_4M(clk_4), + .RED(r), + .GREEN(g), + .BLUE(b), + .vSYNC(vs), + .hSYNC(hs), + .nRESET(~(status[0] | status[6] | buttons[1])), + .BUTTONS({ ~(kbjoy[5]), //Test Mode + ~(kbjoy[6]), //Start + ~(joy0[5] | joy1[5] | kbjoy[7]), //Button 2 - Pause + ~(joy0[4] | joy1[4] | kbjoy[4]), //Button 1 + ~(joy0[0] | joy1[0] | kbjoy[0]), //Right + ~(joy0[1] | joy1[1] | kbjoy[1]), //Left + ~(joy0[2] | joy1[2] | kbjoy[2]), //Down + ~(joy0[3] | joy1[3] | kbjoy[3])})//Up + ); + +wire hs; +wire vs; + +video_mixer #(.LINE_LENGTH(480), .HALF_DEPTH(1)) video_mixer +( + .clk_sys(clk_32), + .ce_pix(clk_8), + .ce_pix_actual(clk_8), + .SPI_SCK(SPI_SCK), + .SPI_SS3(SPI_SS3), + .SPI_DI(SPI_DI), + .R({r,r,r}), + .G({g,g,g}), + .B({b,b,b}), + .HSync(hs), + .VSync(vs), + .VGA_R(VGA_R), + .VGA_G(VGA_G), + .VGA_B(VGA_B), + .VGA_VS(VGA_VS), + .VGA_HS(VGA_HS), + .scandoubler_disable(scandoubler_disable), + .scanlines(scandoubler_disable ? 2'b00 : {status[4:3] == 3, status[4:3] == 2}), + .hq2x(status[4:3]==1), + .ypbpr_full(1), + .line_start(0), + .mono(1) +); + +mist_io #(.STRLEN(($size(CONF_STR)>>3))) mist_io +( + .clk_sys (clk_32 ), + .conf_str (CONF_STR ), + .SPI_SCK (SPI_SCK ), + .CONF_DATA0 (CONF_DATA0 ), + .SPI_SS2 (SPI_SS2 ), + .SPI_DO (SPI_DO ), + .SPI_DI (SPI_DI ), + .buttons (buttons ), + .switches (switches ), + .scandoubler_disable(scandoubler_disable), + .ypbpr (ypbpr ), + .ps2_kbd_clk (ps2_kbd_clk ), + .ps2_kbd_data (ps2_kbd_data ), + .joystick_0 (joy0 ), + .joystick_1 (joy1 ), + .status (status ) +); + +keyboard keyboard( + .clk(clk_32), + .reset(), + .ps2_kbd_clk(ps2_kbd_clk), + .ps2_kbd_data(ps2_kbd_data), + .joystick(kbjoy) + ); + + +endmodule diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/RAM.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/RAM.v new file mode 100644 index 00000000..06d2471e --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/RAM.v @@ -0,0 +1,170 @@ +// megafunction wizard: %RAM: 1-PORT% +// GENERATION: STANDARD +// VERSION: WM1.0 +// MODULE: altsyncram + +// ============================================================ +// File Name: RAM.v +// Megafunction Name(s): +// altsyncram +// +// Simulation Library Files(s): +// altera_mf +// ============================================================ +// ************************************************************ +// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +// +// 12.0 Build 178 05/31/2012 SJ Web Edition +// ************************************************************ + + +//Copyright (C) 1991-2012 Altera Corporation +//Your use of Altera Corporation's design tools, logic functions +//and other software and tools, and its AMPP partner logic +//functions, and any output files from any of the foregoing +//(including device programming or simulation files), and any +//associated documentation or information are expressly subject +//to the terms and conditions of the Altera Program License +//Subscription Agreement, Altera MegaCore Function License +//Agreement, or other applicable license agreement, including, +//without limitation, that your use is for the sole purpose of +//programming logic devices manufactured by Altera and sold by +//Altera or its authorized distributors. Please refer to the +//applicable agreement for further details. + + +// synopsys translate_off +`timescale 1 ps / 1 ps +// synopsys translate_on +module RAM ( + address, + clock, + data, + wren, + q); + + input [10:0] address; + input clock; + input [7:0] data; + input wren; + output [7:0] q; +`ifndef ALTERA_RESERVED_QIS +// synopsys translate_off +`endif + tri1 clock; +`ifndef ALTERA_RESERVED_QIS +// synopsys translate_on +`endif + + wire [7:0] sub_wire0; + wire [7:0] q = sub_wire0[7:0]; + + altsyncram altsyncram_component ( + .address_a (address), + .clock0 (clock), + .data_a (data), + .wren_a (wren), + .q_a (sub_wire0), + .aclr0 (1'b0), + .aclr1 (1'b0), + .address_b (1'b1), + .addressstall_a (1'b0), + .addressstall_b (1'b0), + .byteena_a (1'b1), + .byteena_b (1'b1), + .clock1 (1'b1), + .clocken0 (1'b1), + .clocken1 (1'b1), + .clocken2 (1'b1), + .clocken3 (1'b1), + .data_b (1'b1), + .eccstatus (), + .q_b (), + .rden_a (1'b1), + .rden_b (1'b1), + .wren_b (1'b0)); + defparam + altsyncram_component.clock_enable_input_a = "BYPASS", + altsyncram_component.clock_enable_output_a = "BYPASS", + altsyncram_component.intended_device_family = "Cyclone II", + altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO", + altsyncram_component.lpm_type = "altsyncram", + altsyncram_component.numwords_a = 2048, + altsyncram_component.operation_mode = "SINGLE_PORT", + altsyncram_component.outdata_aclr_a = "NONE", + altsyncram_component.outdata_reg_a = "UNREGISTERED", + altsyncram_component.power_up_uninitialized = "FALSE", + altsyncram_component.widthad_a = 11, + altsyncram_component.width_a = 8, + altsyncram_component.width_byteena_a = 1; + + +endmodule + +// ============================================================ +// CNX file retrieval info +// ============================================================ +// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" +// Retrieval info: PRIVATE: AclrAddr NUMERIC "0" +// Retrieval info: PRIVATE: AclrByte NUMERIC "0" +// Retrieval info: PRIVATE: AclrData NUMERIC "0" +// Retrieval info: PRIVATE: AclrOutput NUMERIC "0" +// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0" +// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8" +// Retrieval info: PRIVATE: BlankMemory NUMERIC "1" +// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0" +// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0" +// Retrieval info: PRIVATE: Clken NUMERIC "0" +// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1" +// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0" +// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A" +// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0" +// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone II" +// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" +// Retrieval info: PRIVATE: JTAG_ID STRING "NONE" +// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" +// Retrieval info: PRIVATE: MIFfilename STRING "" +// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "2048" +// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3" +// Retrieval info: PRIVATE: RegAddr NUMERIC "1" +// Retrieval info: PRIVATE: RegData NUMERIC "1" +// Retrieval info: PRIVATE: RegOutput NUMERIC "0" +// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +// Retrieval info: PRIVATE: SingleClock NUMERIC "1" +// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1" +// Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0" +// Retrieval info: PRIVATE: WidthAddr NUMERIC "11" +// Retrieval info: PRIVATE: WidthData NUMERIC "8" +// Retrieval info: PRIVATE: rden NUMERIC "0" +// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS" +// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS" +// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone II" +// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO" +// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" +// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "2048" +// Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT" +// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE" +// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED" +// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE" +// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "11" +// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8" +// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1" +// Retrieval info: USED_PORT: address 0 0 11 0 INPUT NODEFVAL "address[10..0]" +// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock" +// Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]" +// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]" +// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren" +// Retrieval info: CONNECT: @address_a 0 0 11 0 address 0 0 11 0 +// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0 +// Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0 +// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0 +// Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0 +// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.v TRUE +// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.inc FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.cmp FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL RAM.bsf FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL RAM_inst.v FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL RAM_bb.v TRUE +// Retrieval info: LIB_FILE: altera_mf diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/ROM.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/ROM.v new file mode 100644 index 00000000..8b8c7b30 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/ROM.v @@ -0,0 +1,162 @@ +// megafunction wizard: %ROM: 1-PORT% +// GENERATION: STANDARD +// VERSION: WM1.0 +// MODULE: altsyncram + +// ============================================================ +// File Name: ROM.v +// Megafunction Name(s): +// altsyncram +// +// Simulation Library Files(s): +// altera_mf +// ============================================================ +// ************************************************************ +// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +// +// 12.0 Build 178 05/31/2012 SJ Web Edition +// ************************************************************ + + +//Copyright (C) 1991-2012 Altera Corporation +//Your use of Altera Corporation's design tools, logic functions +//and other software and tools, and its AMPP partner logic +//functions, and any output files from any of the foregoing +//(including device programming or simulation files), and any +//associated documentation or information are expressly subject +//to the terms and conditions of the Altera Program License +//Subscription Agreement, Altera MegaCore Function License +//Agreement, or other applicable license agreement, including, +//without limitation, that your use is for the sole purpose of +//programming logic devices manufactured by Altera and sold by +//Altera or its authorized distributors. Please refer to the +//applicable agreement for further details. + + +// synopsys translate_off +`timescale 1 ps / 1 ps +// synopsys translate_on +module ROM ( + address, + clock, + q); + + input [11:0] address; + input clock; + output [7:0] q; +`ifndef ALTERA_RESERVED_QIS +// synopsys translate_off +`endif + tri1 clock; +`ifndef ALTERA_RESERVED_QIS +// synopsys translate_on +`endif + + wire [7:0] sub_wire0; + wire [7:0] q = sub_wire0[7:0]; + + altsyncram altsyncram_component ( + .address_a (address), + .clock0 (clock), + .q_a (sub_wire0), + .aclr0 (1'b0), + .aclr1 (1'b0), + .address_b (1'b1), + .addressstall_a (1'b0), + .addressstall_b (1'b0), + .byteena_a (1'b1), + .byteena_b (1'b1), + .clock1 (1'b1), + .clocken0 (1'b1), + .clocken1 (1'b1), + .clocken2 (1'b1), + .clocken3 (1'b1), + .data_a ({8{1'b1}}), + .data_b (1'b1), + .eccstatus (), + .q_b (), + .rden_a (1'b1), + .rden_b (1'b1), + .wren_a (1'b0), + .wren_b (1'b0)); + defparam + altsyncram_component.clock_enable_input_a = "BYPASS", + altsyncram_component.clock_enable_output_a = "BYPASS", +`ifdef NO_PLI + altsyncram_component.init_file = "dottori.rif" +`else + altsyncram_component.init_file = "dottori.hex" +`endif +, + altsyncram_component.intended_device_family = "Cyclone II", + altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO", + altsyncram_component.lpm_type = "altsyncram", + altsyncram_component.numwords_a = 4096, + altsyncram_component.operation_mode = "ROM", + altsyncram_component.outdata_aclr_a = "NONE", + altsyncram_component.outdata_reg_a = "UNREGISTERED", + altsyncram_component.widthad_a = 12, + altsyncram_component.width_a = 8, + altsyncram_component.width_byteena_a = 1; + + +endmodule + +// ============================================================ +// CNX file retrieval info +// ============================================================ +// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" +// Retrieval info: PRIVATE: AclrAddr NUMERIC "0" +// Retrieval info: PRIVATE: AclrByte NUMERIC "0" +// Retrieval info: PRIVATE: AclrOutput NUMERIC "0" +// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0" +// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8" +// Retrieval info: PRIVATE: BlankMemory NUMERIC "0" +// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0" +// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0" +// Retrieval info: PRIVATE: Clken NUMERIC "0" +// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0" +// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A" +// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0" +// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone II" +// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" +// Retrieval info: PRIVATE: JTAG_ID STRING "NONE" +// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" +// Retrieval info: PRIVATE: MIFfilename STRING "dottori.hex" +// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "4096" +// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +// Retrieval info: PRIVATE: RegAddr NUMERIC "1" +// Retrieval info: PRIVATE: RegOutput NUMERIC "0" +// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +// Retrieval info: PRIVATE: SingleClock NUMERIC "1" +// Retrieval info: PRIVATE: UseDQRAM NUMERIC "0" +// Retrieval info: PRIVATE: WidthAddr NUMERIC "12" +// Retrieval info: PRIVATE: WidthData NUMERIC "8" +// Retrieval info: PRIVATE: rden NUMERIC "0" +// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS" +// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS" +// Retrieval info: CONSTANT: INIT_FILE STRING "dottori.hex" +// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone II" +// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO" +// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" +// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "4096" +// Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM" +// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE" +// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED" +// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "12" +// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8" +// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1" +// Retrieval info: USED_PORT: address 0 0 12 0 INPUT NODEFVAL "address[11..0]" +// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock" +// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]" +// Retrieval info: CONNECT: @address_a 0 0 12 0 address 0 0 12 0 +// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0 +// Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0 +// Retrieval info: GEN_FILE: TYPE_NORMAL ROM.v TRUE +// Retrieval info: GEN_FILE: TYPE_NORMAL ROM.inc FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL ROM.cmp FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL ROM.bsf FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL ROM_inst.v FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL ROM_bb.v TRUE +// Retrieval info: LIB_FILE: altera_mf diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/build_id.sv b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/build_id.sv new file mode 100644 index 00000000..6efa26c3 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/build_id.sv @@ -0,0 +1,2 @@ +`define BUILD_DATE "180816" +`define BUILD_TIME "200421" diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/build_id.tcl b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/build_id.tcl new file mode 100644 index 00000000..189e97c8 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/build_id.tcl @@ -0,0 +1,35 @@ +# ================================================================================ +# +# Build ID Verilog Module Script +# Jeff Wiencrot - 8/1/2011 +# +# Generates a Verilog module that contains a timestamp, +# from the current build. These values are available from the build_date, build_time, +# physical_address, and host_name output ports of the build_id module in the build_id.v +# Verilog source file. +# +# ================================================================================ + +proc generateBuildID_Verilog {} { + + # Get the timestamp (see: http://www.altera.com/support/examples/tcl/tcl-date-time-stamp.html) + set buildDate [ clock format [ clock seconds ] -format %y%m%d ] + set buildTime [ clock format [ clock seconds ] -format %H%M%S ] + + # Create a Verilog file for output + set outputFileName "sys/build_id.sv" + set outputFile [open $outputFileName "w"] + + # Output the Verilog source + puts $outputFile "`define BUILD_DATE \"$buildDate\"" + puts $outputFile "`define BUILD_TIME \"$buildTime\"" + close $outputFile + + # Send confirmation message to the Messages window + post_message "Generated build identification Verilog module: [pwd]/$outputFileName" + post_message "Date: $buildDate" + post_message "Time: $buildTime" +} + +# Comment out this line to prevent the process from automatically executing when the file is sourced: +generateBuildID_Verilog \ No newline at end of file diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/dottori.hex b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/dottori.hex new file mode 100644 index 00000000..444e0597 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/dottori.hex @@ -0,0 +1,257 @@ +:10000000F3310088ED561833D55F1600197ED1C93B +:10001000E52A01867C0F0FAC0FAD0F0F0F0FAD1F40 +:10002000ED6A2003213C73ED5FAD220186E1C9FF3B +:10003000FFFFFFFFFFFFF7A9C300012100801101AF +:100040008001FF073600EDB03EB8D3000600210066 +:100050008011000834231B7BB220F910F1210080AD +:100060001100087EA72008231B7BB220F618053E4E +:1000700001320086210000010010CD18012A36004F +:10008000A7ED521805210086CBCE210206CD7F02B6 +:10009000211B06CD7F023A0086118882213406CBCF +:1000A000472803215206F5CD8302F11188832134BC +:1000B00006CB4F2803215206F5CD8302F1A720FE7F +:1000C0003E8732038621808211818201000336003F +:1000D000EDB0CD4701AF32088632CC863C32CD86BA +:1000E0003E8032CF86FB310088CD1602CD4701CD50 +:1000F0004509CD2D02CDD102CD5A04CD520518E5CA +:10010000F5C5D5E5DDE5FDE5CD5B01CDAC0AFDE14D +:10011000DDE1E1D1C1F1FBC9110000E5D5113600E7 +:10012000A7ED52D1E12004232318167BAE5F7A237A +:10013000AE5723CB3ACB1B30087AEE88577BEE10B4 +:100140005F0B78B120D5C9210486DB002F5677AA32 +:100150005F7A2FA323777AA32377C92103867ECBE7 +:100160007FC8CBBFD30077C93A0886A72804D60337 +:100170003805060010FEC9DD2100871120000604A5 +:10018000C5D5060521FB08DD7E0786FEC0C5E5DD79 +:10019000E5DCAE03DDE1E1C12310ECD1C1DD1910D6 +:1001A000DFDD210087FD21DD08DD7E061106000F61 +:1001B0003804FD1918F9CDD4011120000603FD21E2 +:1001C000F508DD19DD7E08DDB609C5D5C4D401D139 +:1001D000C110EBC9DD7E01D60347CB38CB38CB3815 +:1001E000E6074FDD7E03D6036F2600292929291152 +:1001F000008058190606FD5E00160079A72807CB77 +:100200003BCB1A3D20F97EB377237EB277FD2311D5 +:100210000F001910E1C9210786CB7E28FC3600C9E2 +:100220003A0586CB7FC821038634CBFEC93A0586C2 +:10023000CB6F2009210986CB46C8C3E5002109867A +:1002400034CB46CA4E023E01CD5602C3E500CD6313 +:10025000023A0A861805F5CD6302F1A7C47702CDEC +:100260009D02C921C582110A000E1406063600231C +:1002700010FB190D20F5C921690687CF23666F5E33 +:100280002356234E237E23EBE547F51A77F11323FC +:1002900010F8E1D511100019D10D20ECC93A0886EB +:1002A000A7C83ACD86E6F028070F118983CDBB0297 +:1002B0003ACD86E60F878787118A834F060021454E +:1002C0000709EB0608C51A771301100009C110F5DC +:1002D000C93A088621DD0287CF23666FE9E502224D +:1002E0000339036E033A0486CB77201B21CF867E29 +:1002F000C604770E00F2FA020E02210A867EB9C801 +:1003000071CD4E02C3E500F3CD7E03CD0C04FB3E60 +:10031000013208863E3C32CF863E03320A86CD4EFD +:1003200002C921CF8635C03E02320886AF32CE8662 +:100330003E04320A86CD4E02C93A0B86A72016210A +:10034000CC867E3CFE0B300177233E018627CA0710 +:100350000377C307033ACE86A7C83E033208862137 +:10036000010922CF863E00320A86CD4E02C921CF36 +:100370008635C036102335CAD500CD4A04C93EA8FB +:10038000110B86121321950701C000EDB0DD210C81 +:10039000862100800E0CE50610C5E5CDC003E1C145 +:1003A00023DD2310F4E1118000190D20E9C9FE7945 +:1003B000C8FE7AC8DD210C865F1600DD19CDFA0370 +:1003C000111000DD46000E00CB5820020E01CB506C +:1003D0002002CBF9AFCB4020013DB17719711971E3 +:1003E00019AFCB6828023E18B177197719711971C6 +:1003F00019AFCB4820013DB177C9F5E6F06F260073 +:10040000292929F1E60F1100805F19C9DD2155085E +:100410001100870604C5DD6E00DD6601012000EDD8 +:10042000B0C1DD23DD2310ED3ACC86878787217D9F +:1004300008CFDD21088711200006047EDD77002328 +:100440007EDD770123DD1910F2C92100800100064D +:100450007E2F77230B78B120F7C93A0886FE02C0B9 +:10046000DD210087DD7E01E607FE042058DD7E03E6 +:10047000E607FE04204FDD7E00DDB6022047DD7E6C +:1004800007219507CF3A04864FDD7E0647E6033EF7 +:100490000328023E0CA6A1202178A6A1202778A639 +:1004A0002023CB66280ADD360400DD360500181B44 +:1004B00078E6033E0328023E0CA6DD7706DD360013 +:1004C00000DD360200CDCF04CDEB04CD3705C921C8 +:1004D0008000DD7E00DDB602200A3A0486CB672864 +:1004E00003210001DD7504DD7405C9DD6E04DD66E0 +:1004F00005DD7E064FE60528077D2F6F7C2F6723DD +:1005000011000079E60C2003110200DDE5DD19DDA4 +:100510005E00DD560119DD7500DD7401DDE1CD22DF +:1005200005C9DD7E01CB3FCB3FCB3F4FDD7E03E6F0 +:10053000F88781DD7707C9DD7E01D602E607FE0573 +:10054000D0DD7E07210C86CFCB6EC8CBAE210B86CB +:1005500035C9DD2120870603C5CD6505C111200001 +:10056000DD1910F4C93A0886FE02C0DD6E08DD66AA +:10057000097DB4C8DD7E01E607FE042034DD7E037C +:10058000E607FE04202BDD7E00DDB6022023DD7EA3 +:1005900007219507CF4F210009111000DD7E060FBE +:1005A00038031918FAD7E60BCF7EA12328FBDD7795 +:1005B00006CDBB05CDEB04CDC805C9DD6E08DD66F3 +:1005C00009DD7504DD7405C92A0087DD5E00DD568E +:1005D00001A7ED52110006197CB5C811000CA7ED5A +:1005E00052D02A0287DD5E02DD5603A7ED521100CC +:1005F00006197CB5C811000CA7ED52D03E0132CED1 +:1006000086C9848207037C0000420000423C767C5D +:100610000449483C49444449423A49848307037C9D +:100620000000420000423C767C4249484249444234 +:1006300049423C4907041C00000222000002403CE1 +:100640003C3A4E42424642424242224242461C3CD0 +:100650003C3A07037C0002220002223C3A3C04465A +:10066000223C422244467C3A3A00007306A106FF2F +:100670000633070583070607C18423C7E004224425 +:1006800024240004242424040007C7E423C780048E +:100690000424202400040424242400040423C3C7C5 +:1006A000E0C5820F06007C000040000042000040D0 +:1006B000000042423E5C00007C424062000040423A +:1006C0003C420000404602420000403A7C420000AA +:1006D000000000000003C10000010004210000012F +:1006E000000407C3C5C7C003C100462100002103A1 +:1006F000C4010004212444012003C0C3A400C00598 +:1007000083080607C0000020000420000020000429 +:1007100023C3C3A42007C4204464200487E3C42463 +:10072000600444044463A00423C3A3A02000000089 +:100730000003C0078307021C002200403C4E4242D7 +:100740004222421E3C3C42465A62423C0008182863 +:100750000808083E003C42020C30407E003C420249 +:100760001C02423C00040C14247E0404007E4078E9 +:1007700004024438001C20407C42423C007E42047B +:1007800008101010003C42423C42423C003C4242B5 +:100790003E020438002A7E2C2C2C2C2C7E2C2C2C57 +:1007A0002C2C2C7E267BEF7E2C2C2C2CEF2C2C2C16 +:1007B0002C2C7EEF77237BEF7E2C2C2CEF2C2C2CFB +:1007C0002C7EEF772323237BEF2C2C2CEF2C2C2C4F +:1007D0002CEF772323232323232A2C2C7D2C2C2C32 +:1007E000262323232323232323230F0F0F0F0F0F4E +:1007F000232323232323232323230F0F0F0F0F0F41 +:10080000232323232323232323230F0F0F0F0F0F30 +:100810002323232323232323297D7E7E7E7E7E7E26 +:100820007D252323232323292C2CEFEFCFCFEFEF9C +:100830002C2C25232323292C2C2CEFEFCFCFEFEFCB +:100840002C2C2C2523292C2C2C2C7D7D5D5D7D7D55 +:100850002C2C2C2C255D0865086D087508004400BB +:100860005C000008B8003A005C000004B7003A00E1 +:1008700054000004A7003A004C0000049780008058 +:1008800000000000008000000100000000800080E7 +:100890000080000000800000018000000080000057 +:1008A00001000100008000800080008000800000C6 +:1008B00001800080008000000100018000800000B5 +:1008C0000100010001800000020000000080000023 +:1008D00002000200008000000200020002303048E6 +:1008E0004884848484484830300C30C0C0300CC008 +:1008F000300C0C30C0844830304884F0FF000110C8 +:1009000001040801040800000108040108040000B3 +:10091000020408020408000002080402080400009F +:1009200004010204010200000402010402010000AB +:10093000080102080102000008020108020100008B +:10094000FF0000D67C3AF086A7C281093A0586CB23 +:100950007FC821F1863603233A0386F6807721F09B +:10096000863602AF3208863E87320386110000CDFC +:100970009D0BDD21BE0B0103063E09CD440BC3E5F3 +:100980000021500C3AF086CF23666FE9210586CB13 +:1009900076C43A0BCB7ECAE5003E0432F08621567F +:1009A0000C3AF18687CF23666FE9215E0C3AF18617 +:1009B00087CF23666FE93AF286080640210000F3EC +:1009C000310088E5E5E5E5E5E5E5E5E5E5E5E5E5CD +:1009D000E5E5E510EE060021008011000834231B38 +:1009E0007AB320F910F1210080110008AFB6C2F9E6 +:1009F00009231B7AB320F518053E01320086310029 +:100A00000021000001A004D1190B78B120F9ED5BA1 +:100A10004309ED520819082805210086CBCE21F0A4 +:100A2000863604233600230877310088DD212B0C1D +:100A30000102073E09CD440BDD21450C3A0086CB6F +:100A4000472804DD214A0C110908CD530BDD21454F +:100A50000C3A0086CB4F2800110905CD530BCD472A +:100A600001FBC3E500110000CD9D0BDD21F10B0161 +:100A7000020A3E0BCD440BC3E50011FFFFCD9D0BD9 +:100A8000C3E50021F0863600233600237E3203863C +:100A9000110000CD9D0BC3E5003A0586CB7FCAE56A +:100AA000003E0232F086CD3A0BC35E09210786353F +:100AB0003AF086A7CA6801FE02CAC80A21640C3A45 +:100AC000F18687CF23666FE90604DD214E0C3AF1EB +:100AD000864F3E0490B9CADD0ADD21500CC53E099F +:100AE00090571E02CD530BC110E0C9060010FEC97D +:100AF0003ABC0BCD900B3E01D3003ABD0BCD900B11 +:100B00003E02D3003ABD0BCD900B3E04D3003ABD5C +:100B10000BCD900B3E07D300C906083A0486DD21B1 +:100B2000230C07DA2A0BDD21270CF5C53E0B905765 +:100B30001E0ACD530BC1F110E5C93AF1863CE6031C +:100B400032F186C9F5C5905759CD530BDD23C1F15C +:100B500010F2C926006A16002929292929292919EC +:100B600011008019E5FDE1DD7E00A7C8C6C10707B9 +:100B7000075F1600216A0C19EBFDE5E10608C51AAE +:100B8000137701100009C110F5FD23DD23C3670BA6 +:100B9000472102002B7DB4C2940B10F5C906302109 +:100BA000000039F3310086D5D5D5D5D5D5D5D5D5E5 +:100BB000D5D5D5D5D5D5D510EEF9FBC9E09440549F +:100BC000455354404D4F444500004D454D4F5259FB +:100BD000405445535400494E505554405445535485 +:100BE00000433F523F5440544553540045584954E4 +:100BF00000494E50555440544553540000544553F9 +:100C0000540053544152540053575C0053575B00F7 +:100C10005249474854004C45465400444F574E00F3 +:100C20005550004F4E40004F4646004D454D4F52E7 +:100C300059405445535400000040524F4D000000AD +:100C40004052414D00474F4F4400424144005D0037 +:100C500040008C09AA09B609650A7A0A830A990A2A +:100C6000990A990AEB0A190BF00A0000000000002B +:100C70000040000000000000000000182442427EF6 +:100C80004242007C42427C42427C003C4240404026 +:100C9000423C007C42424242427C007E40407840DE +:100CA000407E007E404078404040003C42404E4202 +:100CB000423C004242427E424242003E080808084E +:100CC000083E003E08080808483000222428302842 +:100CD0002422004040404040407E0042665A42424A +:100CE0004242004262525A4A4642003C424242421A +:100CF000423C007C42427C404040003C4242424AEE +:100D0000563D007C42427C444242003C42403C0210 +:100D1000423C007C1010101010100042424242422F +:100D2000423C004242424224181800424242425A87 +:100D30003C24006322140814226300412214080892 +:100D40000808007E02041820407E000818380808B1 +:100D5000083C003C42021C20407E0060180406044F +:100D60001860FFFFFFFFFFFFFFFFFFFFFFFFFFFF19 +:100D7000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83 +:100D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73 +:100D9000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63 +:100DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53 +:100DB000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43 +:100DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33 +:100DD000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23 +:100DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13 +:100DF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 +:100E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2 +:100E1000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2 +:100E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2 +:100E3000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2 +:100E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2 +:100E5000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2 +:100E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92 +:100E7000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82 +:100E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72 +:100E9000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF62 +:100EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF52 +:100EB000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF42 +:100EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32 +:100ED000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22 +:100EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12 +:100EF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02 +:100F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1 +:100F1000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1 +:100F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1 +:100F3000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1 +:100F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1 +:100F5000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1 +:100F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91 +:100F7000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81 +:100F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71 +:100F9000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61 +:100FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51 +:100FB000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41 +:100FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31 +:100FD000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21 +:100FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11 +:100FF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01 +:00000001FF diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/dottori.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/dottori.v new file mode 100644 index 00000000..e2c75a3e --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/dottori.v @@ -0,0 +1,200 @@ +// DottoriLog: A Verilog implementation of Sega's Dottori-Kun +// 2017 Furrtek - Public domain +// Written based on information from Chris Covell + +module dottori( + input CLK_4M, + output RED, + output GREEN, + output BLUE, + output vSYNC, + output hSYNC, + input nRESET, + input [7:0] BUTTONS +); + +wire [7:0] DATA_BUS; // Z80 +wire [15:0] ADDRESS_BUS; // Z80 +wire [7:0] ROM_DATA; +wire [7:0] RAM_DATA_OUT; +wire [10:0] RAM_ADDRESS_BUS; // Multiplexed (Z80 and render) + +wire nZ80MEMRD; // Low when Z80 reads any memory +wire nLD; // Pulse low @2MHz when Z80 is stalled (read from VRAM) +wire nVRAMWREN; // Low when Z80 is running, allows writing +wire nRAM_RD; // Gated Z80 RAM read +wire nINPUTS_RD; // Low when Z80 reads inputs (port read) +wire nRD, nMREQ, nWR, nIORQ; // Z80 +wire nCLK_4M, n4M_4, n4M_8, n4M_16, n4M_32, n4M_64, CLK_4M_128, n4M_128, n4M_1024, n4M_2048; +wire n4M_4096, n4M_8192, CLK_4M_16384, n4M_16384, CLK_4M_32768, n4M_32768; +wire nH_SYNC, V_SYNC; +wire IC16_11, LS08_6, PIXEL; +wire LS10_12, IC4_4, IC10_14; + +reg [5:0] PAL_LATCH; // Foreground and background colors +reg [7:0] SHIFT_REG; // 8-pixel line +reg VRAMWREN; +reg nINT; // Z80 +reg [3:0] COUNT_IC10; // 4-bit counters +reg [3:0] COUNT_IC11; +reg [3:0] COUNT_IC12; +reg [3:0] COUNT_IC13; + +// Half clock delay (125ns) +ROM MEM_ROM(ADDRESS_BUS[11:0], ~CLK_4M, ROM_DATA); + +// Half clock delay (125ns) +RAM MEM_RAM(RAM_ADDRESS_BUS, CLK_4M, DATA_BUS, ~nRAM_WR, RAM_DATA_OUT); + +assign DATA_BUS = (~nRAM_RD & nRAM_WR & nLD & ADDRESS_BUS[15] & ~nZ80MEMRD) ? RAM_DATA_OUT : // RAM read + (~ADDRESS_BUS[15] & ~nZ80MEMRD) ? ROM_DATA : // ROM read + (~nINPUTS_RD) ? BUTTONS : 8'bzzzzzzzz; // Inputs read + +// IC5, IC4: RAM/VRAM write decode and gate +assign nRAM_WR = ~&{ADDRESS_BUS[15], VRAMWREN, ~|{nMREQ, nWR}}; + +// IC14, IC15, IC16: RAM Z80/Render address switch +assign RAM_ADDRESS_BUS = nLD ? ADDRESS_BUS[10:0] : + {IC16_11, CLK_4M_32768, n4M_16384, n4M_8192, n4M_4096, + n4M_2048, n4M_1024, n4M_128, n4M_64, n4M_32, n4M_16}; + +// IC16: Z80 RAM read gate +assign nRAM_RD = nLD ? nZ80MEMRD : 1'b0; + +// IC6: V-Sync generation +assign V_SYNC = LS08_6 & n4M_4096 & n4M_8192; + +// IC3: Z80 memory and port access +assign nZ80MEMRD = nRD | nMREQ; +assign nINPUTS_RD = nRD | nIORQ; +assign nIOWR = nWR | nIORQ; + +// IC17: Front/back color latch +always @(posedge nIOWR or negedge nRESET) +begin + if (!nRESET) + PAL_LATCH <= 6'd0; + else + PAL_LATCH <= DATA_BUS[5:0]; +end + +// IC21: Pixel and sync gate +assign {RED, GREEN, BLUE} = !nH_SYNC ? 3'b000 : PIXEL ? PAL_LATCH[2:0] : PAL_LATCH[5:3]; // 3'd7 : 3'd0; +assign vSYNC = V_SYNC;// ? 1'b0 : nH_SYNC; +assign hSYNC = !nH_SYNC; +// IC22: Pixel line serializer +always @(posedge nCLK_4M) +begin + if (!nLD) + SHIFT_REG <= RAM_DATA_OUT; + else + SHIFT_REG <= {SHIFT_REG[6:0], 1'b0}; +end +assign PIXEL = SHIFT_REG[7]; + +// IC7, IC5: H-Sync generation +assign nH_SYNC = ~(CLK_4M_128 & ~LS10_12); + +// IC3: Z80 clock gate during VRAM read +assign CLK_Z80 = CLK_4M | nVRAMWREN; + +// IC9B: VRAM write allow signal generation +always @(posedge CLK_4M or negedge nRESET) +begin + if (!nRESET) + VRAMWREN <= 1'b0; + else + VRAMWREN <= ~(~(n4M_8 | n4M_4) & IC4_4); +end +assign nVRAMWREN = ~VRAMWREN; + +// IC7: Pixel line load signal +assign nLD = ~(nVRAMWREN & IC10_14); + +// IC10: Pixel counter 1 +always @(posedge nCLK_4M or negedge nRESET) +begin + if (!nRESET) + COUNT_IC10 <= 4'd0; + else + COUNT_IC10 <= COUNT_IC10 + 1'b1; +end +assign IC10_14 = COUNT_IC10[0]; +assign n4M_4 = COUNT_IC10[1]; +assign n4M_8 = COUNT_IC10[2]; +assign n4M_16 = COUNT_IC10[3]; +assign CARRY_A = &{COUNT_IC10}; + +// IC11: Pixel counter 2 +always @(posedge nCLK_4M or negedge nRESET) +begin + if (!nRESET) + COUNT_IC11 <= 4'd0; + else + if (CARRY_A) COUNT_IC11 <= COUNT_IC11 + 1'b1; +end +assign n4M_32 = COUNT_IC11[0]; +assign n4M_64 = COUNT_IC11[1]; +assign n4M_128 = COUNT_IC11[2]; +assign n4M_256 = COUNT_IC11[3]; + +// IC12: Line counter 1 +always @(posedge n4M_128 or negedge nRESET) +begin + if (!nRESET) + COUNT_IC12 <= 4'd0; + else + if (n4M_256) COUNT_IC12 <= COUNT_IC12 + 1'b1; +end +//assign n4M_512 = COUNT_IC12[0]; +assign n4M_1024 = COUNT_IC12[1]; +assign n4M_2048 = COUNT_IC12[2]; +assign n4M_4096 = COUNT_IC12[3]; +assign CARRY_B = &{COUNT_IC12, n4M_256}; + +// IC13: Line counter 2 +always @(posedge n4M_128 or negedge nRESET) +begin + if (!nRESET) + COUNT_IC13 <= 4'd0; + else + if (CARRY_B) COUNT_IC13 <= COUNT_IC13 + 1'b1; +end +assign n4M_8192 = COUNT_IC13[0]; +assign n4M_16384 = COUNT_IC13[1]; +assign n4M_32768 = COUNT_IC13[2]; +assign n4M_65536 = COUNT_IC13[3]; +assign CARRY_C = &{COUNT_IC13, CARRY_B}; + +// IC9A: Z80 interrupt (V-Blank) generator +always @(posedge n4M_128) + nINT <= ~CARRY_C; + +// IC6 (wrong name, "IC16_11" should be "IC6_11") +assign IC16_11 = n4M_32768 & n4M_65536; + +// IC8 +assign nCLK_4M = ~CLK_4M; +assign CLK_4M_128 = ~n4M_128; +assign CLK_4M_16384 = ~n4M_16384; +assign CLK_4M_32768 = ~n4M_32768; + +// IC4 +assign IC4_1 = ~(n4M_32768 | n4M_65536); +assign IC4_4 = ~(IC4_1 | n4M_256); + +// IC5: Used for H-Sync +assign LS10_12 = ~&{n4M_32, n4M_64, n4M_256}; + +// IC6: Used for V-Sync +assign LS08_6 = IC4_1 & CLK_4M_16384; + +// IC1: Best CPU :) +cpu_z80 CPU(CLK_Z80, nRESET, + DATA_BUS, + ADDRESS_BUS, + nIORQ, nMREQ, + nRD, nWR, + nINT, 1'b1); + +endmodule diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/hq2x.sv b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/hq2x.sv new file mode 100644 index 00000000..f17732b6 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/hq2x.sv @@ -0,0 +1,454 @@ +// +// +// Copyright (c) 2012-2013 Ludvig Strigeus +// Copyright (c) 2017 Sorgelig +// +// This program is GPL Licensed. See COPYING for the full license. +// +// +//////////////////////////////////////////////////////////////////////////////////////////////////////// + +// synopsys translate_off +`timescale 1 ps / 1 ps +// synopsys translate_on + +`define BITS_TO_FIT(N) ( \ + N <= 2 ? 0 : \ + N <= 4 ? 1 : \ + N <= 8 ? 2 : \ + N <= 16 ? 3 : \ + N <= 32 ? 4 : \ + N <= 64 ? 5 : \ + N <= 128 ? 6 : \ + N <= 256 ? 7 : \ + N <= 512 ? 8 : \ + N <=1024 ? 9 : 10 ) + +module hq2x_in #(parameter LENGTH, parameter DWIDTH) +( + input clk, + + input [AWIDTH:0] rdaddr, + input rdbuf, + output[DWIDTH:0] q, + + input [AWIDTH:0] wraddr, + input wrbuf, + input [DWIDTH:0] data, + input wren +); + + localparam AWIDTH = `BITS_TO_FIT(LENGTH); + wire [DWIDTH:0] out[2]; + assign q = out[rdbuf]; + + hq2x_buf #(.NUMWORDS(LENGTH), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf0(clk,data,rdaddr,wraddr,wren && (wrbuf == 0),out[0]); + hq2x_buf #(.NUMWORDS(LENGTH), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf1(clk,data,rdaddr,wraddr,wren && (wrbuf == 1),out[1]); +endmodule + + +module hq2x_out #(parameter LENGTH, parameter DWIDTH) +( + input clk, + + input [AWIDTH:0] rdaddr, + input [1:0] rdbuf, + output[DWIDTH:0] q, + + input [AWIDTH:0] wraddr, + input [1:0] wrbuf, + input [DWIDTH:0] data, + input wren +); + + localparam AWIDTH = `BITS_TO_FIT(LENGTH*2); + wire [DWIDTH:0] out[4]; + assign q = out[rdbuf]; + + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf0(clk,data,rdaddr,wraddr,wren && (wrbuf == 0),out[0]); + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf1(clk,data,rdaddr,wraddr,wren && (wrbuf == 1),out[1]); + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf2(clk,data,rdaddr,wraddr,wren && (wrbuf == 2),out[2]); + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf3(clk,data,rdaddr,wraddr,wren && (wrbuf == 3),out[3]); +endmodule + + +module hq2x_buf #(parameter NUMWORDS, parameter AWIDTH, parameter DWIDTH) +( + input clock, + input [DWIDTH:0] data, + input [AWIDTH:0] rdaddress, + input [AWIDTH:0] wraddress, + input wren, + output [DWIDTH:0] q +); + + altsyncram altsyncram_component ( + .address_a (wraddress), + .clock0 (clock), + .data_a (data), + .wren_a (wren), + .address_b (rdaddress), + .q_b(q), + .aclr0 (1'b0), + .aclr1 (1'b0), + .addressstall_a (1'b0), + .addressstall_b (1'b0), + .byteena_a (1'b1), + .byteena_b (1'b1), + .clock1 (1'b1), + .clocken0 (1'b1), + .clocken1 (1'b1), + .clocken2 (1'b1), + .clocken3 (1'b1), + .data_b ({(DWIDTH+1){1'b1}}), + .eccstatus (), + .q_a (), + .rden_a (1'b1), + .rden_b (1'b1), + .wren_b (1'b0)); + defparam + altsyncram_component.address_aclr_b = "NONE", + altsyncram_component.address_reg_b = "CLOCK0", + altsyncram_component.clock_enable_input_a = "BYPASS", + altsyncram_component.clock_enable_input_b = "BYPASS", + altsyncram_component.clock_enable_output_b = "BYPASS", + altsyncram_component.intended_device_family = "Cyclone III", + altsyncram_component.lpm_type = "altsyncram", + altsyncram_component.numwords_a = NUMWORDS, + altsyncram_component.numwords_b = NUMWORDS, + altsyncram_component.operation_mode = "DUAL_PORT", + altsyncram_component.outdata_aclr_b = "NONE", + altsyncram_component.outdata_reg_b = "UNREGISTERED", + altsyncram_component.power_up_uninitialized = "FALSE", + altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE", + altsyncram_component.widthad_a = AWIDTH+1, + altsyncram_component.widthad_b = AWIDTH+1, + altsyncram_component.width_a = DWIDTH+1, + altsyncram_component.width_b = DWIDTH+1, + altsyncram_component.width_byteena_a = 1; + +endmodule + +//////////////////////////////////////////////////////////////////////////////////////////////////////// + +module DiffCheck +( + input [17:0] rgb1, + input [17:0] rgb2, + output result +); + + wire [5:0] r = rgb1[5:1] - rgb2[5:1]; + wire [5:0] g = rgb1[11:7] - rgb2[11:7]; + wire [5:0] b = rgb1[17:13] - rgb2[17:13]; + wire [6:0] t = $signed(r) + $signed(b); + wire [6:0] gx = {g[5], g}; + wire [7:0] y = $signed(t) + $signed(gx); + wire [6:0] u = $signed(r) - $signed(b); + wire [7:0] v = $signed({g, 1'b0}) - $signed(t); + + // if y is inside (-24..24) + wire y_inside = (y < 8'h18 || y >= 8'he8); + + // if u is inside (-4, 4) + wire u_inside = (u < 7'h4 || u >= 7'h7c); + + // if v is inside (-6, 6) + wire v_inside = (v < 8'h6 || v >= 8'hfA); + assign result = !(y_inside && u_inside && v_inside); +endmodule + +module InnerBlend +( + input [8:0] Op, + input [5:0] A, + input [5:0] B, + input [5:0] C, + output [5:0] O +); + + function [8:0] mul6x3; + input [5:0] op1; + input [2:0] op2; + begin + mul6x3 = 9'd0; + if(op2[0]) mul6x3 = mul6x3 + op1; + if(op2[1]) mul6x3 = mul6x3 + {op1, 1'b0}; + if(op2[2]) mul6x3 = mul6x3 + {op1, 2'b00}; + end + endfunction + + wire OpOnes = Op[4]; + wire [8:0] Amul = mul6x3(A, Op[7:5]); + wire [8:0] Bmul = mul6x3(B, {Op[3:2], 1'b0}); + wire [8:0] Cmul = mul6x3(C, {Op[1:0], 1'b0}); + wire [8:0] At = Amul; + wire [8:0] Bt = (OpOnes == 0) ? Bmul : {3'b0, B}; + wire [8:0] Ct = (OpOnes == 0) ? Cmul : {3'b0, C}; + wire [9:0] Res = {At, 1'b0} + Bt + Ct; + assign O = Op[8] ? A : Res[9:4]; +endmodule + +module Blend +( + input [5:0] rule, + input disable_hq2x, + input [17:0] E, + input [17:0] A, + input [17:0] B, + input [17:0] D, + input [17:0] F, + input [17:0] H, + output [17:0] Result +); + + reg [1:0] input_ctrl; + reg [8:0] op; + localparam BLEND0 = 9'b1_xxx_x_xx_xx; // 0: A + localparam BLEND1 = 9'b0_110_0_10_00; // 1: (A * 12 + B * 4) >> 4 + localparam BLEND2 = 9'b0_100_0_10_10; // 2: (A * 8 + B * 4 + C * 4) >> 4 + localparam BLEND3 = 9'b0_101_0_10_01; // 3: (A * 10 + B * 4 + C * 2) >> 4 + localparam BLEND4 = 9'b0_110_0_01_01; // 4: (A * 12 + B * 2 + C * 2) >> 4 + localparam BLEND5 = 9'b0_010_0_11_11; // 5: (A * 4 + (B + C) * 6) >> 4 + localparam BLEND6 = 9'b0_111_1_xx_xx; // 6: (A * 14 + B + C) >> 4 + localparam AB = 2'b00; + localparam AD = 2'b01; + localparam DB = 2'b10; + localparam BD = 2'b11; + wire is_diff; + DiffCheck diff_checker(rule[1] ? B : H, rule[0] ? D : F, is_diff); + + always @* begin + case({!is_diff, rule[5:2]}) + 1,17: {op, input_ctrl} = {BLEND1, AB}; + 2,18: {op, input_ctrl} = {BLEND1, DB}; + 3,19: {op, input_ctrl} = {BLEND1, BD}; + 4,20: {op, input_ctrl} = {BLEND2, DB}; + 5,21: {op, input_ctrl} = {BLEND2, AB}; + 6,22: {op, input_ctrl} = {BLEND2, AD}; + + 8: {op, input_ctrl} = {BLEND0, 2'bxx}; + 9: {op, input_ctrl} = {BLEND0, 2'bxx}; + 10: {op, input_ctrl} = {BLEND0, 2'bxx}; + 11: {op, input_ctrl} = {BLEND1, AB}; + 12: {op, input_ctrl} = {BLEND1, AB}; + 13: {op, input_ctrl} = {BLEND1, AB}; + 14: {op, input_ctrl} = {BLEND1, DB}; + 15: {op, input_ctrl} = {BLEND1, BD}; + + 24: {op, input_ctrl} = {BLEND2, DB}; + 25: {op, input_ctrl} = {BLEND5, DB}; + 26: {op, input_ctrl} = {BLEND6, DB}; + 27: {op, input_ctrl} = {BLEND2, DB}; + 28: {op, input_ctrl} = {BLEND4, DB}; + 29: {op, input_ctrl} = {BLEND5, DB}; + 30: {op, input_ctrl} = {BLEND3, BD}; + 31: {op, input_ctrl} = {BLEND3, DB}; + default: {op, input_ctrl} = 11'bx; + endcase + + // Setting op[8] effectively disables HQ2X because blend will always return E. + if (disable_hq2x) op[8] = 1; + end + + // Generate inputs to the inner blender. Valid combinations. + // 00: E A B + // 01: E A D + // 10: E D B + // 11: E B D + wire [17:0] Input1 = E; + wire [17:0] Input2 = !input_ctrl[1] ? A : + !input_ctrl[0] ? D : B; + + wire [17:0] Input3 = !input_ctrl[0] ? B : D; + InnerBlend inner_blend1(op, Input1[5:0], Input2[5:0], Input3[5:0], Result[5:0]); + InnerBlend inner_blend2(op, Input1[11:6], Input2[11:6], Input3[11:6], Result[11:6]); + InnerBlend inner_blend3(op, Input1[17:12], Input2[17:12], Input3[17:12], Result[17:12]); +endmodule + + +//////////////////////////////////////////////////////////////////////////////////////////////////// + +module Hq2x #(parameter LENGTH, parameter HALF_DEPTH) +( + input clk, + input ce_x4, + input [DWIDTH:0] inputpixel, + input mono, + input disable_hq2x, + input reset_frame, + input reset_line, + input [1:0] read_y, + input [AWIDTH+1:0] read_x, + output [DWIDTH:0] outpixel +); + + +localparam AWIDTH = `BITS_TO_FIT(LENGTH); +localparam DWIDTH = HALF_DEPTH ? 8 : 17; + +wire [5:0] hqTable[256] = '{ + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 47, 35, 23, 15, 55, 39, + 19, 19, 26, 58, 19, 19, 26, 58, 23, 15, 35, 35, 23, 15, 7, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 55, 39, 23, 15, 51, 43, + 19, 19, 26, 58, 19, 19, 26, 58, 23, 15, 51, 35, 23, 15, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 61, 35, 35, 23, 61, 51, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 51, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 61, 7, 35, 23, 61, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 58, 23, 15, 51, 35, 23, 61, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 47, 35, 23, 15, 55, 39, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 51, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 55, 39, 23, 15, 51, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 39, 23, 15, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 51, 39, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 7, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 7, 35, 23, 15, 7, 43 +}; + +reg [17:0] Prev0, Prev1, Prev2, Curr0, Curr1, Next0, Next1, Next2; +reg [17:0] A, B, D, F, G, H; +reg [7:0] pattern, nextpatt; +reg [1:0] i; +reg [7:0] y; + +wire curbuf = y[0]; +reg prevbuf = 0; +wire iobuf = !curbuf; + +wire diff0, diff1; +DiffCheck diffcheck0(Curr1, (i == 0) ? Prev0 : (i == 1) ? Curr0 : (i == 2) ? Prev2 : Next1, diff0); +DiffCheck diffcheck1(Curr1, (i == 0) ? Prev1 : (i == 1) ? Next0 : (i == 2) ? Curr2 : Next2, diff1); + +wire [7:0] new_pattern = {diff1, diff0, pattern[7:2]}; + +wire [17:0] X = (i == 0) ? A : (i == 1) ? Prev1 : (i == 2) ? Next1 : G; +wire [17:0] blend_result; +Blend blender(hqTable[nextpatt], disable_hq2x, Curr0, X, B, D, F, H, blend_result); + +reg Curr2_addr1; +reg [AWIDTH:0] Curr2_addr2; +wire [17:0] Curr2 = HALF_DEPTH ? h2rgb(Curr2tmp) : Curr2tmp; +wire [DWIDTH:0] Curr2tmp; + +reg [AWIDTH:0] wrin_addr2; +reg [DWIDTH:0] wrpix; +reg wrin_en; + +function [17:0] h2rgb; + input [8:0] v; +begin + h2rgb = mono ? {v[5:3],v[2:0], v[5:3],v[2:0], v[5:3],v[2:0]} : {v[8:6],v[8:6],v[5:3],v[5:3],v[2:0],v[2:0]}; +end +endfunction + +function [8:0] rgb2h; + input [17:0] v; +begin + rgb2h = mono ? {3'b000, v[17:15], v[14:12]} : {v[17:15], v[11:9], v[5:3]}; +end +endfunction + +hq2x_in #(.LENGTH(LENGTH), .DWIDTH(DWIDTH)) hq2x_in +( + .clk(clk), + + .rdaddr(Curr2_addr2), + .rdbuf(Curr2_addr1), + .q(Curr2tmp), + + .wraddr(wrin_addr2), + .wrbuf(iobuf), + .data(wrpix), + .wren(wrin_en) +); + +reg [1:0] wrout_addr1; +reg [AWIDTH+1:0] wrout_addr2; +reg wrout_en; +reg [DWIDTH:0] wrdata; + +hq2x_out #(.LENGTH(LENGTH), .DWIDTH(DWIDTH)) hq2x_out +( + .clk(clk), + + .rdaddr(read_x), + .rdbuf(read_y), + .q(outpixel), + + .wraddr(wrout_addr2), + .wrbuf(wrout_addr1), + .data(wrdata), + .wren(wrout_en) +); + +always @(posedge clk) begin + reg [AWIDTH:0] offs; + reg old_reset_line; + reg old_reset_frame; + + wrout_en <= 0; + wrin_en <= 0; + + if(ce_x4) begin + + pattern <= new_pattern; + + if(~&offs) begin + if (i == 0) begin + Curr2_addr1 <= prevbuf; + Curr2_addr2 <= offs; + end + if (i == 1) begin + Prev2 <= Curr2; + Curr2_addr1 <= curbuf; + Curr2_addr2 <= offs; + end + if (i == 2) begin + Next2 <= HALF_DEPTH ? h2rgb(inputpixel) : inputpixel; + wrpix <= inputpixel; + wrin_addr2 <= offs; + wrin_en <= 1; + end + if (i == 3) begin + offs <= offs + 1'd1; + end + + if(HALF_DEPTH) wrdata <= rgb2h(blend_result); + else wrdata <= blend_result; + + wrout_addr1 <= {curbuf, i[1]}; + wrout_addr2 <= {offs, i[1]^i[0]}; + wrout_en <= 1; + end + + if(i==3) begin + nextpatt <= {new_pattern[7:6], new_pattern[3], new_pattern[5], new_pattern[2], new_pattern[4], new_pattern[1:0]}; + {A, G} <= {Prev0, Next0}; + {B, F, H, D} <= {Prev1, Curr2, Next1, Curr0}; + {Prev0, Prev1} <= {Prev1, Prev2}; + {Curr0, Curr1} <= {Curr1, Curr2}; + {Next0, Next1} <= {Next1, Next2}; + end else begin + nextpatt <= {nextpatt[5], nextpatt[3], nextpatt[0], nextpatt[6], nextpatt[1], nextpatt[7], nextpatt[4], nextpatt[2]}; + {B, F, H, D} <= {F, H, D, B}; + end + + i <= i + 1'b1; + if(old_reset_line && ~reset_line) begin + old_reset_frame <= reset_frame; + offs <= 0; + i <= 0; + y <= y + 1'd1; + prevbuf <= curbuf; + if(old_reset_frame & ~reset_frame) begin + y <= 0; + prevbuf <= 0; + end + end + + old_reset_line <= reset_line; + end +end + +endmodule // Hq2x diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/keyboard.sv b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/keyboard.sv new file mode 100644 index 00000000..01625319 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/keyboard.sv @@ -0,0 +1,79 @@ + + +module keyboard +( + input clk, + input reset, + input ps2_kbd_clk, + input ps2_kbd_data, + + output reg[7:0] joystick +); + +reg [11:0] shift_reg = 12'hFFF; +wire[11:0] kdata = {ps2_kbd_data,shift_reg[11:1]}; +wire [7:0] kcode = kdata[9:2]; +reg release_btn = 0; + +reg [7:0] code; +reg input_strobe = 0; + +always @(negedge clk) begin + reg old_reset = 0; + + old_reset <= reset; + + if(~old_reset & reset)begin + joystick <= 0; + end + + if(input_strobe) begin + case(code) + 'h75: joystick[3] <= ~release_btn; // arrow up + 'h72: joystick[2] <= ~release_btn; // arrow down + 'h6B: joystick[1] <= ~release_btn; // arrow left + 'h74: joystick[0] <= ~release_btn; // arrow right + + 'h29: joystick[4] <= ~release_btn; // Space + 'h05: joystick[5] <= ~release_btn; // F1 + 'h06: joystick[6] <= ~release_btn; // F2 + 'h76: joystick[7] <= ~release_btn; // Escape + endcase + end +end + +always @(posedge clk) begin + reg [3:0] prev_clk = 0; + reg old_reset = 0; + reg action = 0; + + old_reset <= reset; + input_strobe <= 0; + + if(~old_reset & reset)begin + prev_clk <= 0; + shift_reg <= 12'hFFF; + end else begin + prev_clk <= {ps2_kbd_clk,prev_clk[3:1]}; + if(prev_clk == 1) begin + if (kdata[11] & ^kdata[10:2] & ~kdata[1] & kdata[0]) begin + shift_reg <= 12'hFFF; + if (kcode == 8'he0) ; + // Extended key code follows + else if (kcode == 8'hf0) + // Release code follows + action <= 1; + else begin + // Cancel extended/release flags for next time + action <= 0; + release_btn <= action; + code <= kcode; + input_strobe <= 1; + end + end else begin + shift_reg <= kdata; + end + end + end +end +endmodule diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/mist_io.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/mist_io.v new file mode 100644 index 00000000..1cfcb753 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/mist_io.v @@ -0,0 +1,496 @@ +// +// mist_io.v +// +// mist_io for the MiST board +// http://code.google.com/p/mist-board/ +// +// Copyright (c) 2014 Till Harbaum +// Copyright (c) 2015-2017 Sorgelig +// +// This source file is free software: you can redistribute it and/or modify +// it under the terms of the GNU General Public License as published +// by the Free Software Foundation, either version 3 of the License, or +// (at your option) any later version. +// +// This source file is distributed in the hope that it will be useful, +// but WITHOUT ANY WARRANTY; without even the implied warranty of +// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +// GNU General Public License for more details. +// +// You should have received a copy of the GNU General Public License +// along with this program. If not, see . +// +/////////////////////////////////////////////////////////////////////// + +// +// Use buffer to access SD card. It's time-critical part. +// Made module synchroneous with 2 clock domains: clk_sys and SPI_SCK +// (Sorgelig) +// +// for synchronous projects default value for PS2DIV is fine for any frequency of system clock. +// clk_ps2 = clk_sys/(PS2DIV*2) +// + +module mist_io #(parameter STRLEN=0, parameter PS2DIV=100) +( + + // parameter STRLEN and the actual length of conf_str have to match + input [(8*STRLEN)-1:0] conf_str, + + // Global clock. It should be around 100MHz (higher is better). + input clk_sys, + + // Global SPI clock from ARM. 24MHz + input SPI_SCK, + + input CONF_DATA0, + input SPI_SS2, + output SPI_DO, + input SPI_DI, + + output reg [7:0] joystick_0, + output reg [7:0] joystick_1, + output reg [15:0] joystick_analog_0, + output reg [15:0] joystick_analog_1, + output [1:0] buttons, + output [1:0] switches, + output scandoubler_disable, + output ypbpr, + + output reg [31:0] status, + + // SD config + input sd_conf, + input sd_sdhc, + output [1:0] img_mounted, // signaling that new image has been mounted + output reg [31:0] img_size, // size of image in bytes + + // SD block level access + input [31:0] sd_lba, + input [1:0] sd_rd, + input [1:0] sd_wr, + output reg sd_ack, + output reg sd_ack_conf, + + // SD byte level access. Signals for 2-PORT altsyncram. + output reg [8:0] sd_buff_addr, + output reg [7:0] sd_buff_dout, + input [7:0] sd_buff_din, + output reg sd_buff_wr, + + // ps2 keyboard emulation + output ps2_kbd_clk, + output reg ps2_kbd_data, + output ps2_mouse_clk, + output reg ps2_mouse_data, + + // ps2 alternative interface. + + // [8] - extended, [9] - pressed, [10] - toggles with every press/release + output reg [10:0] ps2_key = 0, + + // [24] - toggles with every event + output reg [24:0] ps2_mouse = 0, + + // ARM -> FPGA download + input ioctl_ce, + input ioctl_wait, + output reg ioctl_download = 0, // signal indicating an active download + output reg [7:0] ioctl_index, // menu index used to upload the file + output reg ioctl_wr = 0, + output reg [13:0] ioctl_addr, + output reg [7:0] ioctl_dout +); + +reg [7:0] but_sw; +reg [2:0] stick_idx; + +reg [1:0] mount_strobe = 0; +assign img_mounted = mount_strobe; + +assign buttons = but_sw[1:0]; +assign switches = but_sw[3:2]; +assign scandoubler_disable = but_sw[4]; +assign ypbpr = but_sw[5]; + +// this variant of user_io is for 8 bit cores (type == a4) only +wire [7:0] core_type = 8'ha4; + +// command byte read by the io controller +wire drive_sel = sd_rd[1] | sd_wr[1]; +wire [7:0] sd_cmd = { 4'h6, sd_conf, sd_sdhc, sd_wr[drive_sel], sd_rd[drive_sel] }; + +reg [7:0] cmd; +reg [2:0] bit_cnt; // counts bits 0-7 0-7 ... +reg [9:0] byte_cnt; // counts bytes + +reg spi_do; +assign SPI_DO = CONF_DATA0 ? 1'bZ : spi_do; + +reg [7:0] spi_data_out; + +// SPI transmitter +always@(negedge SPI_SCK) spi_do <= spi_data_out[~bit_cnt]; + +reg [7:0] spi_data_in; +reg spi_data_ready = 0; + +// SPI receiver +always@(posedge SPI_SCK or posedge CONF_DATA0) begin + reg [6:0] sbuf; + reg [31:0] sd_lba_r; + reg drive_sel_r; + + if(CONF_DATA0) begin + bit_cnt <= 0; + byte_cnt <= 0; + spi_data_out <= core_type; + end + else + begin + bit_cnt <= bit_cnt + 1'd1; + sbuf <= {sbuf[5:0], SPI_DI}; + + // finished reading command byte + if(bit_cnt == 7) begin + if(!byte_cnt) cmd <= {sbuf, SPI_DI}; + + spi_data_in <= {sbuf, SPI_DI}; + spi_data_ready <= ~spi_data_ready; + if(~&byte_cnt) byte_cnt <= byte_cnt + 8'd1; + + spi_data_out <= 0; + case({(!byte_cnt) ? {sbuf, SPI_DI} : cmd}) + // reading config string + 8'h14: if(byte_cnt < STRLEN) spi_data_out <= conf_str[(STRLEN - byte_cnt - 1)<<3 +:8]; + + // reading sd card status + 8'h16: if(byte_cnt == 0) begin + spi_data_out <= sd_cmd; + sd_lba_r <= sd_lba; + drive_sel_r <= drive_sel; + end else if (byte_cnt == 1) begin + spi_data_out <= drive_sel_r; + end else if(byte_cnt < 6) spi_data_out <= sd_lba_r[(5-byte_cnt)<<3 +:8]; + + // reading sd card write data + 8'h18: spi_data_out <= sd_buff_din; + endcase + end + end +end + +reg [31:0] ps2_key_raw = 0; +wire pressed = (ps2_key_raw[15:8] != 8'hf0); +wire extended = (~pressed ? (ps2_key_raw[23:16] == 8'he0) : (ps2_key_raw[15:8] == 8'he0)); + +// transfer to clk_sys domain +always@(posedge clk_sys) begin + reg old_ss1, old_ss2; + reg old_ready1, old_ready2; + reg [2:0] b_wr; + reg got_ps2 = 0; + + old_ss1 <= CONF_DATA0; + old_ss2 <= old_ss1; + old_ready1 <= spi_data_ready; + old_ready2 <= old_ready1; + + sd_buff_wr <= b_wr[0]; + if(b_wr[2] && (~&sd_buff_addr)) sd_buff_addr <= sd_buff_addr + 1'b1; + b_wr <= (b_wr<<1); + + if(old_ss2) begin + got_ps2 <= 0; + sd_ack <= 0; + sd_ack_conf <= 0; + sd_buff_addr <= 0; + if(got_ps2) begin + if(cmd == 4) ps2_mouse[24] <= ~ps2_mouse[24]; + if(cmd == 5) begin + ps2_key <= {~ps2_key[10], pressed, extended, ps2_key_raw[7:0]}; + if(ps2_key_raw == 'hE012E07C) ps2_key[9:0] <= 'h37C; // prnscr pressed + if(ps2_key_raw == 'h7CE0F012) ps2_key[9:0] <= 'h17C; // prnscr released + if(ps2_key_raw == 'hF014F077) ps2_key[9:0] <= 'h377; // pause pressed + end + end + end + else + if(old_ready2 ^ old_ready1) begin + + if(cmd == 8'h18 && ~&sd_buff_addr) sd_buff_addr <= sd_buff_addr + 1'b1; + + if(byte_cnt < 2) begin + + if (cmd == 8'h19) sd_ack_conf <= 1; + if((cmd == 8'h17) || (cmd == 8'h18)) sd_ack <= 1; + mount_strobe <= 0; + + if(cmd == 5) ps2_key_raw <= 0; + end else begin + + case(cmd) + // buttons and switches + 8'h01: but_sw <= spi_data_in; + 8'h02: joystick_0 <= spi_data_in; + 8'h03: joystick_1 <= spi_data_in; + + // store incoming ps2 mouse bytes + 8'h04: begin + got_ps2 <= 1; + case(byte_cnt) + 2: ps2_mouse[7:0] <= spi_data_in; + 3: ps2_mouse[15:8] <= spi_data_in; + 4: ps2_mouse[23:16] <= spi_data_in; + endcase + ps2_mouse_fifo[ps2_mouse_wptr] <= spi_data_in; + ps2_mouse_wptr <= ps2_mouse_wptr + 1'd1; + end + + // store incoming ps2 keyboard bytes + 8'h05: begin + got_ps2 <= 1; + ps2_key_raw[31:0] <= {ps2_key_raw[23:0], spi_data_in}; + ps2_kbd_fifo[ps2_kbd_wptr] <= spi_data_in; + ps2_kbd_wptr <= ps2_kbd_wptr + 1'd1; + end + + 8'h15: status[7:0] <= spi_data_in; + + // send SD config IO -> FPGA + // flag that download begins + // sd card knows data is config if sd_dout_strobe is asserted + // with sd_ack still being inactive (low) + 8'h19, + // send sector IO -> FPGA + // flag that download begins + 8'h17: begin + sd_buff_dout <= spi_data_in; + b_wr <= 1; + end + + // joystick analog + 8'h1a: begin + // first byte is joystick index + if(byte_cnt == 2) stick_idx <= spi_data_in[2:0]; + else if(byte_cnt == 3) begin + // second byte is x axis + if(stick_idx == 0) joystick_analog_0[15:8] <= spi_data_in; + else if(stick_idx == 1) joystick_analog_1[15:8] <= spi_data_in; + end else if(byte_cnt == 4) begin + // third byte is y axis + if(stick_idx == 0) joystick_analog_0[7:0] <= spi_data_in; + else if(stick_idx == 1) joystick_analog_1[7:0] <= spi_data_in; + end + end + + // notify image selection + 8'h1c: mount_strobe[spi_data_in[0]] <= 1; + + // send image info + 8'h1d: if(byte_cnt<6) img_size[(byte_cnt-2)<<3 +:8] <= spi_data_in; + + // status, 32bit version + 8'h1e: if(byte_cnt<6) status[(byte_cnt-2)<<3 +:8] <= spi_data_in; + default: ; + endcase + end + end +end + + +/////////////////////////////// PS2 /////////////////////////////// +// 8 byte fifos to store ps2 bytes +localparam PS2_FIFO_BITS = 3; + +reg clk_ps2; +always @(negedge clk_sys) begin + integer cnt; + cnt <= cnt + 1'd1; + if(cnt == PS2DIV) begin + clk_ps2 <= ~clk_ps2; + cnt <= 0; + end +end + +// keyboard +reg [7:0] ps2_kbd_fifo[1<= 1)&&(ps2_kbd_tx_state < 9)) begin + ps2_kbd_data <= ps2_kbd_tx_byte[0]; // data bits + ps2_kbd_tx_byte[6:0] <= ps2_kbd_tx_byte[7:1]; // shift down + if(ps2_kbd_tx_byte[0]) + ps2_kbd_parity <= !ps2_kbd_parity; + end + + // transmission of parity + if(ps2_kbd_tx_state == 9) ps2_kbd_data <= ps2_kbd_parity; + + // transmission of stop bit + if(ps2_kbd_tx_state == 10) ps2_kbd_data <= 1; // stop bit is 1 + + // advance state machine + if(ps2_kbd_tx_state < 11) ps2_kbd_tx_state <= ps2_kbd_tx_state + 1'd1; + else ps2_kbd_tx_state <= 0; + end + end +end + +// mouse +reg [7:0] ps2_mouse_fifo[1<= 1)&&(ps2_mouse_tx_state < 9)) begin + ps2_mouse_data <= ps2_mouse_tx_byte[0]; // data bits + ps2_mouse_tx_byte[6:0] <= ps2_mouse_tx_byte[7:1]; // shift down + if(ps2_mouse_tx_byte[0]) + ps2_mouse_parity <= !ps2_mouse_parity; + end + + // transmission of parity + if(ps2_mouse_tx_state == 9) ps2_mouse_data <= ps2_mouse_parity; + + // transmission of stop bit + if(ps2_mouse_tx_state == 10) ps2_mouse_data <= 1; // stop bit is 1 + + // advance state machine + if(ps2_mouse_tx_state < 11) ps2_mouse_tx_state <= ps2_mouse_tx_state + 1'd1; + else ps2_mouse_tx_state <= 0; + end + end +end + + +/////////////////////////////// DOWNLOADING /////////////////////////////// + +localparam UIO_FILE_TX = 8'h53; +localparam UIO_FILE_TX_DAT = 8'h54; +localparam UIO_FILE_INDEX = 8'h55; + +// data_io has its own SPI interface to the io controller +always@(posedge SPI_SCK, posedge SPI_SS2) begin + reg [6:0] sbuf; + reg [7:0] cmd; + reg [4:0] cnt; + reg [13:0] addr; + + if(SPI_SS2) cnt <= 0; + else begin + // don't shift in last bit. It is evaluated directly + // when writing to ram + if(cnt != 15) sbuf <= { sbuf[5:0], SPI_DI}; + + // count 0-7 8-15 8-15 ... + if(cnt < 15) cnt <= cnt + 1'd1; + else cnt <= 8; + + // finished command byte + if(cnt == 7) cmd <= {sbuf, SPI_DI}; + + // prepare/end transmission + if((cmd == UIO_FILE_TX) && (cnt == 15)) begin + // prepare + if(SPI_DI) begin +// addr <= ioctl_index ? 14'd9 : 14'd0; //.p files loaded at $4009, ROM is at 0 + addr <= 14'd0; + ioctl_download <= 1; + end else begin + ioctl_addr <= addr; + ioctl_download <= 0; + end + end + + // command 0x54: UIO_FILE_TX + if((cmd == UIO_FILE_TX_DAT) && (cnt == 15)) begin + ioctl_addr <= addr; + ioctl_dout <= {sbuf, SPI_DI}; + addr <= addr + 1'd1; + ioctl_wr <= 1; + end else + ioctl_wr <= 0; + + // expose file (menu) index + if((cmd == UIO_FILE_INDEX) && (cnt == 15)) ioctl_index <= {sbuf, SPI_DI}; + end +end + +endmodule diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/osd.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/osd.v new file mode 100644 index 00000000..c62c10af --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/osd.v @@ -0,0 +1,179 @@ +// A simple OSD implementation. Can be hooked up between a cores +// VGA output and the physical VGA pins + +module osd ( + // OSDs pixel clock, should be synchronous to cores pixel clock to + // avoid jitter. + input clk_sys, + + // SPI interface + input SPI_SCK, + input SPI_SS3, + input SPI_DI, + + // VGA signals coming from core + input [5:0] R_in, + input [5:0] G_in, + input [5:0] B_in, + input HSync, + input VSync, + + // VGA signals going to video connector + output [5:0] R_out, + output [5:0] G_out, + output [5:0] B_out +); + +parameter OSD_X_OFFSET = 10'd0; +parameter OSD_Y_OFFSET = 10'd0; +parameter OSD_COLOR = 3'd0; + +localparam OSD_WIDTH = 10'd256; +localparam OSD_HEIGHT = 10'd128; + +// ********************************************************************************* +// spi client +// ********************************************************************************* + +// this core supports only the display related OSD commands +// of the minimig +reg osd_enable; +(* ramstyle = "no_rw_check" *) reg [7:0] osd_buffer[2047:0]; // the OSD buffer itself + +// the OSD has its own SPI interface to the io controller +always@(posedge SPI_SCK, posedge SPI_SS3) begin + reg [4:0] cnt; + reg [10:0] bcnt; + reg [7:0] sbuf; + reg [7:0] cmd; + + if(SPI_SS3) begin + cnt <= 0; + bcnt <= 0; + end else begin + sbuf <= {sbuf[6:0], SPI_DI}; + + // 0:7 is command, rest payload + if(cnt < 15) cnt <= cnt + 1'd1; + else cnt <= 8; + + if(cnt == 7) begin + cmd <= {sbuf[6:0], SPI_DI}; + + // lower three command bits are line address + bcnt <= {sbuf[1:0], SPI_DI, 8'h00}; + + // command 0x40: OSDCMDENABLE, OSDCMDDISABLE + if(sbuf[6:3] == 4'b0100) osd_enable <= SPI_DI; + end + + // command 0x20: OSDCMDWRITE + if((cmd[7:3] == 5'b00100) && (cnt == 15)) begin + osd_buffer[bcnt] <= {sbuf[6:0], SPI_DI}; + bcnt <= bcnt + 1'd1; + end + end +end + +// ********************************************************************************* +// video timing and sync polarity anaylsis +// ********************************************************************************* + +// horizontal counter +reg [9:0] h_cnt; +reg [9:0] hs_low, hs_high; +wire hs_pol = hs_high < hs_low; +wire [9:0] dsp_width = hs_pol ? hs_low : hs_high; + +// vertical counter +reg [9:0] v_cnt; +reg [9:0] vs_low, vs_high; +wire vs_pol = vs_high < vs_low; +wire [9:0] dsp_height = vs_pol ? vs_low : vs_high; + +wire doublescan = (dsp_height>350); + +reg ce_pix; +always @(negedge clk_sys) begin + integer cnt = 0; + integer pixsz, pixcnt; + reg hs; + + cnt <= cnt + 1; + hs <= HSync; + + pixcnt <= pixcnt + 1; + if(pixcnt == pixsz) pixcnt <= 0; + ce_pix <= !pixcnt; + + if(hs && ~HSync) begin + cnt <= 0; + pixsz <= (cnt >> 9) - 1; + pixcnt <= 0; + ce_pix <= 1; + end +end + +always @(posedge clk_sys) begin + reg hsD, hsD2; + reg vsD, vsD2; + + if(ce_pix) begin + // bring hsync into local clock domain + hsD <= HSync; + hsD2 <= hsD; + + // falling edge of HSync + if(!hsD && hsD2) begin + h_cnt <= 0; + hs_high <= h_cnt; + end + + // rising edge of HSync + else if(hsD && !hsD2) begin + h_cnt <= 0; + hs_low <= h_cnt; + v_cnt <= v_cnt + 1'd1; + end else begin + h_cnt <= h_cnt + 1'd1; + end + + vsD <= VSync; + vsD2 <= vsD; + + // falling edge of VSync + if(!vsD && vsD2) begin + v_cnt <= 0; + vs_high <= v_cnt; + end + + // rising edge of VSync + else if(vsD && !vsD2) begin + v_cnt <= 0; + vs_low <= v_cnt; + end + end +end + +// area in which OSD is being displayed +wire [9:0] h_osd_start = ((dsp_width - OSD_WIDTH)>> 1) + OSD_X_OFFSET; +wire [9:0] h_osd_end = h_osd_start + OSD_WIDTH; +wire [9:0] v_osd_start = ((dsp_height- (OSD_HEIGHT<> 1) + OSD_Y_OFFSET; +wire [9:0] v_osd_end = v_osd_start + (OSD_HEIGHT<= h_osd_start) && (h_cnt < h_osd_end) && + (VSync != vs_pol) && (v_cnt >= v_osd_start) && (v_cnt < v_osd_end); + +reg [7:0] osd_byte; +always @(posedge clk_sys) if(ce_pix) osd_byte <= osd_buffer[{doublescan ? osd_vcnt[7:5] : osd_vcnt[6:4], osd_hcnt[7:0]}]; + +wire osd_pixel = osd_byte[doublescan ? osd_vcnt[4:2] : osd_vcnt[3:1]]; + +assign R_out = !osd_de ? R_in : {osd_pixel, osd_pixel, OSD_COLOR[2], R_in[5:3]}; +assign G_out = !osd_de ? G_in : {osd_pixel, osd_pixel, OSD_COLOR[1], G_in[5:3]}; +assign B_out = !osd_de ? B_in : {osd_pixel, osd_pixel, OSD_COLOR[0], B_in[5:3]}; + +endmodule diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/pll.qip b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/pll.qip new file mode 100644 index 00000000..aaef684a --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/pll.qip @@ -0,0 +1,4 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL" +set_global_assignment -name IP_TOOL_VERSION "13.0" +set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "pll.v"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "pll.ppf"] diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/pll.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/pll.v new file mode 100644 index 00000000..fcc25ab4 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/pll.v @@ -0,0 +1,365 @@ +// megafunction wizard: %ALTPLL% +// GENERATION: STANDARD +// VERSION: WM1.0 +// MODULE: altpll + +// ============================================================ +// File Name: pll.v +// Megafunction Name(s): +// altpll +// +// Simulation Library Files(s): +// altera_mf +// ============================================================ +// ************************************************************ +// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +// +// 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version +// ************************************************************ + + +//Copyright (C) 1991-2013 Altera Corporation +//Your use of Altera Corporation's design tools, logic functions +//and other software and tools, and its AMPP partner logic +//functions, and any output files from any of the foregoing +//(including device programming or simulation files), and any +//associated documentation or information are expressly subject +//to the terms and conditions of the Altera Program License +//Subscription Agreement, Altera MegaCore Function License +//Agreement, or other applicable license agreement, including, +//without limitation, that your use is for the sole purpose of +//programming logic devices manufactured by Altera and sold by +//Altera or its authorized distributors. Please refer to the +//applicable agreement for further details. + + +// synopsys translate_off +`timescale 1 ps / 1 ps +// synopsys translate_on +module pll ( + inclk0, + c0, + c1, + c2, + locked); + + input inclk0; + output c0; + output c1; + output c2; + output locked; + + wire [4:0] sub_wire0; + wire sub_wire2; + wire [0:0] sub_wire7 = 1'h0; + wire [2:2] sub_wire4 = sub_wire0[2:2]; + wire [0:0] sub_wire3 = sub_wire0[0:0]; + wire [1:1] sub_wire1 = sub_wire0[1:1]; + wire c1 = sub_wire1; + wire locked = sub_wire2; + wire c0 = sub_wire3; + wire c2 = sub_wire4; + wire sub_wire5 = inclk0; + wire [1:0] sub_wire6 = {sub_wire7, sub_wire5}; + + altpll altpll_component ( + .inclk (sub_wire6), + .clk (sub_wire0), + .locked (sub_wire2), + .activeclock (), + .areset (1'b0), + .clkbad (), + .clkena ({6{1'b1}}), + .clkloss (), + .clkswitch (1'b0), + .configupdate (1'b0), + .enable0 (), + .enable1 (), + .extclk (), + .extclkena ({4{1'b1}}), + .fbin (1'b1), + .fbmimicbidir (), + .fbout (), + .fref (), + .icdrclk (), + .pfdena (1'b1), + .phasecounterselect ({4{1'b1}}), + .phasedone (), + .phasestep (1'b1), + .phaseupdown (1'b1), + .pllena (1'b1), + .scanaclr (1'b0), + .scanclk (1'b0), + .scanclkena (1'b1), + .scandata (1'b0), + .scandataout (), + .scandone (), + .scanread (1'b0), + .scanwrite (1'b0), + .sclkout0 (), + .sclkout1 (), + .vcooverrange (), + .vcounderrange ()); + defparam + altpll_component.bandwidth_type = "AUTO", + altpll_component.clk0_divide_by = 27, + altpll_component.clk0_duty_cycle = 50, + altpll_component.clk0_multiply_by = 32, + altpll_component.clk0_phase_shift = "0", + altpll_component.clk1_divide_by = 27, + altpll_component.clk1_duty_cycle = 50, + altpll_component.clk1_multiply_by = 8, + altpll_component.clk1_phase_shift = "0", + altpll_component.clk2_divide_by = 27, + altpll_component.clk2_duty_cycle = 50, + altpll_component.clk2_multiply_by = 4, + altpll_component.clk2_phase_shift = "0", + altpll_component.compensate_clock = "CLK0", + altpll_component.inclk0_input_frequency = 37037, + altpll_component.intended_device_family = "Cyclone III", + altpll_component.lpm_hint = "CBX_MODULE_PREFIX=pll", + altpll_component.lpm_type = "altpll", + altpll_component.operation_mode = "NORMAL", + altpll_component.pll_type = "AUTO", + altpll_component.port_activeclock = "PORT_UNUSED", + altpll_component.port_areset = "PORT_UNUSED", + altpll_component.port_clkbad0 = "PORT_UNUSED", + altpll_component.port_clkbad1 = "PORT_UNUSED", + altpll_component.port_clkloss = "PORT_UNUSED", + altpll_component.port_clkswitch = "PORT_UNUSED", + altpll_component.port_configupdate = "PORT_UNUSED", + altpll_component.port_fbin = "PORT_UNUSED", + altpll_component.port_inclk0 = "PORT_USED", + altpll_component.port_inclk1 = "PORT_UNUSED", + altpll_component.port_locked = "PORT_USED", + altpll_component.port_pfdena = "PORT_UNUSED", + altpll_component.port_phasecounterselect = "PORT_UNUSED", + altpll_component.port_phasedone = "PORT_UNUSED", + altpll_component.port_phasestep = "PORT_UNUSED", + altpll_component.port_phaseupdown = "PORT_UNUSED", + altpll_component.port_pllena = "PORT_UNUSED", + altpll_component.port_scanaclr = "PORT_UNUSED", + altpll_component.port_scanclk = "PORT_UNUSED", + altpll_component.port_scanclkena = "PORT_UNUSED", + altpll_component.port_scandata = "PORT_UNUSED", + altpll_component.port_scandataout = "PORT_UNUSED", + altpll_component.port_scandone = "PORT_UNUSED", + altpll_component.port_scanread = "PORT_UNUSED", + altpll_component.port_scanwrite = "PORT_UNUSED", + altpll_component.port_clk0 = "PORT_USED", + altpll_component.port_clk1 = "PORT_USED", + altpll_component.port_clk2 = "PORT_USED", + altpll_component.port_clk3 = "PORT_UNUSED", + altpll_component.port_clk4 = "PORT_UNUSED", + altpll_component.port_clk5 = "PORT_UNUSED", + altpll_component.port_clkena0 = "PORT_UNUSED", + altpll_component.port_clkena1 = "PORT_UNUSED", + altpll_component.port_clkena2 = "PORT_UNUSED", + altpll_component.port_clkena3 = "PORT_UNUSED", + altpll_component.port_clkena4 = "PORT_UNUSED", + altpll_component.port_clkena5 = "PORT_UNUSED", + altpll_component.port_extclk0 = "PORT_UNUSED", + altpll_component.port_extclk1 = "PORT_UNUSED", + altpll_component.port_extclk2 = "PORT_UNUSED", + altpll_component.port_extclk3 = "PORT_UNUSED", + altpll_component.self_reset_on_loss_lock = "OFF", + altpll_component.width_clock = 5; + + +endmodule + +// ============================================================ +// CNX file retrieval info +// ============================================================ +// Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +// Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +// Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +// Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +// Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +// Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +// Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +// Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +// Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +// Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +// Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +// Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +// Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +// Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0" +// Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +// Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "27" +// Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "27" +// Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "27" +// Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +// Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" +// Retrieval info: PRIVATE: DUTY_CYCLE2 STRING "50.00000000" +// Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "32.000000" +// Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "8.000000" +// Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "4.000000" +// Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +// Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +// Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +// Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +// Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +// Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +// Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +// Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "27.000" +// Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +// Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +// Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1" +// Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available" +// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "deg" +// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT2 STRING "ps" +// Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +// Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +// Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" +// Retrieval info: PRIVATE: MIRROR_CLK2 STRING "0" +// Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "32" +// Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "8" +// Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "4" +// Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1" +// Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "32.00000000" +// Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "8.00000000" +// Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "4.00000000" +// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" +// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "0" +// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "0" +// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" +// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT2 STRING "MHz" +// Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +// Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +// Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000" +// Retrieval info: PRIVATE: PHASE_SHIFT2 STRING "0.00000000" +// Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg" +// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT2 STRING "deg" +// Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +// Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "0" +// Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +// Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +// Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +// Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +// Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll.mif" +// Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +// Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +// Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +// Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +// Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +// Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +// Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +// Retrieval info: PRIVATE: SPREAD_USE STRING "0" +// Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0" +// Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +// Retrieval info: PRIVATE: STICKY_CLK1 STRING "1" +// Retrieval info: PRIVATE: STICKY_CLK2 STRING "1" +// Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +// Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +// Retrieval info: PRIVATE: USE_CLK0 STRING "1" +// Retrieval info: PRIVATE: USE_CLK1 STRING "1" +// Retrieval info: PRIVATE: USE_CLK2 STRING "1" +// Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +// Retrieval info: PRIVATE: USE_CLKENA1 STRING "0" +// Retrieval info: PRIVATE: USE_CLKENA2 STRING "0" +// Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +// Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +// Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +// Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "27" +// Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +// Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "32" +// Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +// Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "27" +// Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" +// Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "8" +// Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" +// Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "27" +// Retrieval info: CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50" +// Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "4" +// Retrieval info: CONSTANT: CLK2_PHASE_SHIFT STRING "0" +// Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +// Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "37037" +// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +// Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +// Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL" +// Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +// Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF" +// Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +// Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +// Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +// Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT_CLK_EXT VCC "c1" +// Retrieval info: USED_PORT: c2 0 0 0 0 OUTPUT_CLK_EXT VCC "c2" +// Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +// Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked" +// Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +// Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +// Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +// Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1 +// Retrieval info: CONNECT: c2 0 0 0 0 @clk 0 0 1 2 +// Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0 +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.v TRUE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.ppf TRUE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.inc FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.cmp FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.bsf FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll_inst.v FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll_bb.v FALSE +// Retrieval info: LIB_FILE: altera_mf +// Retrieval info: CBX_MODULE_PREFIX: ON diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/scandoubler.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/scandoubler.v new file mode 100644 index 00000000..e85cba43 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/scandoubler.v @@ -0,0 +1,183 @@ +// +// scandoubler.v +// +// Copyright (c) 2015 Till Harbaum +// Copyright (c) 2017 Sorgelig +// +// This source file is free software: you can redistribute it and/or modify +// it under the terms of the GNU General Public License as published +// by the Free Software Foundation, either version 3 of the License, or +// (at your option) any later version. +// +// This source file is distributed in the hope that it will be useful, +// but WITHOUT ANY WARRANTY; without even the implied warranty of +// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +// GNU General Public License for more details. +// +// You should have received a copy of the GNU General Public License +// along with this program. If not, see . + +// TODO: Delay vsync one line + +module scandoubler #(parameter LENGTH, parameter HALF_DEPTH) +( + // system interface + input clk_sys, + input ce_pix, + input ce_pix_actual, + + input hq2x, + + // shifter video interface + input hs_in, + input vs_in, + input line_start, + + input [DWIDTH:0] r_in, + input [DWIDTH:0] g_in, + input [DWIDTH:0] b_in, + input mono, + + // output interface + output reg hs_out, + output vs_out, + output [DWIDTH:0] r_out, + output [DWIDTH:0] g_out, + output [DWIDTH:0] b_out +); + + +localparam DWIDTH = HALF_DEPTH ? 2 : 5; + +assign vs_out = vs_in; + +reg [2:0] phase; +reg [2:0] ce_div; +reg [7:0] pix_len = 0; +wire [7:0] pl = pix_len + 1'b1; + +reg ce_x1, ce_x4; +reg req_line_reset; +wire ls_in = hs_in | line_start; +always @(negedge clk_sys) begin + reg old_ce; + reg [2:0] ce_cnt; + + reg [7:0] pixsz2, pixsz4 = 0; + + old_ce <= ce_pix; + if(~&pix_len) pix_len <= pix_len + 1'd1; + + ce_x4 <= 0; + ce_x1 <= 0; + + // use such odd comparison to place c_x4 evenly if master clock isn't multiple 4. + if((pl == pixsz4) || (pl == pixsz2) || (pl == (pixsz2+pixsz4))) begin + phase <= phase + 1'd1; + ce_x4 <= 1; + end + + if(~old_ce & ce_pix) begin + pixsz2 <= {1'b0, pl[7:1]}; + pixsz4 <= {2'b00, pl[7:2]}; + ce_x1 <= 1; + ce_x4 <= 1; + pix_len <= 0; + phase <= phase + 1'd1; + + ce_cnt <= ce_cnt + 1'd1; + if(ce_pix_actual) begin + phase <= 0; + ce_div <= ce_cnt + 1'd1; + ce_cnt <= 0; + req_line_reset <= 0; + end + + if(ls_in) req_line_reset <= 1; + end +end + +reg ce_sd; +always @(*) begin + case(ce_div) + 2: ce_sd = !phase[0]; + 4: ce_sd = !phase[1:0]; + default: ce_sd <= 1; + endcase +end + +localparam AWIDTH = `BITS_TO_FIT(LENGTH); +Hq2x #(.LENGTH(LENGTH), .HALF_DEPTH(HALF_DEPTH)) Hq2x +( + .clk(clk_sys), + .ce_x4(ce_x4 & ce_sd), + .inputpixel({b_in,g_in,r_in}), + .mono(mono), + .disable_hq2x(~hq2x), + .reset_frame(vs_in), + .reset_line(req_line_reset), + .read_y(sd_line), + .read_x(sd_h_actual), + .outpixel({b_out,g_out,r_out}) +); + +reg [10:0] sd_h_actual; +always @(*) begin + case(ce_div) + 2: sd_h_actual = sd_h[10:1]; + 4: sd_h_actual = sd_h[10:2]; + default: sd_h_actual = sd_h; + endcase +end + +reg [10:0] sd_h; +reg [1:0] sd_line; +always @(posedge clk_sys) begin + + reg [11:0] hs_max,hs_rise,hs_ls; + reg [10:0] hcnt; + reg [11:0] sd_hcnt; + + reg hs, hs2, vs, ls; + + if(ce_x1) begin + hs <= hs_in; + ls <= ls_in; + + if(ls && !ls_in) hs_ls <= {hcnt,1'b1}; + + // falling edge of hsync indicates start of line + if(hs && !hs_in) begin + hs_max <= {hcnt,1'b1}; + hcnt <= 0; + if(ls && !ls_in) hs_ls <= {10'd0,1'b1}; + end else begin + hcnt <= hcnt + 1'd1; + end + + // save position of rising edge + if(!hs && hs_in) hs_rise <= {hcnt,1'b1}; + + vs <= vs_in; + if(vs && ~vs_in) sd_line <= 0; + end + + if(ce_x4) begin + hs2 <= hs_in; + + // output counter synchronous to input and at twice the rate + sd_hcnt <= sd_hcnt + 1'd1; + sd_h <= sd_h + 1'd1; + if(hs2 && !hs_in) sd_hcnt <= hs_max; + if(sd_hcnt == hs_max) sd_hcnt <= 0; + + // replicate horizontal sync at twice the speed + if(sd_hcnt == hs_max) hs_out <= 0; + if(sd_hcnt == hs_rise) hs_out <= 1; + + if(sd_hcnt == hs_ls) sd_h <= 0; + if(sd_hcnt == hs_ls) sd_line <= sd_line + 1'd1; + end +end + +endmodule diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/cpu_z80.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/cpu_z80.v new file mode 100644 index 00000000..cf6c6811 --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/cpu_z80.v @@ -0,0 +1,74 @@ +module cpu_z80( + input CLK, + input nRESET, + inout [7:0] DATA_BIDIR, + output [15:0] ADDRESS, + output reg nIORQ, nMREQ, + output reg nRD, nWR, + input nINT, nNMI +); + + reg [7:0] DATA_IN_REG; + + wire [7:0] DATA_IN; + wire [7:0] DATA_OUT; + + wire [6:0] T_STATE; + wire [6:0] M_CYCLE; + wire nINTCYCLE; + wire NO_READ; + wire WRITE; + wire IORQ; + + assign #1 DATA_BIDIR = nWR ? 8'bzzzzzzzz : DATA_OUT; + assign DATA_IN = nRD ? 8'bzzzzzzzz : DATA_BIDIR; + + tv80_core TV80( , IORQ, NO_READ, WRITE, , , , ADDRESS, DATA_OUT, M_CYCLE, + T_STATE, nINTCYCLE, , , nRESET, CLK, 1'b1, 1'b1, + nINT, nNMI, 1'b1, DATA_IN, DATA_IN_REG); + + always @(posedge CLK) + begin + if (!nRESET) + begin + nRD <= #1 1'b1; + nWR <= #1 1'b1; + nIORQ <= #1 1'b1; + nMREQ <= #1 1'b1; + DATA_IN_REG <= #1 8'b00000000; + end + else + begin + nRD <= #1 1'b1; + nWR <= #1 1'b1; + nIORQ <= #1 1'b1; + nMREQ <= #1 1'b1; + if (M_CYCLE[0]) + begin + if (T_STATE[1]) + begin + nRD <= #1 ~nINTCYCLE; + nMREQ <= #1 ~nINTCYCLE; + nIORQ <= #1 nINTCYCLE; + end + end + else + begin + if ((T_STATE[1]) && NO_READ == 1'b0 && WRITE == 1'b0) + begin + nRD <= #1 1'b0; + nIORQ <= #1 ~IORQ; + nMREQ <= #1 IORQ; + end + if ((T_STATE[1]) && WRITE == 1'b1) + begin + nWR <= #1 1'b0; + nIORQ <= #1 ~IORQ; + nMREQ <= #1 IORQ; + end + end + if (T_STATE[2]) DATA_IN_REG <= #1 DATA_IN; + end + end + +endmodule diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_alu.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_alu.v new file mode 100644 index 00000000..f90bc70a --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_alu.v @@ -0,0 +1,442 @@ +// +// TV80 8-Bit Microprocessor Core +// Based on the VHDL T80 core by Daniel Wallner (jesus@opencores.org) +// +// Copyright (c) 2004 Guy Hutchison (ghutchis@opencores.org) +// +// Permission is hereby granted, free of charge, to any person obtaining a +// copy of this software and associated documentation files (the "Software"), +// to deal in the Software without restriction, including without limitation +// the rights to use, copy, modify, merge, publish, distribute, sublicense, +// and/or sell copies of the Software, and to permit persons to whom the +// Software is furnished to do so, subject to the following conditions: +// +// The above copyright notice and this permission notice shall be included +// in all copies or substantial portions of the Software. +// +// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +// MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +// IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY +// CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, +// TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE +// SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. + +module tv80_alu (/*AUTOARG*/ + // Outputs + Q, F_Out, + // Inputs + Arith16, Z16, ALU_Op, IR, ISet, BusA, BusB, F_In + ); + + parameter Mode = 0; + parameter Flag_C = 0; + parameter Flag_N = 1; + parameter Flag_P = 2; + parameter Flag_X = 3; + parameter Flag_H = 4; + parameter Flag_Y = 5; + parameter Flag_Z = 6; + parameter Flag_S = 7; + + input Arith16; + input Z16; + input [3:0] ALU_Op ; + input [5:0] IR; + input [1:0] ISet; + input [7:0] BusA; + input [7:0] BusB; + input [7:0] F_In; + output [7:0] Q; + output [7:0] F_Out; + reg [7:0] Q; + reg [7:0] F_Out; + + function [4:0] AddSub4; + input [3:0] A; + input [3:0] B; + input Sub; + input Carry_In; + begin + AddSub4 = { 1'b0, A } + { 1'b0, (Sub)?~B:B } + {4'h0,Carry_In}; + end + endfunction // AddSub4 + + function [3:0] AddSub3; + input [2:0] A; + input [2:0] B; + input Sub; + input Carry_In; + begin + AddSub3 = { 1'b0, A } + { 1'b0, (Sub)?~B:B } + {3'h0,Carry_In}; + end + endfunction // AddSub4 + + function [1:0] AddSub1; + input A; + input B; + input Sub; + input Carry_In; + begin + AddSub1 = { 1'b0, A } + { 1'b0, (Sub)?~B:B } + {1'h0,Carry_In}; + end + endfunction // AddSub4 + + // AddSub variables (temporary signals) + reg UseCarry; + reg Carry7_v; + reg OverFlow_v; + reg HalfCarry_v; + reg Carry_v; + reg [7:0] Q_v; + + reg [7:0] BitMask; + + + always @(/*AUTOSENSE*/ALU_Op or BusA or BusB or F_In or IR) + begin + case (IR[5:3]) + 3'b000 : BitMask = 8'b00000001; + 3'b001 : BitMask = 8'b00000010; + 3'b010 : BitMask = 8'b00000100; + 3'b011 : BitMask = 8'b00001000; + 3'b100 : BitMask = 8'b00010000; + 3'b101 : BitMask = 8'b00100000; + 3'b110 : BitMask = 8'b01000000; + default: BitMask = 8'b10000000; + endcase // case(IR[5:3]) + + UseCarry = ~ ALU_Op[2] && ALU_Op[0]; + { HalfCarry_v, Q_v[3:0] } = AddSub4(BusA[3:0], BusB[3:0], ALU_Op[1], ALU_Op[1] ^ (UseCarry && F_In[Flag_C]) ); + { Carry7_v, Q_v[6:4] } = AddSub3(BusA[6:4], BusB[6:4], ALU_Op[1], HalfCarry_v); + { Carry_v, Q_v[7] } = AddSub1(BusA[7], BusB[7], ALU_Op[1], Carry7_v); + OverFlow_v = Carry_v ^ Carry7_v; + end // always @ * + + reg [7:0] Q_t; + reg [8:0] DAA_Q; + + always @ (/*AUTOSENSE*/ALU_Op or Arith16 or BitMask or BusA or BusB + or Carry_v or F_In or HalfCarry_v or IR or ISet + or OverFlow_v or Q_v or Z16) + begin + Q_t = 8'hxx; + DAA_Q = {9{1'bx}}; + + F_Out = F_In; + case (ALU_Op) + 4'b0000, 4'b0001, 4'b0010, 4'b0011, 4'b0100, 4'b0101, 4'b0110, 4'b0111 : + begin + F_Out[Flag_N] = 1'b0; + F_Out[Flag_C] = 1'b0; + + case (ALU_Op[2:0]) + + 3'b000, 3'b001 : // ADD, ADC + begin + Q_t = Q_v; + F_Out[Flag_C] = Carry_v; + F_Out[Flag_H] = HalfCarry_v; + F_Out[Flag_P] = OverFlow_v; + end + + 3'b010, 3'b011, 3'b111 : // SUB, SBC, CP + begin + Q_t = Q_v; + F_Out[Flag_N] = 1'b1; + F_Out[Flag_C] = ~ Carry_v; + F_Out[Flag_H] = ~ HalfCarry_v; + F_Out[Flag_P] = OverFlow_v; + end + + 3'b100 : // AND + begin + Q_t[7:0] = BusA & BusB; + F_Out[Flag_H] = 1'b1; + end + + 3'b101 : // XOR + begin + Q_t[7:0] = BusA ^ BusB; + F_Out[Flag_H] = 1'b0; + end + + default : // OR 3'b110 + begin + Q_t[7:0] = BusA | BusB; + F_Out[Flag_H] = 1'b0; + end + + endcase // case(ALU_OP[2:0]) + + if (ALU_Op[2:0] == 3'b111 ) + begin // CP + F_Out[Flag_X] = BusB[3]; + F_Out[Flag_Y] = BusB[5]; + end + else + begin + F_Out[Flag_X] = Q_t[3]; + F_Out[Flag_Y] = Q_t[5]; + end + + if (Q_t[7:0] == 8'b00000000 ) + begin + F_Out[Flag_Z] = 1'b1; + if (Z16 == 1'b1 ) + begin + F_Out[Flag_Z] = F_In[Flag_Z]; // 16 bit ADC,SBC + end + end + else + begin + F_Out[Flag_Z] = 1'b0; + end // else: !if(Q_t[7:0] == 8'b00000000 ) + + F_Out[Flag_S] = Q_t[7]; + case (ALU_Op[2:0]) + 3'b000, 3'b001, 3'b010, 3'b011, 3'b111 : // ADD, ADC, SUB, SBC, CP + ; + + default : + F_Out[Flag_P] = ~(^Q_t); + endcase // case(ALU_Op[2:0]) + + if (Arith16 == 1'b1 ) + begin + F_Out[Flag_S] = F_In[Flag_S]; + F_Out[Flag_Z] = F_In[Flag_Z]; + F_Out[Flag_P] = F_In[Flag_P]; + end + end // case: 4'b0000, 4'b0001, 4'b0010, 4'b0011, 4'b0100, 4'b0101, 4'b0110, 4'b0111 + + 4'b1100 : + begin + // DAA + F_Out[Flag_H] = F_In[Flag_H]; + F_Out[Flag_C] = F_In[Flag_C]; + DAA_Q[7:0] = BusA; + DAA_Q[8] = 1'b0; + if (F_In[Flag_N] == 1'b0 ) + begin + // After addition + // Alow > 9 || H == 1 + if (DAA_Q[3:0] > 9 || F_In[Flag_H] == 1'b1 ) + begin + if ((DAA_Q[3:0] > 9) ) + begin + F_Out[Flag_H] = 1'b1; + end + else + begin + F_Out[Flag_H] = 1'b0; + end + DAA_Q = DAA_Q + 6; + end // if (DAA_Q[3:0] > 9 || F_In[Flag_H] == 1'b1 ) + + // new Ahigh > 9 || C == 1 + if (DAA_Q[8:4] > 9 || F_In[Flag_C] == 1'b1 ) + begin + DAA_Q = DAA_Q + 96; // 0x60 + end + end + else + begin + // After subtraction + if (DAA_Q[3:0] > 9 || F_In[Flag_H] == 1'b1 ) + begin + if (DAA_Q[3:0] > 5 ) + begin + F_Out[Flag_H] = 1'b0; + end + DAA_Q[7:0] = DAA_Q[7:0] - 6; + end + if (BusA > 153 || F_In[Flag_C] == 1'b1 ) + begin + DAA_Q = DAA_Q - 352; // 0x160 + end + end // else: !if(F_In[Flag_N] == 1'b0 ) + + F_Out[Flag_X] = DAA_Q[3]; + F_Out[Flag_Y] = DAA_Q[5]; + F_Out[Flag_C] = F_In[Flag_C] || DAA_Q[8]; + Q_t = DAA_Q[7:0]; + + if (DAA_Q[7:0] == 8'b00000000 ) + begin + F_Out[Flag_Z] = 1'b1; + end + else + begin + F_Out[Flag_Z] = 1'b0; + end + + F_Out[Flag_S] = DAA_Q[7]; + F_Out[Flag_P] = ~ (^DAA_Q); + end // case: 4'b1100 + + 4'b1101, 4'b1110 : + begin + // RLD, RRD + Q_t[7:4] = BusA[7:4]; + if (ALU_Op[0] == 1'b1 ) + begin + Q_t[3:0] = BusB[7:4]; + end + else + begin + Q_t[3:0] = BusB[3:0]; + end + F_Out[Flag_H] = 1'b0; + F_Out[Flag_N] = 1'b0; + F_Out[Flag_X] = Q_t[3]; + F_Out[Flag_Y] = Q_t[5]; + if (Q_t[7:0] == 8'b00000000 ) + begin + F_Out[Flag_Z] = 1'b1; + end + else + begin + F_Out[Flag_Z] = 1'b0; + end + F_Out[Flag_S] = Q_t[7]; + F_Out[Flag_P] = ~(^Q_t); + end // case: when 4'b1101, 4'b1110 + + 4'b1001 : + begin + // BIT + Q_t[7:0] = BusB & BitMask; + F_Out[Flag_S] = Q_t[7]; + if (Q_t[7:0] == 8'b00000000 ) + begin + F_Out[Flag_Z] = 1'b1; + F_Out[Flag_P] = 1'b1; + end + else + begin + F_Out[Flag_Z] = 1'b0; + F_Out[Flag_P] = 1'b0; + end + F_Out[Flag_H] = 1'b1; + F_Out[Flag_N] = 1'b0; + F_Out[Flag_X] = 1'b0; + F_Out[Flag_Y] = 1'b0; + if (IR[2:0] != 3'b110 ) + begin + F_Out[Flag_X] = BusB[3]; + F_Out[Flag_Y] = BusB[5]; + end + end // case: when 4'b1001 + + 4'b1010 : + // SET + Q_t[7:0] = BusB | BitMask; + + 4'b1011 : + // RES + Q_t[7:0] = BusB & ~ BitMask; + + 4'b1000 : + begin + // ROT + case (IR[5:3]) + 3'b000 : // RLC + begin + Q_t[7:1] = BusA[6:0]; + Q_t[0] = BusA[7]; + F_Out[Flag_C] = BusA[7]; + end + + 3'b010 : // RL + begin + Q_t[7:1] = BusA[6:0]; + Q_t[0] = F_In[Flag_C]; + F_Out[Flag_C] = BusA[7]; + end + + 3'b001 : // RRC + begin + Q_t[6:0] = BusA[7:1]; + Q_t[7] = BusA[0]; + F_Out[Flag_C] = BusA[0]; + end + + 3'b011 : // RR + begin + Q_t[6:0] = BusA[7:1]; + Q_t[7] = F_In[Flag_C]; + F_Out[Flag_C] = BusA[0]; + end + + 3'b100 : // SLA + begin + Q_t[7:1] = BusA[6:0]; + Q_t[0] = 1'b0; + F_Out[Flag_C] = BusA[7]; + end + + 3'b110 : // SLL (Undocumented) / SWAP + begin + if (Mode == 3 ) + begin + Q_t[7:4] = BusA[3:0]; + Q_t[3:0] = BusA[7:4]; + F_Out[Flag_C] = 1'b0; + end + else + begin + Q_t[7:1] = BusA[6:0]; + Q_t[0] = 1'b1; + F_Out[Flag_C] = BusA[7]; + end // else: !if(Mode == 3 ) + end // case: 3'b110 + + 3'b101 : // SRA + begin + Q_t[6:0] = BusA[7:1]; + Q_t[7] = BusA[7]; + F_Out[Flag_C] = BusA[0]; + end + + default : // SRL + begin + Q_t[6:0] = BusA[7:1]; + Q_t[7] = 1'b0; + F_Out[Flag_C] = BusA[0]; + end + endcase // case(IR[5:3]) + + F_Out[Flag_H] = 1'b0; + F_Out[Flag_N] = 1'b0; + F_Out[Flag_X] = Q_t[3]; + F_Out[Flag_Y] = Q_t[5]; + F_Out[Flag_S] = Q_t[7]; + if (Q_t[7:0] == 8'b00000000 ) + begin + F_Out[Flag_Z] = 1'b1; + end + else + begin + F_Out[Flag_Z] = 1'b0; + end + F_Out[Flag_P] = ~(^Q_t); + + if (ISet == 2'b00 ) + begin + F_Out[Flag_P] = F_In[Flag_P]; + F_Out[Flag_S] = F_In[Flag_S]; + F_Out[Flag_Z] = F_In[Flag_Z]; + end + end // case: 4'b1000 + + + default : + ; + + endcase // case(ALU_Op) + + Q = Q_t; + end // always @ (Arith16, ALU_OP, F_In, BusA, BusB, IR, Q_v, Carry_v, HalfCarry_v, OverFlow_v, BitMask, ISet, Z16) + +endmodule // T80_ALU diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_core.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_core.v new file mode 100644 index 00000000..33fd726b --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_core.v @@ -0,0 +1,1391 @@ +`timescale 1ns/1ns + +// +// TV80 8-Bit Microprocessor Core +// Based on the VHDL T80 core by Daniel Wallner (jesus@opencores.org) +// +// Copyright (c) 2004 Guy Hutchison (ghutchis@opencores.org) +// +// Permission is hereby granted, free of charge, to any person obtaining a +// copy of this software and associated documentation files (the "Software"), +// to deal in the Software without restriction, including without limitation +// the rights to use, copy, modify, merge, publish, distribute, sublicense, +// and/or sell copies of the Software, and to permit persons to whom the +// Software is furnished to do so, subject to the following conditions: +// +// The above copyright notice and this permission notice shall be included +// in all copies or substantial portions of the Software. +// +// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +// MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +// IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY +// CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, +// TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE +// SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. + +module tv80_core (/*AUTOARG*/ + // Outputs + m1_n, iorq, no_read, write, rfsh_n, halt_n, busak_n, A, dout, mc, + ts, intcycle_n, IntE, stop, + // Inputs + reset_n, clk, cen, wait_n, int_n, nmi_n, busrq_n, dinst, di + ); + // Beginning of automatic inputs (from unused autoinst inputs) + // End of automatics + + parameter Mode = 0; // 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + parameter IOWait = 1; // 0 => Single cycle I/O, 1 => Std I/O cycle + parameter Flag_C = 0; + parameter Flag_N = 1; + parameter Flag_P = 2; + parameter Flag_X = 3; + parameter Flag_H = 4; + parameter Flag_Y = 5; + parameter Flag_Z = 6; + parameter Flag_S = 7; + + input reset_n; + input clk; + input cen; + input wait_n; + input int_n; + input nmi_n; + input busrq_n; + output m1_n; + output iorq; + output no_read; + output write; + output rfsh_n; + output halt_n; + output busak_n; + output [15:0] A; + input [7:0] dinst; + input [7:0] di; + output [7:0] dout; + output [6:0] mc; + output [6:0] ts; + output intcycle_n; + output IntE; + output stop; + + reg m1_n; + reg iorq; +`ifdef TV80_REFRESH + reg rfsh_n; +`endif + reg halt_n; + reg busak_n; + reg [15:0] A; + reg [7:0] dout; + reg [6:0] mc; + reg [6:0] ts; + reg intcycle_n; + reg IntE; + reg stop; + + parameter aNone = 3'b111; + parameter aBC = 3'b000; + parameter aDE = 3'b001; + parameter aXY = 3'b010; + parameter aIOA = 3'b100; + parameter aSP = 3'b101; + parameter aZI = 3'b110; + + // Registers + reg [7:0] ACC, F; + reg [7:0] Ap, Fp; + reg [7:0] I; +`ifdef TV80_REFRESH + reg [7:0] R; +`endif + reg [15:0] SP, PC; + reg [7:0] RegDIH; + reg [7:0] RegDIL; + wire [15:0] RegBusA; + wire [15:0] RegBusB; + wire [15:0] RegBusC; + reg [2:0] RegAddrA_r; + reg [2:0] RegAddrA; + reg [2:0] RegAddrB_r; + reg [2:0] RegAddrB; + reg [2:0] RegAddrC; + reg RegWEH; + reg RegWEL; + reg Alternate; + + // Help Registers + reg [15:0] TmpAddr; // Temporary address register + reg [7:0] IR; // Instruction register + reg [1:0] ISet; // Instruction set selector + reg [15:0] RegBusA_r; + + reg [15:0] ID16; + reg [7:0] Save_Mux; + + reg [6:0] tstate; + reg [6:0] mcycle; + reg last_mcycle, last_tstate; + reg IntE_FF1; + reg IntE_FF2; + reg Halt_FF; + reg BusReq_s; + reg BusAck; + reg ClkEn; + reg NMI_s; + reg INT_s; + reg [1:0] IStatus; + + reg [7:0] DI_Reg; + reg T_Res; + reg [1:0] XY_State; + reg [2:0] Pre_XY_F_M; + reg NextIs_XY_Fetch; + reg XY_Ind; + reg No_BTR; + reg BTR_r; + reg Auto_Wait; + reg Auto_Wait_t1; + reg Auto_Wait_t2; + reg IncDecZ; + + // ALU signals + reg [7:0] BusB; + reg [7:0] BusA; + wire [7:0] ALU_Q; + wire [7:0] F_Out; + + // Registered micro code outputs + reg [4:0] Read_To_Reg_r; + reg Arith16_r; + reg Z16_r; + reg [3:0] ALU_Op_r; + reg Save_ALU_r; + reg PreserveC_r; + reg [2:0] mcycles; + + // Micro code outputs + wire [2:0] mcycles_d; + wire [2:0] tstates; + reg IntCycle; + reg NMICycle; + wire Inc_PC; + wire Inc_WZ; + wire [3:0] IncDec_16; + wire [1:0] Prefix; + wire Read_To_Acc; + wire Read_To_Reg; + wire [3:0] Set_BusB_To; + wire [3:0] Set_BusA_To; + wire [3:0] ALU_Op; + wire Save_ALU; + wire PreserveC; + wire Arith16; + wire [2:0] Set_Addr_To; + wire Jump; + wire JumpE; + wire JumpXY; + wire Call; + wire RstP; + wire LDZ; + wire LDW; + wire LDSPHL; + wire iorq_i; + wire [2:0] Special_LD; + wire ExchangeDH; + wire ExchangeRp; + wire ExchangeAF; + wire ExchangeRS; + wire I_DJNZ; + wire I_CPL; + wire I_CCF; + wire I_SCF; + wire I_RETN; + wire I_BT; + wire I_BC; + wire I_BTR; + wire I_RLD; + wire I_RRD; + wire I_INRC; + wire SetDI; + wire SetEI; + wire [1:0] IMode; + wire Halt; + + reg [15:0] PC16; + reg [15:0] PC16_B; + reg [15:0] SP16, SP16_A, SP16_B; + reg [15:0] ID16_B; + reg Oldnmi_n; + + tv80_mcode #(Mode, Flag_C, Flag_N, Flag_P, Flag_X, Flag_H, Flag_Y, Flag_Z, Flag_S) i_mcode + ( + .IR (IR), + .ISet (ISet), + .MCycle (mcycle), + .F (F), + .NMICycle (NMICycle), + .IntCycle (IntCycle), + .MCycles (mcycles_d), + .TStates (tstates), + .Prefix (Prefix), + .Inc_PC (Inc_PC), + .Inc_WZ (Inc_WZ), + .IncDec_16 (IncDec_16), + .Read_To_Acc (Read_To_Acc), + .Read_To_Reg (Read_To_Reg), + .Set_BusB_To (Set_BusB_To), + .Set_BusA_To (Set_BusA_To), + .ALU_Op (ALU_Op), + .Save_ALU (Save_ALU), + .PreserveC (PreserveC), + .Arith16 (Arith16), + .Set_Addr_To (Set_Addr_To), + .IORQ (iorq_i), + .Jump (Jump), + .JumpE (JumpE), + .JumpXY (JumpXY), + .Call (Call), + .RstP (RstP), + .LDZ (LDZ), + .LDW (LDW), + .LDSPHL (LDSPHL), + .Special_LD (Special_LD), + .ExchangeDH (ExchangeDH), + .ExchangeRp (ExchangeRp), + .ExchangeAF (ExchangeAF), + .ExchangeRS (ExchangeRS), + .I_DJNZ (I_DJNZ), + .I_CPL (I_CPL), + .I_CCF (I_CCF), + .I_SCF (I_SCF), + .I_RETN (I_RETN), + .I_BT (I_BT), + .I_BC (I_BC), + .I_BTR (I_BTR), + .I_RLD (I_RLD), + .I_RRD (I_RRD), + .I_INRC (I_INRC), + .SetDI (SetDI), + .SetEI (SetEI), + .IMode (IMode), + .Halt (Halt), + .NoRead (no_read), + .Write (write) + ); + + tv80_alu #(Mode, Flag_C, Flag_N, Flag_P, Flag_X, Flag_H, Flag_Y, Flag_Z, Flag_S) i_alu + ( + .Arith16 (Arith16_r), + .Z16 (Z16_r), + .ALU_Op (ALU_Op_r), + .IR (IR[5:0]), + .ISet (ISet), + .BusA (BusA), + .BusB (BusB), + .F_In (F), + .Q (ALU_Q), + .F_Out (F_Out) + ); + + function [6:0] number_to_bitvec; + input [2:0] num; + begin + case (num) + 1 : number_to_bitvec = 7'b0000001; + 2 : number_to_bitvec = 7'b0000010; + 3 : number_to_bitvec = 7'b0000100; + 4 : number_to_bitvec = 7'b0001000; + 5 : number_to_bitvec = 7'b0010000; + 6 : number_to_bitvec = 7'b0100000; + 7 : number_to_bitvec = 7'b1000000; + default : number_to_bitvec = 7'bx; + endcase // case(num) + end + endfunction // number_to_bitvec + + function [2:0] mcyc_to_number; + input [6:0] mcyc; + begin + casez (mcyc) + 7'b1zzzzzz : mcyc_to_number = 3'h7; + 7'b01zzzzz : mcyc_to_number = 3'h6; + 7'b001zzzz : mcyc_to_number = 3'h5; + 7'b0001zzz : mcyc_to_number = 3'h4; + 7'b00001zz : mcyc_to_number = 3'h3; + 7'b000001z : mcyc_to_number = 3'h2; + 7'b0000001 : mcyc_to_number = 3'h1; + default : mcyc_to_number = 3'h1; + endcase + end + endfunction + + always @(/*AUTOSENSE*/mcycle or mcycles or tstate or tstates) + begin + case (mcycles) + 1 : last_mcycle = mcycle[0]; + 2 : last_mcycle = mcycle[1]; + 3 : last_mcycle = mcycle[2]; + 4 : last_mcycle = mcycle[3]; + 5 : last_mcycle = mcycle[4]; + 6 : last_mcycle = mcycle[5]; + 7 : last_mcycle = mcycle[6]; + default : last_mcycle = 1'bx; + endcase // case(mcycles) + + case (tstates) + 0 : last_tstate = tstate[0]; + 1 : last_tstate = tstate[1]; + 2 : last_tstate = tstate[2]; + 3 : last_tstate = tstate[3]; + 4 : last_tstate = tstate[4]; + 5 : last_tstate = tstate[5]; + 6 : last_tstate = tstate[6]; + default : last_tstate = 1'bx; + endcase + end // always @ (... + + + always @(/*AUTOSENSE*/ALU_Q or BusAck or BusB or DI_Reg + or ExchangeRp or IR or Save_ALU_r or Set_Addr_To or XY_Ind + or XY_State or cen or last_tstate or mcycle) + begin + ClkEn = cen && ~ BusAck; + + if (last_tstate) + T_Res = 1'b1; + else T_Res = 1'b0; + + if (XY_State != 2'b00 && XY_Ind == 1'b0 && + ((Set_Addr_To == aXY) || + (mcycle[0] && IR == 8'b11001011) || + (mcycle[0] && IR == 8'b00110110))) + NextIs_XY_Fetch = 1'b1; + else + NextIs_XY_Fetch = 1'b0; + + if (ExchangeRp) + Save_Mux = BusB; + else if (!Save_ALU_r) + Save_Mux = DI_Reg; + else + Save_Mux = ALU_Q; + end // always @ * + + always @ (posedge clk or negedge reset_n) + begin + if (reset_n == 1'b0 ) + begin + PC <= #1 0; // Program Counter + A <= #1 0; + TmpAddr <= #1 0; + IR <= #1 8'b00000000; + ISet <= #1 2'b00; + XY_State <= #1 2'b00; + IStatus <= #1 2'b00; + mcycles <= #1 3'b000; + dout <= #1 8'b00000000; + + ACC <= #1 8'hFF; + F <= #1 8'hFF; + Ap <= #1 8'hFF; + Fp <= #1 8'hFF; + I <= #1 0; + `ifdef TV80_REFRESH + R <= #1 0; + `endif + SP <= #1 16'hFFFF; + Alternate <= #1 1'b0; + + Read_To_Reg_r <= #1 5'b00000; + Arith16_r <= #1 1'b0; + BTR_r <= #1 1'b0; + Z16_r <= #1 1'b0; + ALU_Op_r <= #1 4'b0000; + Save_ALU_r <= #1 1'b0; + PreserveC_r <= #1 1'b0; + XY_Ind <= #1 1'b0; + end + else + begin + + if (ClkEn == 1'b1 ) + begin + + ALU_Op_r <= #1 4'b0000; + Save_ALU_r <= #1 1'b0; + Read_To_Reg_r <= #1 5'b00000; + + mcycles <= #1 mcycles_d; + + if (IMode != 2'b11 ) + begin + IStatus <= #1 IMode; + end + + Arith16_r <= #1 Arith16; + PreserveC_r <= #1 PreserveC; + if (ISet == 2'b10 && ALU_Op[2] == 1'b0 && ALU_Op[0] == 1'b1 && mcycle[2] ) + begin + Z16_r <= #1 1'b1; + end + else + begin + Z16_r <= #1 1'b0; + end + + if (mcycle[0] && (tstate[1] | tstate[2] | tstate[3] )) + begin + // mcycle == 1 && tstate == 1, 2, || 3 + if (tstate[2] && wait_n == 1'b1 ) + begin + `ifdef TV80_REFRESH + if (Mode < 2 ) + begin + A[7:0] <= #1 R; + A[15:8] <= #1 I; + R[6:0] <= #1 R[6:0] + 1; + end + `endif + if (Jump == 1'b0 && Call == 1'b0 && NMICycle == 1'b0 && IntCycle == 1'b0 && ~ (Halt_FF == 1'b1 || Halt == 1'b1) ) + begin + PC <= #1 PC16; + end + + if (IntCycle == 1'b1 && IStatus == 2'b01 ) + begin + IR <= #1 8'b11111111; + end + else if (Halt_FF == 1'b1 || (IntCycle == 1'b1 && IStatus == 2'b10) || NMICycle == 1'b1 ) + begin + IR <= #1 8'b00000000; + TmpAddr[7:0] <= #1 dinst; // Special M1 vector fetch + end + else + begin + IR <= #1 dinst; + end + + ISet <= #1 2'b00; + if (Prefix != 2'b00 ) + begin + if (Prefix == 2'b11 ) + begin + if (IR[5] == 1'b1 ) + begin + XY_State <= #1 2'b10; + end + else + begin + XY_State <= #1 2'b01; + end + end + else + begin + if (Prefix == 2'b10 ) + begin + XY_State <= #1 2'b00; + XY_Ind <= #1 1'b0; + end + ISet <= #1 Prefix; + end + end + else + begin + XY_State <= #1 2'b00; + XY_Ind <= #1 1'b0; + end + end // if (tstate == 2 && wait_n == 1'b1 ) + + + end + else + begin + // either (mcycle > 1) OR (mcycle == 1 AND tstate > 3) + + if (mcycle[5] ) + begin + XY_Ind <= #1 1'b1; + if (Prefix == 2'b01 ) + begin + ISet <= #1 2'b01; + end + end + + if (T_Res == 1'b1 ) + begin + BTR_r <= #1 (I_BT || I_BC || I_BTR) && ~ No_BTR; + if (Jump == 1'b1 ) + begin + A[15:8] <= #1 DI_Reg; + A[7:0] <= #1 TmpAddr[7:0]; + PC[15:8] <= #1 DI_Reg; + PC[7:0] <= #1 TmpAddr[7:0]; + end + else if (JumpXY == 1'b1 ) + begin + A <= #1 RegBusC; + PC <= #1 RegBusC; + end else if (Call == 1'b1 || RstP == 1'b1 ) + begin + A <= #1 TmpAddr; + PC <= #1 TmpAddr; + end + else if (last_mcycle && NMICycle == 1'b1 ) + begin + A <= #1 16'b0000000001100110; + PC <= #1 16'b0000000001100110; + end + else if (mcycle[2] && IntCycle == 1'b1 && IStatus == 2'b10 ) + begin + A[15:8] <= #1 I; + A[7:0] <= #1 TmpAddr[7:0]; + PC[15:8] <= #1 I; + PC[7:0] <= #1 TmpAddr[7:0]; + end + else + begin + case (Set_Addr_To) + aXY : + begin + if (XY_State == 2'b00 ) + begin + A <= #1 RegBusC; + end + else + begin + if (NextIs_XY_Fetch == 1'b1 ) + begin + A <= #1 PC; + end + else + begin + A <= #1 TmpAddr; + end + end // else: !if(XY_State == 2'b00 ) + end // case: aXY + + aIOA : + begin + if (Mode == 3 ) + begin + // Memory map I/O on GBZ80 + A[15:8] <= #1 8'hFF; + end + else if (Mode == 2 ) + begin + // Duplicate I/O address on 8080 + A[15:8] <= #1 DI_Reg; + end + else + begin + A[15:8] <= #1 ACC; + end + A[7:0] <= #1 DI_Reg; + end // case: aIOA + + + aSP : + begin + A <= #1 SP; + end + + aBC : + begin + if (Mode == 3 && iorq_i == 1'b1 ) + begin + // Memory map I/O on GBZ80 + A[15:8] <= #1 8'hFF; + A[7:0] <= #1 RegBusC[7:0]; + end + else + begin + A <= #1 RegBusC; + end + end // case: aBC + + aDE : + begin + A <= #1 RegBusC; + end + + aZI : + begin + if (Inc_WZ == 1'b1 ) + begin + A <= #1 TmpAddr + 1; + end + else + begin + A[15:8] <= #1 DI_Reg; + A[7:0] <= #1 TmpAddr[7:0]; + end + end // case: aZI + + default : + begin + A <= #1 PC; + end + endcase // case(Set_Addr_To) + + end // else: !if(mcycle[2] && IntCycle == 1'b1 && IStatus == 2'b10 ) + + + Save_ALU_r <= #1 Save_ALU; + ALU_Op_r <= #1 ALU_Op; + + if (I_CPL == 1'b1 ) + begin + // CPL + ACC <= #1 ~ ACC; + F[Flag_Y] <= #1 ~ ACC[5]; + F[Flag_H] <= #1 1'b1; + F[Flag_X] <= #1 ~ ACC[3]; + F[Flag_N] <= #1 1'b1; + end + if (I_CCF == 1'b1 ) + begin + // CCF + F[Flag_C] <= #1 ~ F[Flag_C]; + F[Flag_Y] <= #1 ACC[5]; + F[Flag_H] <= #1 F[Flag_C]; + F[Flag_X] <= #1 ACC[3]; + F[Flag_N] <= #1 1'b0; + end + if (I_SCF == 1'b1 ) + begin + // SCF + F[Flag_C] <= #1 1'b1; + F[Flag_Y] <= #1 ACC[5]; + F[Flag_H] <= #1 1'b0; + F[Flag_X] <= #1 ACC[3]; + F[Flag_N] <= #1 1'b0; + end + end // if (T_Res == 1'b1 ) + + + if (tstate[2] && wait_n == 1'b1 ) + begin + if (ISet == 2'b01 && mcycle[6] ) + begin + IR <= #1 dinst; + end + if (JumpE == 1'b1 ) + begin + PC <= #1 PC16; + end + else if (Inc_PC == 1'b1 ) + begin + //PC <= #1 PC + 1; + PC <= #1 PC16; + end + if (BTR_r == 1'b1 ) + begin + //PC <= #1 PC - 2; + PC <= #1 PC16; + end + if (RstP == 1'b1 ) + begin + TmpAddr <= #1 { 10'h0, IR[5:3], 3'h0 }; + //TmpAddr <= #1 (others =>1'b0); + //TmpAddr[5:3] <= #1 IR[5:3]; + end + end + if (tstate[3] && mcycle[5] ) + begin + TmpAddr <= #1 SP16; + end + + if ((tstate[2] && wait_n == 1'b1) || (tstate[4] && mcycle[0]) ) + begin + if (IncDec_16[2:0] == 3'b111 ) + begin + SP <= #1 SP16; + end + end + + if (LDSPHL == 1'b1 ) + begin + SP <= #1 RegBusC; + end + if (ExchangeAF == 1'b1 ) + begin + Ap <= #1 ACC; + ACC <= #1 Ap; + Fp <= #1 F; + F <= #1 Fp; + end + if (ExchangeRS == 1'b1 ) + begin + Alternate <= #1 ~ Alternate; + end + end // else: !if(mcycle == 3'b001 && tstate(2) == 1'b0 ) + + + if (tstate[3] ) + begin + if (LDZ == 1'b1 ) + begin + TmpAddr[7:0] <= #1 DI_Reg; + end + if (LDW == 1'b1 ) + begin + TmpAddr[15:8] <= #1 DI_Reg; + end + + if (Special_LD[2] == 1'b1 ) + begin + case (Special_LD[1:0]) + 2'b00 : + begin + ACC <= #1 I; + F[Flag_P] <= #1 IntE_FF2; + F[Flag_Z] <= (I == 0); + F[Flag_S] <= I[7]; + F[Flag_H] <= 0; + F[Flag_N] <= 0; + end + + 2'b01 : + begin + `ifdef TV80_REFRESH + ACC <= #1 R; + `else + ACC <= #1 0; + `endif + F[Flag_P] <= #1 IntE_FF2; + F[Flag_Z] <= (I == 0); + F[Flag_S] <= I[7]; + F[Flag_H] <= 0; + F[Flag_N] <= 0; + end + + 2'b10 : + I <= #1 ACC; + + `ifdef TV80_REFRESH + default : + R <= #1 ACC; + `else + default : ; + `endif + endcase + end + end // if (tstate == 3 ) + + + if ((I_DJNZ == 1'b0 && Save_ALU_r == 1'b1) || ALU_Op_r == 4'b1001 ) + begin + if (Mode == 3 ) + begin + F[6] <= #1 F_Out[6]; + F[5] <= #1 F_Out[5]; + F[7] <= #1 F_Out[7]; + if (PreserveC_r == 1'b0 ) + begin + F[4] <= #1 F_Out[4]; + end + end + else + begin + F[7:1] <= #1 F_Out[7:1]; + if (PreserveC_r == 1'b0 ) + begin + F[Flag_C] <= #1 F_Out[0]; + end + end + end // if ((I_DJNZ == 1'b0 && Save_ALU_r == 1'b1) || ALU_Op_r == 4'b1001 ) + + if (T_Res == 1'b1 && I_INRC == 1'b1 ) + begin + F[Flag_H] <= #1 1'b0; + F[Flag_N] <= #1 1'b0; + if (DI_Reg[7:0] == 8'b00000000 ) + begin + F[Flag_Z] <= #1 1'b1; + end + else + begin + F[Flag_Z] <= #1 1'b0; + end + F[Flag_S] <= #1 DI_Reg[7]; + F[Flag_P] <= #1 ~ (^DI_Reg[7:0]); + end // if (T_Res == 1'b1 && I_INRC == 1'b1 ) + + + if (tstate[1] && Auto_Wait_t1 == 1'b0 ) + begin + dout <= #1 BusB; + if (I_RLD == 1'b1 ) + begin + dout[3:0] <= #1 BusA[3:0]; + dout[7:4] <= #1 BusB[3:0]; + end + if (I_RRD == 1'b1 ) + begin + dout[3:0] <= #1 BusB[7:4]; + dout[7:4] <= #1 BusA[3:0]; + end + end + + if (T_Res == 1'b1 ) + begin + Read_To_Reg_r[3:0] <= #1 Set_BusA_To; + Read_To_Reg_r[4] <= #1 Read_To_Reg; + if (Read_To_Acc == 1'b1 ) + begin + Read_To_Reg_r[3:0] <= #1 4'b0111; + Read_To_Reg_r[4] <= #1 1'b1; + end + end + + if (tstate[1] && I_BT == 1'b1 ) + begin + F[Flag_X] <= #1 ALU_Q[3]; + F[Flag_Y] <= #1 ALU_Q[1]; + F[Flag_H] <= #1 1'b0; + F[Flag_N] <= #1 1'b0; + end + if (I_BC == 1'b1 || I_BT == 1'b1 ) + begin + F[Flag_P] <= #1 IncDecZ; + end + + if ((tstate[1] && Save_ALU_r == 1'b0 && Auto_Wait_t1 == 1'b0) || + (Save_ALU_r == 1'b1 && ALU_Op_r != 4'b0111) ) + begin + case (Read_To_Reg_r) + 5'b10111 : + ACC <= #1 Save_Mux; + 5'b10110 : + dout <= #1 Save_Mux; + 5'b11000 : + SP[7:0] <= #1 Save_Mux; + 5'b11001 : + SP[15:8] <= #1 Save_Mux; + 5'b11011 : + F <= #1 Save_Mux; + default : ; + endcase + end // if ((tstate == 1 && Save_ALU_r == 1'b0 && Auto_Wait_t1 == 1'b0) ||... + end // if (ClkEn == 1'b1 ) + end // else: !if(reset_n == 1'b0 ) + end + + + //------------------------------------------------------------------------- + // + // BC('), DE('), HL('), IX && IY + // + //------------------------------------------------------------------------- + always @ (posedge clk) + begin + if (ClkEn == 1'b1 ) + begin + // Bus A / Write + RegAddrA_r <= #1 { Alternate, Set_BusA_To[2:1] }; + if (XY_Ind == 1'b0 && XY_State != 2'b00 && Set_BusA_To[2:1] == 2'b10 ) + begin + RegAddrA_r <= #1 { XY_State[1], 2'b11 }; + end + + // Bus B + RegAddrB_r <= #1 { Alternate, Set_BusB_To[2:1] }; + if (XY_Ind == 1'b0 && XY_State != 2'b00 && Set_BusB_To[2:1] == 2'b10 ) + begin + RegAddrB_r <= #1 { XY_State[1], 2'b11 }; + end + + // Address from register + RegAddrC <= #1 { Alternate, Set_Addr_To[1:0] }; + // Jump (HL), LD SP,HL + if ((JumpXY == 1'b1 || LDSPHL == 1'b1) ) + begin + RegAddrC <= #1 { Alternate, 2'b10 }; + end + if (((JumpXY == 1'b1 || LDSPHL == 1'b1) && XY_State != 2'b00) || (mcycle[5]) ) + begin + RegAddrC <= #1 { XY_State[1], 2'b11 }; + end + + if (I_DJNZ == 1'b1 && Save_ALU_r == 1'b1 && Mode < 2 ) + begin + IncDecZ <= #1 F_Out[Flag_Z]; + end + if ((tstate[2] || (tstate[3] && mcycle[0])) && IncDec_16[2:0] == 3'b100 ) + begin + if (ID16 == 0 ) + begin + IncDecZ <= #1 1'b0; + end + else + begin + IncDecZ <= #1 1'b1; + end + end + + RegBusA_r <= #1 RegBusA; + end + + end // always @ (posedge clk) + + + always @(/*AUTOSENSE*/Alternate or ExchangeDH or IncDec_16 + or RegAddrA_r or RegAddrB_r or XY_State or mcycle or tstate) + begin + if ((tstate[2] || (tstate[3] && mcycle[0] && IncDec_16[2] == 1'b1)) && XY_State == 2'b00) + RegAddrA = { Alternate, IncDec_16[1:0] }; + else if ((tstate[2] || (tstate[3] && mcycle[0] && IncDec_16[2] == 1'b1)) && IncDec_16[1:0] == 2'b10) + RegAddrA = { XY_State[1], 2'b11 }; + else if (ExchangeDH == 1'b1 && tstate[3]) + RegAddrA = { Alternate, 2'b10 }; + else if (ExchangeDH == 1'b1 && tstate[4]) + RegAddrA = { Alternate, 2'b01 }; + else + RegAddrA = RegAddrA_r; + + if (ExchangeDH == 1'b1 && tstate[3]) + RegAddrB = { Alternate, 2'b01 }; + else + RegAddrB = RegAddrB_r; + end // always @ * + + + always @(/*AUTOSENSE*/ALU_Op_r or Auto_Wait_t1 or ExchangeDH + or IncDec_16 or Read_To_Reg_r or Save_ALU_r or mcycle + or tstate or wait_n) + begin + RegWEH = 1'b0; + RegWEL = 1'b0; + if ((tstate[1] && ~Save_ALU_r && ~Auto_Wait_t1) || + (Save_ALU_r && (ALU_Op_r != 4'b0111)) ) + begin + case (Read_To_Reg_r) + 5'b10000 , 5'b10001 , 5'b10010 , 5'b10011 , 5'b10100 , 5'b10101 : + begin + RegWEH = ~ Read_To_Reg_r[0]; + RegWEL = Read_To_Reg_r[0]; + end // UNMATCHED !! + default : ; + endcase // case(Read_To_Reg_r) + + end // if ((tstate == 1 && Save_ALU_r == 1'b0 && Auto_Wait_t1 == 1'b0) ||... + + + if (ExchangeDH && (tstate[3] || tstate[4]) ) + begin + RegWEH = 1'b1; + RegWEL = 1'b1; + end + + if (IncDec_16[2] && ((tstate[2] && wait_n && ~mcycle[0]) || (tstate[3] && mcycle[0])) ) + begin + case (IncDec_16[1:0]) + 2'b00 , 2'b01 , 2'b10 : + begin + RegWEH = 1'b1; + RegWEL = 1'b1; + end // UNMATCHED !! + default : ; + endcase + end + end // always @ * + + + always @(/*AUTOSENSE*/ExchangeDH or ID16 or IncDec_16 or RegBusA_r + or RegBusB or Save_Mux or mcycle or tstate) + begin + RegDIH = Save_Mux; + RegDIL = Save_Mux; + + if (ExchangeDH == 1'b1 && tstate[3] ) + begin + RegDIH = RegBusB[15:8]; + RegDIL = RegBusB[7:0]; + end + else if (ExchangeDH == 1'b1 && tstate[4] ) + begin + RegDIH = RegBusA_r[15:8]; + RegDIL = RegBusA_r[7:0]; + end + else if (IncDec_16[2] == 1'b1 && ((tstate[2] && ~mcycle[0]) || (tstate[3] && mcycle[0])) ) + begin + RegDIH = ID16[15:8]; + RegDIL = ID16[7:0]; + end + end + + tv80_reg i_reg + ( + .clk (clk), + .CEN (ClkEn), + .WEH (RegWEH), + .WEL (RegWEL), + .AddrA (RegAddrA), + .AddrB (RegAddrB), + .AddrC (RegAddrC), + .DIH (RegDIH), + .DIL (RegDIL), + .DOAH (RegBusA[15:8]), + .DOAL (RegBusA[7:0]), + .DOBH (RegBusB[15:8]), + .DOBL (RegBusB[7:0]), + .DOCH (RegBusC[15:8]), + .DOCL (RegBusC[7:0]) + ); + + //------------------------------------------------------------------------- + // + // Buses + // + //------------------------------------------------------------------------- + + always @ (posedge clk) + begin + if (ClkEn == 1'b1 ) + begin + case (Set_BusB_To) + 4'b0111 : + BusB <= #1 ACC; + 4'b0000 , 4'b0001 , 4'b0010 , 4'b0011 , 4'b0100 , 4'b0101 : + begin + if (Set_BusB_To[0] == 1'b1 ) + begin + BusB <= #1 RegBusB[7:0]; + end + else + begin + BusB <= #1 RegBusB[15:8]; + end + end + 4'b0110 : + BusB <= #1 DI_Reg; + 4'b1000 : + BusB <= #1 SP[7:0]; + 4'b1001 : + BusB <= #1 SP[15:8]; + 4'b1010 : + BusB <= #1 8'b00000001; + 4'b1011 : + BusB <= #1 F; + 4'b1100 : + BusB <= #1 PC[7:0]; + 4'b1101 : + BusB <= #1 PC[15:8]; + 4'b1110 : + BusB <= #1 8'b00000000; + default : + BusB <= #1 8'h0; + endcase + + case (Set_BusA_To) + 4'b0111 : + BusA <= #1 ACC; + 4'b0000 , 4'b0001 , 4'b0010 , 4'b0011 , 4'b0100 , 4'b0101 : + begin + if (Set_BusA_To[0] == 1'b1 ) + begin + BusA <= #1 RegBusA[7:0]; + end + else + begin + BusA <= #1 RegBusA[15:8]; + end + end + 4'b0110 : + BusA <= #1 DI_Reg; + 4'b1000 : + BusA <= #1 SP[7:0]; + 4'b1001 : + BusA <= #1 SP[15:8]; + 4'b1010 : + BusA <= #1 8'b00000000; + default : + BusA <= #1 8'h0; + endcase + end + end + + //------------------------------------------------------------------------- + // + // Generate external control signals + // + //------------------------------------------------------------------------- +`ifdef TV80_REFRESH + always @ (posedge clk or negedge reset_n) + begin + if (reset_n == 1'b0 ) + begin + rfsh_n <= #1 1'b1; + end + else + begin + if (cen == 1'b1 ) + begin + if (mcycle[0] && ((tstate[2] && wait_n == 1'b1) || tstate[3]) ) + begin + rfsh_n <= #1 1'b0; + end + else + begin + rfsh_n <= #1 1'b1; + end + end + end + end // always @ (posedge clk or negedge reset_n) +`else // !`ifdef TV80_REFRESH + assign rfsh_n = 1'b1; +`endif + + always @(/*AUTOSENSE*/BusAck or Halt_FF or I_DJNZ or IntCycle + or IntE_FF1 or di or iorq_i or mcycle or tstate) + begin + mc = mcycle; + ts = tstate; + DI_Reg = di; + halt_n = ~ Halt_FF; + busak_n = ~ BusAck; + intcycle_n = ~ IntCycle; + IntE = IntE_FF1; + iorq = iorq_i; + stop = I_DJNZ; + end + + //----------------------------------------------------------------------- + // + // Syncronise inputs + // + //----------------------------------------------------------------------- + + always @ (posedge clk or negedge reset_n) + begin : sync_inputs + if (~reset_n) + begin + BusReq_s <= #1 1'b0; + INT_s <= #1 1'b0; + NMI_s <= #1 1'b0; + Oldnmi_n <= #1 1'b0; + end + else + begin + if (cen == 1'b1 ) + begin + BusReq_s <= #1 ~ busrq_n; + INT_s <= #1 ~ int_n; + if (NMICycle == 1'b1 ) + begin + NMI_s <= #1 1'b0; + end + else if (nmi_n == 1'b0 && Oldnmi_n == 1'b1 ) + begin + NMI_s <= #1 1'b1; + end + Oldnmi_n <= #1 nmi_n; + end + end + end + + //----------------------------------------------------------------------- + // + // Main state machine + // + //----------------------------------------------------------------------- + + always @ (posedge clk or negedge reset_n) + begin + if (reset_n == 1'b0 ) + begin + mcycle <= #1 7'b0000001; + tstate <= #1 7'b0000001; + Pre_XY_F_M <= #1 3'b000; + Halt_FF <= #1 1'b0; + BusAck <= #1 1'b0; + NMICycle <= #1 1'b0; + IntCycle <= #1 1'b0; + IntE_FF1 <= #1 1'b0; + IntE_FF2 <= #1 1'b0; + No_BTR <= #1 1'b0; + Auto_Wait_t1 <= #1 1'b0; + Auto_Wait_t2 <= #1 1'b0; + m1_n <= #1 1'b1; + end + else + begin + if (cen == 1'b1 ) + begin + if (T_Res == 1'b1 ) + begin + Auto_Wait_t1 <= #1 1'b0; + end + else + begin + Auto_Wait_t1 <= #1 Auto_Wait || (iorq_i & ~Auto_Wait_t2); + end + Auto_Wait_t2 <= #1 Auto_Wait_t1 & !T_Res; + No_BTR <= #1 (I_BT && (~ IR[4] || ~ F[Flag_P])) || + (I_BC && (~ IR[4] || F[Flag_Z] || ~ F[Flag_P])) || + (I_BTR && (~ IR[4] || F[Flag_Z])); + if (tstate[2] ) + begin + if (SetEI == 1'b1 ) + begin + if (!NMICycle) + IntE_FF1 <= #1 1'b1; + IntE_FF2 <= #1 1'b1; + end + if (I_RETN == 1'b1 ) + begin + IntE_FF1 <= #1 IntE_FF2; + end + end + if (tstate[3] ) + begin + if (SetDI == 1'b1 ) + begin + IntE_FF1 <= #1 1'b0; + IntE_FF2 <= #1 1'b0; + end + end + if (IntCycle == 1'b1 || NMICycle == 1'b1 ) + begin + Halt_FF <= #1 1'b0; + end + if (mcycle[0] && tstate[2] && wait_n == 1'b1 ) + begin + m1_n <= #1 1'b1; + end + if (BusReq_s == 1'b1 && BusAck == 1'b1 ) + begin + end + else + begin + BusAck <= #1 1'b0; + if (tstate[2] && wait_n == 1'b0 ) + begin + end + else if (T_Res == 1'b1 ) + begin + if (Halt == 1'b1 ) + begin + Halt_FF <= #1 1'b1; + end + if (BusReq_s == 1'b1 ) + begin + BusAck <= #1 1'b1; + end + else + begin + tstate <= #1 7'b0000010; + if (NextIs_XY_Fetch == 1'b1 ) + begin + mcycle <= #1 7'b0100000; + Pre_XY_F_M <= #1 mcyc_to_number(mcycle); + if (IR == 8'b00110110 && Mode == 0 ) + begin + Pre_XY_F_M <= #1 3'b010; + end + end + else if ((mcycle[6]) || (mcycle[5] && Mode == 1 && ISet != 2'b01) ) + begin + mcycle <= #1 number_to_bitvec(Pre_XY_F_M + 1); + end + else if ((last_mcycle) || + No_BTR == 1'b1 || + (mcycle[1] && I_DJNZ == 1'b1 && IncDecZ == 1'b1) ) + begin + m1_n <= #1 1'b0; + mcycle <= #1 7'b0000001; + IntCycle <= #1 1'b0; + NMICycle <= #1 1'b0; + if (NMI_s == 1'b1 && Prefix == 2'b00 ) + begin + NMICycle <= #1 1'b1; + IntE_FF1 <= #1 1'b0; + end + else if ((IntE_FF1 == 1'b1 && INT_s == 1'b1) && Prefix == 2'b00 && SetEI == 1'b0 ) + begin + IntCycle <= #1 1'b1; + IntE_FF1 <= #1 1'b0; + IntE_FF2 <= #1 1'b0; + end + end + else + begin + mcycle <= #1 { mcycle[5:0], mcycle[6] }; + end + end + end + else + begin // verilog has no "nor" operator + if ( ~(Auto_Wait == 1'b1 && Auto_Wait_t2 == 1'b0) && + ~(IOWait == 1 && iorq_i == 1'b1 && Auto_Wait_t1 == 1'b0) ) + begin + tstate <= #1 { tstate[5:0], tstate[6] }; + end + end + end + if (tstate[0]) + begin + m1_n <= #1 1'b0; + end + end + end + end + + always @(/*AUTOSENSE*/BTR_r or DI_Reg or IncDec_16 or JumpE or PC + or RegBusA or RegBusC or SP or tstate) + begin + if (JumpE == 1'b1 ) + begin + PC16_B = { {8{DI_Reg[7]}}, DI_Reg }; + end + else if (BTR_r == 1'b1 ) + begin + PC16_B = -2; + end + else + begin + PC16_B = 1; + end + + if (tstate[3]) + begin + SP16_A = RegBusC; + SP16_B = { {8{DI_Reg[7]}}, DI_Reg }; + end + else + begin + // suspect that ID16 and SP16 could be shared + SP16_A = SP; + + if (IncDec_16[3] == 1'b1) + SP16_B = -1; + else + SP16_B = 1; + end + + if (IncDec_16[3]) + ID16_B = -1; + else + ID16_B = 1; + + ID16 = RegBusA + ID16_B; + PC16 = PC + PC16_B; + SP16 = SP16_A + SP16_B; + end // always @ * + + + always @(/*AUTOSENSE*/IntCycle or NMICycle or mcycle) + begin + Auto_Wait = 1'b0; + if (IntCycle == 1'b1 || NMICycle == 1'b1 ) + begin + if (mcycle[0] ) + begin + Auto_Wait = 1'b1; + end + end + end // always @ * + +endmodule // T80 + diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_mcode.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_mcode.v new file mode 100644 index 00000000..40622d2b --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_mcode.v @@ -0,0 +1,2650 @@ +// +// TV80 8-Bit Microprocessor Core +// Based on the VHDL T80 core by Daniel Wallner (jesus@opencores.org) +// +// Copyright (c) 2004,2007 Guy Hutchison (ghutchis@opencores.org) +// +// Permission is hereby granted, free of charge, to any person obtaining a +// copy of this software and associated documentation files (the "Software"), +// to deal in the Software without restriction, including without limitation +// the rights to use, copy, modify, merge, publish, distribute, sublicense, +// and/or sell copies of the Software, and to permit persons to whom the +// Software is furnished to do so, subject to the following conditions: +// +// The above copyright notice and this permission notice shall be included +// in all copies or substantial portions of the Software. +// +// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +// MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +// IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY +// CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, +// TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE +// SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. + +module tv80_mcode + (/*AUTOARG*/ + // Outputs + MCycles, TStates, Prefix, Inc_PC, Inc_WZ, IncDec_16, Read_To_Reg, + Read_To_Acc, Set_BusA_To, Set_BusB_To, ALU_Op, Save_ALU, PreserveC, + Arith16, Set_Addr_To, IORQ, Jump, JumpE, JumpXY, Call, RstP, LDZ, + LDW, LDSPHL, Special_LD, ExchangeDH, ExchangeRp, ExchangeAF, + ExchangeRS, I_DJNZ, I_CPL, I_CCF, I_SCF, I_RETN, I_BT, I_BC, I_BTR, + I_RLD, I_RRD, I_INRC, SetDI, SetEI, IMode, Halt, NoRead, Write, + // Inputs + IR, ISet, MCycle, F, NMICycle, IntCycle + ); + + parameter Mode = 0; + parameter Flag_C = 0; + parameter Flag_N = 1; + parameter Flag_P = 2; + parameter Flag_X = 3; + parameter Flag_H = 4; + parameter Flag_Y = 5; + parameter Flag_Z = 6; + parameter Flag_S = 7; + + input [7:0] IR; + input [1:0] ISet ; + input [6:0] MCycle ; + input [7:0] F ; + input NMICycle ; + input IntCycle ; + output [2:0] MCycles ; + output [2:0] TStates ; + output [1:0] Prefix ; // None,BC,ED,DD/FD + output Inc_PC ; + output Inc_WZ ; + output [3:0] IncDec_16 ; // BC,DE,HL,SP 0 is inc + output Read_To_Reg ; + output Read_To_Acc ; + output [3:0] Set_BusA_To ; // B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + output [3:0] Set_BusB_To ; // B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + output [3:0] ALU_Op ; + output Save_ALU ; + output PreserveC ; + output Arith16 ; + output [2:0] Set_Addr_To ; // aNone,aXY,aIOA,aSP,aBC,aDE,aZI + output IORQ ; + output Jump ; + output JumpE ; + output JumpXY ; + output Call ; + output RstP ; + output LDZ ; + output LDW ; + output LDSPHL ; + output [2:0] Special_LD ; // A,I;A,R;I,A;R,A;None + output ExchangeDH ; + output ExchangeRp ; + output ExchangeAF ; + output ExchangeRS ; + output I_DJNZ ; + output I_CPL ; + output I_CCF ; + output I_SCF ; + output I_RETN ; + output I_BT ; + output I_BC ; + output I_BTR ; + output I_RLD ; + output I_RRD ; + output I_INRC ; + output SetDI ; + output SetEI ; + output [1:0] IMode ; + output Halt ; + output NoRead ; + output Write ; + + // regs + reg [2:0] MCycles ; + reg [2:0] TStates ; + reg [1:0] Prefix ; // None,BC,ED,DD/FD + reg Inc_PC ; + reg Inc_WZ ; + reg [3:0] IncDec_16 ; // BC,DE,HL,SP 0 is inc + reg Read_To_Reg ; + reg Read_To_Acc ; + reg [3:0] Set_BusA_To ; // B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + reg [3:0] Set_BusB_To ; // B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + reg [3:0] ALU_Op ; + reg Save_ALU ; + reg PreserveC ; + reg Arith16 ; + reg [2:0] Set_Addr_To ; // aNone,aXY,aIOA,aSP,aBC,aDE,aZI + reg IORQ ; + reg Jump ; + reg JumpE ; + reg JumpXY ; + reg Call ; + reg RstP ; + reg LDZ ; + reg LDW ; + reg LDSPHL ; + reg [2:0] Special_LD ; // A,I;A,R;I,A;R,A;None + reg ExchangeDH ; + reg ExchangeRp ; + reg ExchangeAF ; + reg ExchangeRS ; + reg I_DJNZ ; + reg I_CPL ; + reg I_CCF ; + reg I_SCF ; + reg I_RETN ; + reg I_BT ; + reg I_BC ; + reg I_BTR ; + reg I_RLD ; + reg I_RRD ; + reg I_INRC ; + reg SetDI ; + reg SetEI ; + reg [1:0] IMode ; + reg Halt ; + reg NoRead ; + reg Write ; + + parameter aNone = 3'b111; + parameter aBC = 3'b000; + parameter aDE = 3'b001; + parameter aXY = 3'b010; + parameter aIOA = 3'b100; + parameter aSP = 3'b101; + parameter aZI = 3'b110; + // constant aNone : std_logic_vector[2:0] = 3'b000; + // constant aXY : std_logic_vector[2:0] = 3'b001; + // constant aIOA : std_logic_vector[2:0] = 3'b010; + // constant aSP : std_logic_vector[2:0] = 3'b011; + // constant aBC : std_logic_vector[2:0] = 3'b100; + // constant aDE : std_logic_vector[2:0] = 3'b101; + // constant aZI : std_logic_vector[2:0] = 3'b110; + + function is_cc_true; + input [7:0] FF; + input [2:0] cc; + begin + if (Mode == 3 ) + begin + case (cc) + 3'b000 : is_cc_true = FF[7] == 1'b0; // NZ + 3'b001 : is_cc_true = FF[7] == 1'b1; // Z + 3'b010 : is_cc_true = FF[4] == 1'b0; // NC + 3'b011 : is_cc_true = FF[4] == 1'b1; // C + 3'b100 : is_cc_true = 0; + 3'b101 : is_cc_true = 0; + 3'b110 : is_cc_true = 0; + 3'b111 : is_cc_true = 0; + endcase + end + else + begin + case (cc) + 3'b000 : is_cc_true = FF[6] == 1'b0; // NZ + 3'b001 : is_cc_true = FF[6] == 1'b1; // Z + 3'b010 : is_cc_true = FF[0] == 1'b0; // NC + 3'b011 : is_cc_true = FF[0] == 1'b1; // C + 3'b100 : is_cc_true = FF[2] == 1'b0; // PO + 3'b101 : is_cc_true = FF[2] == 1'b1; // PE + 3'b110 : is_cc_true = FF[7] == 1'b0; // P + 3'b111 : is_cc_true = FF[7] == 1'b1; // M + endcase + end + end + endfunction // is_cc_true + + + reg [2:0] DDD; + reg [2:0] SSS; + reg [1:0] DPAIR; + + always @ (/*AUTOSENSE*/F or IR or ISet or IntCycle or MCycle + or NMICycle) + begin + DDD = IR[5:3]; + SSS = IR[2:0]; + DPAIR = IR[5:4]; + + MCycles = 3'b001; + if (MCycle[0] ) + begin + TStates = 3'b100; + end + else + begin + TStates = 3'b011; + end + Prefix = 2'b00; + Inc_PC = 1'b0; + Inc_WZ = 1'b0; + IncDec_16 = 4'b0000; + Read_To_Acc = 1'b0; + Read_To_Reg = 1'b0; + Set_BusB_To = 4'b0000; + Set_BusA_To = 4'b0000; + ALU_Op = { 1'b0, IR[5:3] }; + Save_ALU = 1'b0; + PreserveC = 1'b0; + Arith16 = 1'b0; + IORQ = 1'b0; + Set_Addr_To = aNone; + Jump = 1'b0; + JumpE = 1'b0; + JumpXY = 1'b0; + Call = 1'b0; + RstP = 1'b0; + LDZ = 1'b0; + LDW = 1'b0; + LDSPHL = 1'b0; + Special_LD = 3'b000; + ExchangeDH = 1'b0; + ExchangeRp = 1'b0; + ExchangeAF = 1'b0; + ExchangeRS = 1'b0; + I_DJNZ = 1'b0; + I_CPL = 1'b0; + I_CCF = 1'b0; + I_SCF = 1'b0; + I_RETN = 1'b0; + I_BT = 1'b0; + I_BC = 1'b0; + I_BTR = 1'b0; + I_RLD = 1'b0; + I_RRD = 1'b0; + I_INRC = 1'b0; + SetDI = 1'b0; + SetEI = 1'b0; + IMode = 2'b11; + Halt = 1'b0; + NoRead = 1'b0; + Write = 1'b0; + + case (ISet) + 2'b00 : + begin + + //---------------------------------------------------------------------------- + // + // Unprefixed instructions + // + //---------------------------------------------------------------------------- + + casez (IR) + // 8 BIT LOAD GROUP + 8'b01zzzzzz : + begin + if (IR[5:0] == 6'b110110) + Halt = 1'b1; + else if (IR[2:0] == 3'b110) + begin + // LD r,(HL) + MCycles = 3'b010; + if (MCycle[0]) + Set_Addr_To = aXY; + if (MCycle[1]) + begin + Set_BusA_To[2:0] = DDD; + Read_To_Reg = 1'b1; + end + end // if (IR[2:0] == 3'b110) + else if (IR[5:3] == 3'b110) + begin + // LD (HL),r + MCycles = 3'b010; + if (MCycle[0]) + begin + Set_Addr_To = aXY; + Set_BusB_To[2:0] = SSS; + Set_BusB_To[3] = 1'b0; + end + if (MCycle[1]) + Write = 1'b1; + end // if (IR[5:3] == 3'b110) + else + begin + Set_BusB_To[2:0] = SSS; + ExchangeRp = 1'b1; + Set_BusA_To[2:0] = DDD; + Read_To_Reg = 1'b1; + end // else: !if(IR[5:3] == 3'b110) + end // case: 8'b01zzzzzz + + 8'b00zzz110 : + begin + if (IR[5:3] == 3'b110) + begin + // LD (HL),n + MCycles = 3'b011; + if (MCycle[1]) + begin + Inc_PC = 1'b1; + Set_Addr_To = aXY; + Set_BusB_To[2:0] = SSS; + Set_BusB_To[3] = 1'b0; + end + if (MCycle[2]) + Write = 1'b1; + end // if (IR[5:3] == 3'b110) + else + begin + // LD r,n + MCycles = 3'b010; + if (MCycle[1]) + begin + Inc_PC = 1'b1; + Set_BusA_To[2:0] = DDD; + Read_To_Reg = 1'b1; + end + end + end + + 8'b00001010 : + begin + // LD A,(BC) + MCycles = 3'b010; + if (MCycle[0]) + Set_Addr_To = aBC; + if (MCycle[1]) + Read_To_Acc = 1'b1; + end // case: 8'b00001010 + + 8'b00011010 : + begin + // LD A,(DE) + MCycles = 3'b010; + if (MCycle[0]) + Set_Addr_To = aDE; + if (MCycle[1]) + Read_To_Acc = 1'b1; + end // case: 8'b00011010 + + 8'b00111010 : + begin + if (Mode == 3 ) + begin + // LDD A,(HL) + MCycles = 3'b010; + if (MCycle[0]) + Set_Addr_To = aXY; + if (MCycle[1]) + begin + Read_To_Acc = 1'b1; + IncDec_16 = 4'b1110; + end + end + else + begin + // LD A,(nn) + MCycles = 3'b100; + if (MCycle[1]) + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + if (MCycle[2]) + begin + Set_Addr_To = aZI; + Inc_PC = 1'b1; + end + if (MCycle[3]) + begin + Read_To_Acc = 1'b1; + end + end // else: !if(Mode == 3 ) + end // case: 8'b00111010 + + 8'b00000010 : + begin + // LD (BC),A + MCycles = 3'b010; + if (MCycle[0]) + begin + Set_Addr_To = aBC; + Set_BusB_To = 4'b0111; + end + if (MCycle[1]) + begin + Write = 1'b1; + end + end // case: 8'b00000010 + + 8'b00010010 : + begin + // LD (DE),A + MCycles = 3'b010; + case (1'b1) // MCycle + MCycle[0] : + begin + Set_Addr_To = aDE; + Set_BusB_To = 4'b0111; + end + MCycle[1] : + Write = 1'b1; + default :; + endcase // case(MCycle) + end // case: 8'b00010010 + + 8'b00110010 : + begin + if (Mode == 3 ) + begin + // LDD (HL),A + MCycles = 3'b010; + case (1'b1) // MCycle + MCycle[0] : + begin + Set_Addr_To = aXY; + Set_BusB_To = 4'b0111; + end + MCycle[1] : + begin + Write = 1'b1; + IncDec_16 = 4'b1110; + end + default :; + endcase // case(MCycle) + + end + else + begin + // LD (nn),A + MCycles = 3'b100; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + MCycle[2] : + begin + Set_Addr_To = aZI; + Inc_PC = 1'b1; + Set_BusB_To = 4'b0111; + end + MCycle[3] : + begin + Write = 1'b1; + end + default :; + endcase + end // else: !if(Mode == 3 ) + end // case: 8'b00110010 + + + // 16 BIT LOAD GROUP + 8'b00000001,8'b00010001,8'b00100001,8'b00110001 : + begin + // LD dd,nn + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + Read_To_Reg = 1'b1; + if (DPAIR == 2'b11 ) + begin + Set_BusA_To[3:0] = 4'b1000; + end + else + begin + Set_BusA_To[2:1] = DPAIR; + Set_BusA_To[0] = 1'b1; + end + end // case: 2 + + MCycle[2] : + begin + Inc_PC = 1'b1; + Read_To_Reg = 1'b1; + if (DPAIR == 2'b11 ) + begin + Set_BusA_To[3:0] = 4'b1001; + end + else + begin + Set_BusA_To[2:1] = DPAIR; + Set_BusA_To[0] = 1'b0; + end + end // case: 3 + + default :; + endcase // case(MCycle) + end // case: 8'b00000001,8'b00010001,8'b00100001,8'b00110001 + + 8'b00101010 : + begin + if (Mode == 3 ) + begin + // LDI A,(HL) + MCycles = 3'b010; + case (1'b1) // MCycle + MCycle[0] : + Set_Addr_To = aXY; + MCycle[1] : + begin + Read_To_Acc = 1'b1; + IncDec_16 = 4'b0110; + end + + default :; + endcase + end + else + begin + // LD HL,(nn) + MCycles = 3'b101; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + MCycle[2] : + begin + Set_Addr_To = aZI; + Inc_PC = 1'b1; + LDW = 1'b1; + end + MCycle[3] : + begin + Set_BusA_To[2:0] = 3'b101; // L + Read_To_Reg = 1'b1; + Inc_WZ = 1'b1; + Set_Addr_To = aZI; + end + MCycle[4] : + begin + Set_BusA_To[2:0] = 3'b100; // H + Read_To_Reg = 1'b1; + end + default :; + endcase + end // else: !if(Mode == 3 ) + end // case: 8'b00101010 + + 8'b00100010 : + begin + if (Mode == 3 ) + begin + // LDI (HL),A + MCycles = 3'b010; + case (1'b1) // MCycle + MCycle[0] : + begin + Set_Addr_To = aXY; + Set_BusB_To = 4'b0111; + end + MCycle[1] : + begin + Write = 1'b1; + IncDec_16 = 4'b0110; + end + default :; + endcase + end + else + begin + // LD (nn),HL + MCycles = 3'b101; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + + MCycle[2] : + begin + Set_Addr_To = aZI; + Inc_PC = 1'b1; + LDW = 1'b1; + Set_BusB_To = 4'b0101; // L + end + + MCycle[3] : + begin + Inc_WZ = 1'b1; + Set_Addr_To = aZI; + Write = 1'b1; + Set_BusB_To = 4'b0100; // H + end + MCycle[4] : + Write = 1'b1; + default :; + endcase + end // else: !if(Mode == 3 ) + end // case: 8'b00100010 + + 8'b11111001 : + begin + // LD SP,HL + TStates = 3'b110; + LDSPHL = 1'b1; + end + + 8'b11zz0101 : + begin + // PUSH qq + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0] : + begin + TStates = 3'b101; + IncDec_16 = 4'b1111; + Set_Addr_To = aSP; + if (DPAIR == 2'b11 ) + begin + Set_BusB_To = 4'b0111; + end + else + begin + Set_BusB_To[2:1] = DPAIR; + Set_BusB_To[0] = 1'b0; + Set_BusB_To[3] = 1'b0; + end + end // case: 1 + + MCycle[1] : + begin + IncDec_16 = 4'b1111; + Set_Addr_To = aSP; + if (DPAIR == 2'b11 ) + begin + Set_BusB_To = 4'b1011; + end + else + begin + Set_BusB_To[2:1] = DPAIR; + Set_BusB_To[0] = 1'b1; + Set_BusB_To[3] = 1'b0; + end + Write = 1'b1; + end // case: 2 + + MCycle[2] : + Write = 1'b1; + default :; + endcase // case(MCycle) + end // case: 8'b11000101,8'b11010101,8'b11100101,8'b11110101 + + 8'b11zz0001 : + begin + // POP qq + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0] : + Set_Addr_To = aSP; + MCycle[1] : + begin + IncDec_16 = 4'b0111; + Set_Addr_To = aSP; + Read_To_Reg = 1'b1; + if (DPAIR == 2'b11 ) + begin + Set_BusA_To[3:0] = 4'b1011; + end + else + begin + Set_BusA_To[2:1] = DPAIR; + Set_BusA_To[0] = 1'b1; + end + end // case: 2 + + MCycle[2] : + begin + IncDec_16 = 4'b0111; + Read_To_Reg = 1'b1; + if (DPAIR == 2'b11 ) + begin + Set_BusA_To[3:0] = 4'b0111; + end + else + begin + Set_BusA_To[2:1] = DPAIR; + Set_BusA_To[0] = 1'b0; + end + end // case: 3 + + default :; + endcase // case(MCycle) + end // case: 8'b11000001,8'b11010001,8'b11100001,8'b11110001 + + + // EXCHANGE, BLOCK TRANSFER AND SEARCH GROUP + 8'b11101011 : + begin + if (Mode != 3 ) + begin + // EX DE,HL + ExchangeDH = 1'b1; + end + end + + 8'b00001000 : + begin + if (Mode == 3 ) + begin + // LD (nn),SP + MCycles = 3'b101; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + + MCycle[2] : + begin + Set_Addr_To = aZI; + Inc_PC = 1'b1; + LDW = 1'b1; + Set_BusB_To = 4'b1000; + end + + MCycle[3] : + begin + Inc_WZ = 1'b1; + Set_Addr_To = aZI; + Write = 1'b1; + Set_BusB_To = 4'b1001; + end + + MCycle[4] : + Write = 1'b1; + default :; + endcase + end + else if (Mode < 2 ) + begin + // EX AF,AF' + ExchangeAF = 1'b1; + end + end // case: 8'b00001000 + + 8'b11011001 : + begin + if (Mode == 3 ) + begin + // RETI + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0] : + Set_Addr_To = aSP; + MCycle[1] : + begin + IncDec_16 = 4'b0111; + Set_Addr_To = aSP; + LDZ = 1'b1; + end + + MCycle[2] : + begin + Jump = 1'b1; + IncDec_16 = 4'b0111; + I_RETN = 1'b1; + SetEI = 1'b1; + end + default :; + endcase + end + else if (Mode < 2 ) + begin + // EXX + ExchangeRS = 1'b1; + end + end // case: 8'b11011001 + + 8'b11100011 : + begin + if (Mode != 3 ) + begin + // EX (SP),HL + MCycles = 3'b101; + case (1'b1) // MCycle + MCycle[0] : + Set_Addr_To = aSP; + MCycle[1] : + begin + Read_To_Reg = 1'b1; + Set_BusA_To = 4'b0101; + Set_BusB_To = 4'b0101; + Set_Addr_To = aSP; + end + MCycle[2] : + begin + IncDec_16 = 4'b0111; + Set_Addr_To = aSP; + TStates = 3'b100; + Write = 1'b1; + end + MCycle[3] : + begin + Read_To_Reg = 1'b1; + Set_BusA_To = 4'b0100; + Set_BusB_To = 4'b0100; + Set_Addr_To = aSP; + end + MCycle[4] : + begin + IncDec_16 = 4'b1111; + TStates = 3'b101; + Write = 1'b1; + end + + default :; + endcase + end // if (Mode != 3 ) + end // case: 8'b11100011 + + + // 8 BIT ARITHMETIC AND LOGICAL GROUP + 8'b10zzzzzz : + begin + if (IR[2:0] == 3'b110) + begin + // ADD A,(HL) + // ADC A,(HL) + // SUB A,(HL) + // SBC A,(HL) + // AND A,(HL) + // OR A,(HL) + // XOR A,(HL) + // CP A,(HL) + MCycles = 3'b010; + case (1'b1) // MCycle + MCycle[0] : + Set_Addr_To = aXY; + MCycle[1] : + begin + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + Set_BusB_To[2:0] = SSS; + Set_BusA_To[2:0] = 3'b111; + end + + default :; + endcase // case(MCycle) + end // if (IR[2:0] == 3'b110) + else + begin + // ADD A,r + // ADC A,r + // SUB A,r + // SBC A,r + // AND A,r + // OR A,r + // XOR A,r + // CP A,r + Set_BusB_To[2:0] = SSS; + Set_BusA_To[2:0] = 3'b111; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + end // else: !if(IR[2:0] == 3'b110) + end // case: 8'b10000000,8'b10000001,8'b10000010,8'b10000011,8'b10000100,8'b10000101,8'b10000111,... + + 8'b11zzz110 : + begin + // ADD A,n + // ADC A,n + // SUB A,n + // SBC A,n + // AND A,n + // OR A,n + // XOR A,n + // CP A,n + MCycles = 3'b010; + if (MCycle[1] ) + begin + Inc_PC = 1'b1; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + Set_BusB_To[2:0] = SSS; + Set_BusA_To[2:0] = 3'b111; + end + end + + 8'b00zzz100 : + begin + if (IR[5:3] == 3'b110) + begin + // INC (HL) + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0] : + Set_Addr_To = aXY; + MCycle[1] : + begin + TStates = 3'b100; + Set_Addr_To = aXY; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + PreserveC = 1'b1; + ALU_Op = 4'b0000; + Set_BusB_To = 4'b1010; + Set_BusA_To[2:0] = DDD; + end // case: 2 + + MCycle[2] : + Write = 1'b1; + default :; + endcase // case(MCycle) + end // case: 8'b00110100 + else + begin + // INC r + Set_BusB_To = 4'b1010; + Set_BusA_To[2:0] = DDD; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + PreserveC = 1'b1; + ALU_Op = 4'b0000; + end + end + + 8'b00zzz101 : + begin + if (IR[5:3] == 3'b110) + begin + // DEC (HL) + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0] : + Set_Addr_To = aXY; + MCycle[1] : + begin + TStates = 3'b100; + Set_Addr_To = aXY; + ALU_Op = 4'b0010; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + PreserveC = 1'b1; + Set_BusB_To = 4'b1010; + Set_BusA_To[2:0] = DDD; + end // case: 2 + + MCycle[2] : + Write = 1'b1; + default :; + endcase // case(MCycle) + end + else + begin + // DEC r + Set_BusB_To = 4'b1010; + Set_BusA_To[2:0] = DDD; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + PreserveC = 1'b1; + ALU_Op = 4'b0010; + end + end + + // GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS + 8'b00100111 : + begin + // DAA + Set_BusA_To[2:0] = 3'b111; + Read_To_Reg = 1'b1; + ALU_Op = 4'b1100; + Save_ALU = 1'b1; + end + + 8'b00101111 : + // CPL + I_CPL = 1'b1; + + 8'b00111111 : + // CCF + I_CCF = 1'b1; + + 8'b00110111 : + // SCF + I_SCF = 1'b1; + + 8'b00000000 : + begin + if (NMICycle == 1'b1 ) + begin + // NMI + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0] : + begin + TStates = 3'b101; + IncDec_16 = 4'b1111; + Set_Addr_To = aSP; + Set_BusB_To = 4'b1101; + end + + MCycle[1] : + begin + TStates = 3'b100; + Write = 1'b1; + IncDec_16 = 4'b1111; + Set_Addr_To = aSP; + Set_BusB_To = 4'b1100; + end + + MCycle[2] : + begin + TStates = 3'b100; + Write = 1'b1; + end + + default :; + endcase // case(MCycle) + + end + else if (IntCycle == 1'b1 ) + begin + // INT (IM 2) + MCycles = 3'b101; + case (1'b1) // MCycle + MCycle[0] : + begin + LDZ = 1'b1; + TStates = 3'b101; + IncDec_16 = 4'b1111; + Set_Addr_To = aSP; + Set_BusB_To = 4'b1101; + end + + MCycle[1] : + begin + TStates = 3'b100; + Write = 1'b1; + IncDec_16 = 4'b1111; + Set_Addr_To = aSP; + Set_BusB_To = 4'b1100; + end + + MCycle[2] : + begin + TStates = 3'b100; + Write = 1'b1; + end + + MCycle[3] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + + MCycle[4] : + Jump = 1'b1; + default :; + endcase + end + end // case: 8'b00000000 + + 8'b11110011 : + // DI + SetDI = 1'b1; + + 8'b11111011 : + // EI + SetEI = 1'b1; + + // 16 BIT ARITHMETIC GROUP + 8'b00zz1001 : + begin + // ADD HL,ss + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[1] : + begin + NoRead = 1'b1; + ALU_Op = 4'b0000; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + Set_BusA_To[2:0] = 3'b101; + case (IR[5:4]) + 0,1,2 : + begin + Set_BusB_To[2:1] = IR[5:4]; + Set_BusB_To[0] = 1'b1; + end + + default : + Set_BusB_To = 4'b1000; + endcase // case(IR[5:4]) + + TStates = 3'b100; + Arith16 = 1'b1; + end // case: 2 + + MCycle[2] : + begin + NoRead = 1'b1; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + ALU_Op = 4'b0001; + Set_BusA_To[2:0] = 3'b100; + case (IR[5:4]) + 0,1,2 : + Set_BusB_To[2:1] = IR[5:4]; + default : + Set_BusB_To = 4'b1001; + endcase + Arith16 = 1'b1; + end // case: 3 + + default :; + endcase // case(MCycle) + end // case: 8'b00001001,8'b00011001,8'b00101001,8'b00111001 + + 8'b00zz0011 : + begin + // INC ss + TStates = 3'b110; + IncDec_16[3:2] = 2'b01; + IncDec_16[1:0] = DPAIR; + end + + 8'b00zz1011 : + begin + // DEC ss + TStates = 3'b110; + IncDec_16[3:2] = 2'b11; + IncDec_16[1:0] = DPAIR; + end + + // ROTATE AND SHIFT GROUP + 8'b00000111, + // RLCA + 8'b00010111, + // RLA + 8'b00001111, + // RRCA + 8'b00011111 : + // RRA + begin + Set_BusA_To[2:0] = 3'b111; + ALU_Op = 4'b1000; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + end // case: 8'b00000111,... + + + // JUMP GROUP + 8'b11000011 : + begin + // JP nn + MCycles = 3'b011; + if (MCycle[1]) + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + + if (MCycle[2]) + begin + Inc_PC = 1'b1; + Jump = 1'b1; + end + + end // case: 8'b11000011 + + 8'b11zzz010 : + begin + if (IR[5] == 1'b1 && Mode == 3 ) + begin + case (IR[4:3]) + 2'b00 : + begin + // LD ($FF00+C),A + MCycles = 3'b010; + case (1'b1) // MCycle + MCycle[0] : + begin + Set_Addr_To = aBC; + Set_BusB_To = 4'b0111; + end + MCycle[1] : + begin + Write = 1'b1; + IORQ = 1'b1; + end + + default :; + endcase // case(MCycle) + end // case: 2'b00 + + 2'b01 : + begin + // LD (nn),A + MCycles = 3'b100; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + + MCycle[2] : + begin + Set_Addr_To = aZI; + Inc_PC = 1'b1; + Set_BusB_To = 4'b0111; + end + + MCycle[3] : + Write = 1'b1; + default :; + endcase // case(MCycle) + end // case: default :... + + 2'b10 : + begin + // LD A,($FF00+C) + MCycles = 3'b010; + case (1'b1) // MCycle + MCycle[0] : + Set_Addr_To = aBC; + MCycle[1] : + begin + Read_To_Acc = 1'b1; + IORQ = 1'b1; + end + default :; + endcase // case(MCycle) + end // case: 2'b10 + + 2'b11 : + begin + // LD A,(nn) + MCycles = 3'b100; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + MCycle[2] : + begin + Set_Addr_To = aZI; + Inc_PC = 1'b1; + end + MCycle[3] : + Read_To_Acc = 1'b1; + default :; + endcase // case(MCycle) + end + endcase + end + else + begin + // JP cc,nn + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + MCycle[2] : + begin + Inc_PC = 1'b1; + if (is_cc_true(F, IR[5:3]) ) + begin + Jump = 1'b1; + end + end + + default :; + endcase + end // else: !if(DPAIR == 2'b11 ) + end // case: 8'b11000010,8'b11001010,8'b11010010,8'b11011010,8'b11100010,8'b11101010,8'b11110010,8'b11111010 + + 8'b00011000 : + begin + if (Mode != 2 ) + begin + // JR e + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[1] : + Inc_PC = 1'b1; + MCycle[2] : + begin + NoRead = 1'b1; + JumpE = 1'b1; + TStates = 3'b101; + end + default :; + endcase + end // if (Mode != 2 ) + end // case: 8'b00011000 + + // Conditional relative jumps (JR [C/NC/Z/NZ], e) + 8'b001zz000 : + begin + if (Mode != 2 ) + begin + MCycles = 3'd3; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + + case (IR[4:3]) + 0 : MCycles = (F[Flag_Z]) ? 3'd2 : 3'd3; + 1 : MCycles = (!F[Flag_Z]) ? 3'd2 : 3'd3; + 2 : MCycles = (F[Flag_C]) ? 3'd2 : 3'd3; + 3 : MCycles = (!F[Flag_C]) ? 3'd2 : 3'd3; + endcase + end + + MCycle[2] : + begin + NoRead = 1'b1; + JumpE = 1'b1; + TStates = 3'd5; + end + default :; + endcase + end // if (Mode != 2 ) + end // case: 8'b00111000 + + 8'b11101001 : + // JP (HL) + JumpXY = 1'b1; + + 8'b00010000 : + begin + if (Mode == 3 ) + begin + I_DJNZ = 1'b1; + end + else if (Mode < 2 ) + begin + // DJNZ,e + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0] : + begin + TStates = 3'b101; + I_DJNZ = 1'b1; + Set_BusB_To = 4'b1010; + Set_BusA_To[2:0] = 3'b000; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + ALU_Op = 4'b0010; + end + MCycle[1] : + begin + I_DJNZ = 1'b1; + Inc_PC = 1'b1; + end + MCycle[2] : + begin + NoRead = 1'b1; + JumpE = 1'b1; + TStates = 3'b101; + end + default :; + endcase + end // if (Mode < 2 ) + end // case: 8'b00010000 + + + // CALL AND RETURN GROUP + 8'b11001101 : + begin + // CALL nn + MCycles = 3'b101; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + MCycle[2] : + begin + IncDec_16 = 4'b1111; + Inc_PC = 1'b1; + TStates = 3'b100; + Set_Addr_To = aSP; + LDW = 1'b1; + Set_BusB_To = 4'b1101; + end + MCycle[3] : + begin + Write = 1'b1; + IncDec_16 = 4'b1111; + Set_Addr_To = aSP; + Set_BusB_To = 4'b1100; + end + MCycle[4] : + begin + Write = 1'b1; + Call = 1'b1; + end + default :; + endcase // case(MCycle) + end // case: 8'b11001101 + + 8'b11zzz100 : + begin + if (IR[5] == 1'b0 || Mode != 3 ) + begin + // CALL cc,nn + MCycles = 3'b101; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + MCycle[2] : + begin + Inc_PC = 1'b1; + LDW = 1'b1; + if (is_cc_true(F, IR[5:3]) ) + begin + IncDec_16 = 4'b1111; + Set_Addr_To = aSP; + TStates = 3'b100; + Set_BusB_To = 4'b1101; + end + else + begin + MCycles = 3'b011; + end // else: !if(is_cc_true(F, IR[5:3]) ) + end // case: 3 + + MCycle[3] : + begin + Write = 1'b1; + IncDec_16 = 4'b1111; + Set_Addr_To = aSP; + Set_BusB_To = 4'b1100; + end + + MCycle[4] : + begin + Write = 1'b1; + Call = 1'b1; + end + + default :; + endcase + end // if (IR[5] == 1'b0 || Mode != 3 ) + end // case: 8'b11000100,8'b11001100,8'b11010100,8'b11011100,8'b11100100,8'b11101100,8'b11110100,8'b11111100 + + 8'b11001001 : + begin + // RET + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0] : + begin + TStates = 3'b101; + Set_Addr_To = aSP; + end + + MCycle[1] : + begin + IncDec_16 = 4'b0111; + Set_Addr_To = aSP; + LDZ = 1'b1; + end + + MCycle[2] : + begin + Jump = 1'b1; + IncDec_16 = 4'b0111; + end + + default :; + endcase // case(MCycle) + end // case: 8'b11001001 + + 8'b11000000,8'b11001000,8'b11010000,8'b11011000,8'b11100000,8'b11101000,8'b11110000,8'b11111000 : + begin + if (IR[5] == 1'b1 && Mode == 3 ) + begin + case (IR[4:3]) + 2'b00 : + begin + // LD ($FF00+nn),A + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + Set_Addr_To = aIOA; + Set_BusB_To = 4'b0111; + end + + MCycle[2] : + Write = 1'b1; + default :; + endcase // case(MCycle) + end // case: 2'b00 + + 2'b01 : + begin + // ADD SP,n + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[1] : + begin + ALU_Op = 4'b0000; + Inc_PC = 1'b1; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + Set_BusA_To = 4'b1000; + Set_BusB_To = 4'b0110; + end + + MCycle[2] : + begin + NoRead = 1'b1; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + ALU_Op = 4'b0001; + Set_BusA_To = 4'b1001; + Set_BusB_To = 4'b1110; // Incorrect unsigned !!!!!!!!!!!!!!!!!!!!! + end + + default :; + endcase // case(MCycle) + end // case: 2'b01 + + 2'b10 : + begin + // LD A,($FF00+nn) + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + Set_Addr_To = aIOA; + end + + MCycle[2] : + Read_To_Acc = 1'b1; + default :; + endcase // case(MCycle) + end // case: 2'b10 + + 2'b11 : + begin + // LD HL,SP+n -- Not correct !!!!!!!!!!!!!!!!!!! + MCycles = 3'b101; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + + MCycle[2] : + begin + Set_Addr_To = aZI; + Inc_PC = 1'b1; + LDW = 1'b1; + end + + MCycle[3] : + begin + Set_BusA_To[2:0] = 3'b101; // L + Read_To_Reg = 1'b1; + Inc_WZ = 1'b1; + Set_Addr_To = aZI; + end + + MCycle[4] : + begin + Set_BusA_To[2:0] = 3'b100; // H + Read_To_Reg = 1'b1; + end + + default :; + endcase // case(MCycle) + end // case: 2'b11 + + endcase // case(IR[4:3]) + + end + else + begin + // RET cc + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0] : + begin + if (is_cc_true(F, IR[5:3]) ) + begin + Set_Addr_To = aSP; + end + else + begin + MCycles = 3'b001; + end + TStates = 3'b101; + end // case: 1 + + MCycle[1] : + begin + IncDec_16 = 4'b0111; + Set_Addr_To = aSP; + LDZ = 1'b1; + end + MCycle[2] : + begin + Jump = 1'b1; + IncDec_16 = 4'b0111; + end + default :; + endcase + end // else: !if(IR[5] == 1'b1 && Mode == 3 ) + end // case: 8'b11000000,8'b11001000,8'b11010000,8'b11011000,8'b11100000,8'b11101000,8'b11110000,8'b11111000 + + 8'b11000111,8'b11001111,8'b11010111,8'b11011111,8'b11100111,8'b11101111,8'b11110111,8'b11111111 : + begin + // RST p + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0] : + begin + TStates = 3'b101; + IncDec_16 = 4'b1111; + Set_Addr_To = aSP; + Set_BusB_To = 4'b1101; + end + + MCycle[1] : + begin + Write = 1'b1; + IncDec_16 = 4'b1111; + Set_Addr_To = aSP; + Set_BusB_To = 4'b1100; + end + + MCycle[2] : + begin + Write = 1'b1; + RstP = 1'b1; + end + + default :; + endcase // case(MCycle) + end // case: 8'b11000111,8'b11001111,8'b11010111,8'b11011111,8'b11100111,8'b11101111,8'b11110111,8'b11111111 + + // INPUT AND OUTPUT GROUP + 8'b11011011 : + begin + if (Mode != 3 ) + begin + // IN A,(n) + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + Set_Addr_To = aIOA; + end + + MCycle[2] : + begin + Read_To_Acc = 1'b1; + IORQ = 1'b1; + end + + default :; + endcase + end // if (Mode != 3 ) + end // case: 8'b11011011 + + 8'b11010011 : + begin + if (Mode != 3 ) + begin + // OUT (n),A + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + Set_Addr_To = aIOA; + Set_BusB_To = 4'b0111; + end + + MCycle[2] : + begin + Write = 1'b1; + IORQ = 1'b1; + end + + default :; + endcase + end // if (Mode != 3 ) + end // case: 8'b11010011 + + + //---------------------------------------------------------------------------- + //---------------------------------------------------------------------------- + // MULTIBYTE INSTRUCTIONS + //---------------------------------------------------------------------------- + //---------------------------------------------------------------------------- + + 8'b11001011 : + begin + if (Mode != 2 ) + begin + Prefix = 2'b01; + end + end + + 8'b11101101 : + begin + if (Mode < 2 ) + begin + Prefix = 2'b10; + end + end + + 8'b11011101,8'b11111101 : + begin + if (Mode < 2 ) + begin + Prefix = 2'b11; + end + end + + endcase // case(IR) + end // case: 2'b00 + + + 2'b01 : + begin + + + //---------------------------------------------------------------------------- + // + // CB prefixed instructions + // + //---------------------------------------------------------------------------- + + Set_BusA_To[2:0] = IR[2:0]; + Set_BusB_To[2:0] = IR[2:0]; + + casez (IR) + 8'b00000000,8'b00000001,8'b00000010,8'b00000011,8'b00000100,8'b00000101,8'b00000111, + 8'b00010000,8'b00010001,8'b00010010,8'b00010011,8'b00010100,8'b00010101,8'b00010111, + 8'b00001000,8'b00001001,8'b00001010,8'b00001011,8'b00001100,8'b00001101,8'b00001111, + 8'b00011000,8'b00011001,8'b00011010,8'b00011011,8'b00011100,8'b00011101,8'b00011111, + 8'b00100000,8'b00100001,8'b00100010,8'b00100011,8'b00100100,8'b00100101,8'b00100111, + 8'b00101000,8'b00101001,8'b00101010,8'b00101011,8'b00101100,8'b00101101,8'b00101111, + 8'b00110000,8'b00110001,8'b00110010,8'b00110011,8'b00110100,8'b00110101,8'b00110111, + 8'b00111000,8'b00111001,8'b00111010,8'b00111011,8'b00111100,8'b00111101,8'b00111111 : + begin + // RLC r + // RL r + // RRC r + // RR r + // SLA r + // SRA r + // SRL r + // SLL r (Undocumented) / SWAP r + if (MCycle[0] ) begin + ALU_Op = 4'b1000; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + end + end // case: 8'b00000000,8'b00000001,8'b00000010,8'b00000011,8'b00000100,8'b00000101,8'b00000111,... + + 8'b00zzz110 : + begin + // RLC (HL) + // RL (HL) + // RRC (HL) + // RR (HL) + // SRA (HL) + // SRL (HL) + // SLA (HL) + // SLL (HL) (Undocumented) / SWAP (HL) + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0], MCycle[6] : + Set_Addr_To = aXY; + MCycle[1] : + begin + ALU_Op = 4'b1000; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + Set_Addr_To = aXY; + TStates = 3'b100; + end + + MCycle[2] : + Write = 1'b1; + default :; + endcase // case(MCycle) + end // case: 8'b00000110,8'b00010110,8'b00001110,8'b00011110,8'b00101110,8'b00111110,8'b00100110,8'b00110110 + + 8'b01000000,8'b01000001,8'b01000010,8'b01000011,8'b01000100,8'b01000101,8'b01000111, + 8'b01001000,8'b01001001,8'b01001010,8'b01001011,8'b01001100,8'b01001101,8'b01001111, + 8'b01010000,8'b01010001,8'b01010010,8'b01010011,8'b01010100,8'b01010101,8'b01010111, + 8'b01011000,8'b01011001,8'b01011010,8'b01011011,8'b01011100,8'b01011101,8'b01011111, + 8'b01100000,8'b01100001,8'b01100010,8'b01100011,8'b01100100,8'b01100101,8'b01100111, + 8'b01101000,8'b01101001,8'b01101010,8'b01101011,8'b01101100,8'b01101101,8'b01101111, + 8'b01110000,8'b01110001,8'b01110010,8'b01110011,8'b01110100,8'b01110101,8'b01110111, + 8'b01111000,8'b01111001,8'b01111010,8'b01111011,8'b01111100,8'b01111101,8'b01111111 : + begin + // BIT b,r + if (MCycle[0] ) + begin + Set_BusB_To[2:0] = IR[2:0]; + ALU_Op = 4'b1001; + end + end // case: 8'b01000000,8'b01000001,8'b01000010,8'b01000011,8'b01000100,8'b01000101,8'b01000111,... + + 8'b01000110,8'b01001110,8'b01010110,8'b01011110,8'b01100110,8'b01101110,8'b01110110,8'b01111110 : + begin + // BIT b,(HL) + MCycles = 3'b010; + case (1'b1) // MCycle + MCycle[0], MCycle[6] : + Set_Addr_To = aXY; + MCycle[1] : + begin + ALU_Op = 4'b1001; + TStates = 3'b100; + end + + default :; + endcase // case(MCycle) + end // case: 8'b01000110,8'b01001110,8'b01010110,8'b01011110,8'b01100110,8'b01101110,8'b01110110,8'b01111110 + + 8'b11000000,8'b11000001,8'b11000010,8'b11000011,8'b11000100,8'b11000101,8'b11000111, + 8'b11001000,8'b11001001,8'b11001010,8'b11001011,8'b11001100,8'b11001101,8'b11001111, + 8'b11010000,8'b11010001,8'b11010010,8'b11010011,8'b11010100,8'b11010101,8'b11010111, + 8'b11011000,8'b11011001,8'b11011010,8'b11011011,8'b11011100,8'b11011101,8'b11011111, + 8'b11100000,8'b11100001,8'b11100010,8'b11100011,8'b11100100,8'b11100101,8'b11100111, + 8'b11101000,8'b11101001,8'b11101010,8'b11101011,8'b11101100,8'b11101101,8'b11101111, + 8'b11110000,8'b11110001,8'b11110010,8'b11110011,8'b11110100,8'b11110101,8'b11110111, + 8'b11111000,8'b11111001,8'b11111010,8'b11111011,8'b11111100,8'b11111101,8'b11111111 : + begin + // SET b,r + if (MCycle[0] ) + begin + ALU_Op = 4'b1010; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + end + end // case: 8'b11000000,8'b11000001,8'b11000010,8'b11000011,8'b11000100,8'b11000101,8'b11000111,... + + 8'b11000110,8'b11001110,8'b11010110,8'b11011110,8'b11100110,8'b11101110,8'b11110110,8'b11111110 : + begin + // SET b,(HL) + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0], MCycle[6] : + Set_Addr_To = aXY; + MCycle[1] : + begin + ALU_Op = 4'b1010; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + Set_Addr_To = aXY; + TStates = 3'b100; + end + MCycle[2] : + Write = 1'b1; + default :; + endcase // case(MCycle) + end // case: 8'b11000110,8'b11001110,8'b11010110,8'b11011110,8'b11100110,8'b11101110,8'b11110110,8'b11111110 + + 8'b10000000,8'b10000001,8'b10000010,8'b10000011,8'b10000100,8'b10000101,8'b10000111, + 8'b10001000,8'b10001001,8'b10001010,8'b10001011,8'b10001100,8'b10001101,8'b10001111, + 8'b10010000,8'b10010001,8'b10010010,8'b10010011,8'b10010100,8'b10010101,8'b10010111, + 8'b10011000,8'b10011001,8'b10011010,8'b10011011,8'b10011100,8'b10011101,8'b10011111, + 8'b10100000,8'b10100001,8'b10100010,8'b10100011,8'b10100100,8'b10100101,8'b10100111, + 8'b10101000,8'b10101001,8'b10101010,8'b10101011,8'b10101100,8'b10101101,8'b10101111, + 8'b10110000,8'b10110001,8'b10110010,8'b10110011,8'b10110100,8'b10110101,8'b10110111, + 8'b10111000,8'b10111001,8'b10111010,8'b10111011,8'b10111100,8'b10111101,8'b10111111 : + begin + // RES b,r + if (MCycle[0] ) + begin + ALU_Op = 4'b1011; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + end + end // case: 8'b10000000,8'b10000001,8'b10000010,8'b10000011,8'b10000100,8'b10000101,8'b10000111,... + + 8'b10000110,8'b10001110,8'b10010110,8'b10011110,8'b10100110,8'b10101110,8'b10110110,8'b10111110 : + begin + // RES b,(HL) + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0], MCycle[6] : + Set_Addr_To = aXY; + MCycle[1] : + begin + ALU_Op = 4'b1011; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + Set_Addr_To = aXY; + TStates = 3'b100; + end + + MCycle[2] : + Write = 1'b1; + default :; + endcase // case(MCycle) + end // case: 8'b10000110,8'b10001110,8'b10010110,8'b10011110,8'b10100110,8'b10101110,8'b10110110,8'b10111110 + + endcase // case(IR) + end // case: 2'b01 + + + default : + begin : default_ed_block + + //---------------------------------------------------------------------------- + // + // ED prefixed instructions + // + //---------------------------------------------------------------------------- + + casez (IR) + /* + * Undocumented NOP instructions commented out to reduce size of mcode + * + 8'b00000000,8'b00000001,8'b00000010,8'b00000011,8'b00000100,8'b00000101,8'b00000110,8'b00000111 + ,8'b00001000,8'b00001001,8'b00001010,8'b00001011,8'b00001100,8'b00001101,8'b00001110,8'b00001111 + ,8'b00010000,8'b00010001,8'b00010010,8'b00010011,8'b00010100,8'b00010101,8'b00010110,8'b00010111 + ,8'b00011000,8'b00011001,8'b00011010,8'b00011011,8'b00011100,8'b00011101,8'b00011110,8'b00011111 + ,8'b00100000,8'b00100001,8'b00100010,8'b00100011,8'b00100100,8'b00100101,8'b00100110,8'b00100111 + ,8'b00101000,8'b00101001,8'b00101010,8'b00101011,8'b00101100,8'b00101101,8'b00101110,8'b00101111 + ,8'b00110000,8'b00110001,8'b00110010,8'b00110011,8'b00110100,8'b00110101,8'b00110110,8'b00110111 + ,8'b00111000,8'b00111001,8'b00111010,8'b00111011,8'b00111100,8'b00111101,8'b00111110,8'b00111111 + + + ,8'b10000000,8'b10000001,8'b10000010,8'b10000011,8'b10000100,8'b10000101,8'b10000110,8'b10000111 + ,8'b10001000,8'b10001001,8'b10001010,8'b10001011,8'b10001100,8'b10001101,8'b10001110,8'b10001111 + ,8'b10010000,8'b10010001,8'b10010010,8'b10010011,8'b10010100,8'b10010101,8'b10010110,8'b10010111 + ,8'b10011000,8'b10011001,8'b10011010,8'b10011011,8'b10011100,8'b10011101,8'b10011110,8'b10011111 + , 8'b10100100,8'b10100101,8'b10100110,8'b10100111 + , 8'b10101100,8'b10101101,8'b10101110,8'b10101111 + , 8'b10110100,8'b10110101,8'b10110110,8'b10110111 + , 8'b10111100,8'b10111101,8'b10111110,8'b10111111 + ,8'b11000000,8'b11000001,8'b11000010,8'b11000011,8'b11000100,8'b11000101,8'b11000110,8'b11000111 + ,8'b11001000,8'b11001001,8'b11001010,8'b11001011,8'b11001100,8'b11001101,8'b11001110,8'b11001111 + ,8'b11010000,8'b11010001,8'b11010010,8'b11010011,8'b11010100,8'b11010101,8'b11010110,8'b11010111 + ,8'b11011000,8'b11011001,8'b11011010,8'b11011011,8'b11011100,8'b11011101,8'b11011110,8'b11011111 + ,8'b11100000,8'b11100001,8'b11100010,8'b11100011,8'b11100100,8'b11100101,8'b11100110,8'b11100111 + ,8'b11101000,8'b11101001,8'b11101010,8'b11101011,8'b11101100,8'b11101101,8'b11101110,8'b11101111 + ,8'b11110000,8'b11110001,8'b11110010,8'b11110011,8'b11110100,8'b11110101,8'b11110110,8'b11110111 + ,8'b11111000,8'b11111001,8'b11111010,8'b11111011,8'b11111100,8'b11111101,8'b11111110,8'b11111111 : + ; // NOP, undocumented + + 8'b01111110,8'b01111111 : + // NOP, undocumented + ; + */ + + // 8 BIT LOAD GROUP + 8'b01010111 : + begin + // LD A,I + Special_LD = 3'b100; + TStates = 3'b101; + end + + 8'b01011111 : + begin + // LD A,R + Special_LD = 3'b101; + TStates = 3'b101; + end + + 8'b01000111 : + begin + // LD I,A + Special_LD = 3'b110; + TStates = 3'b101; + end + + 8'b01001111 : + begin + // LD R,A + Special_LD = 3'b111; + TStates = 3'b101; + end + + // 16 BIT LOAD GROUP + 8'b01001011,8'b01011011,8'b01101011,8'b01111011 : + begin + // LD dd,(nn) + MCycles = 3'b101; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + + MCycle[2] : + begin + Set_Addr_To = aZI; + Inc_PC = 1'b1; + LDW = 1'b1; + end + + MCycle[3] : + begin + Read_To_Reg = 1'b1; + if (IR[5:4] == 2'b11 ) + begin + Set_BusA_To = 4'b1000; + end + else + begin + Set_BusA_To[2:1] = IR[5:4]; + Set_BusA_To[0] = 1'b1; + end + Inc_WZ = 1'b1; + Set_Addr_To = aZI; + end // case: 4 + + MCycle[4] : + begin + Read_To_Reg = 1'b1; + if (IR[5:4] == 2'b11 ) + begin + Set_BusA_To = 4'b1001; + end + else + begin + Set_BusA_To[2:1] = IR[5:4]; + Set_BusA_To[0] = 1'b0; + end + end // case: 5 + + default :; + endcase // case(MCycle) + end // case: 8'b01001011,8'b01011011,8'b01101011,8'b01111011 + + + 8'b01000011,8'b01010011,8'b01100011,8'b01110011 : + begin + // LD (nn),dd + MCycles = 3'b101; + case (1'b1) // MCycle + MCycle[1] : + begin + Inc_PC = 1'b1; + LDZ = 1'b1; + end + + MCycle[2] : + begin + Set_Addr_To = aZI; + Inc_PC = 1'b1; + LDW = 1'b1; + if (IR[5:4] == 2'b11 ) + begin + Set_BusB_To = 4'b1000; + end + else + begin + Set_BusB_To[2:1] = IR[5:4]; + Set_BusB_To[0] = 1'b1; + Set_BusB_To[3] = 1'b0; + end + end // case: 3 + + MCycle[3] : + begin + Inc_WZ = 1'b1; + Set_Addr_To = aZI; + Write = 1'b1; + if (IR[5:4] == 2'b11 ) + begin + Set_BusB_To = 4'b1001; + end + else + begin + Set_BusB_To[2:1] = IR[5:4]; + Set_BusB_To[0] = 1'b0; + Set_BusB_To[3] = 1'b0; + end + end // case: 4 + + MCycle[4] : + begin + Write = 1'b1; + end + + default :; + endcase // case(MCycle) + end // case: 8'b01000011,8'b01010011,8'b01100011,8'b01110011 + + 8'b10100000 , 8'b10101000 , 8'b10110000 , 8'b10111000 : + begin + // LDI, LDD, LDIR, LDDR + MCycles = 3'b100; + case (1'b1) // MCycle + MCycle[0] : + begin + Set_Addr_To = aXY; + IncDec_16 = 4'b1100; // BC + end + + MCycle[1] : + begin + Set_BusB_To = 4'b0110; + Set_BusA_To[2:0] = 3'b111; + ALU_Op = 4'b0000; + Set_Addr_To = aDE; + if (IR[3] == 1'b0 ) + begin + IncDec_16 = 4'b0110; // IX + end + else + begin + IncDec_16 = 4'b1110; + end + end // case: 2 + + MCycle[2] : + begin + I_BT = 1'b1; + TStates = 3'b101; + Write = 1'b1; + if (IR[3] == 1'b0 ) + begin + IncDec_16 = 4'b0101; // DE + end + else + begin + IncDec_16 = 4'b1101; + end + end // case: 3 + + MCycle[3] : + begin + NoRead = 1'b1; + TStates = 3'b101; + end + + default :; + endcase // case(MCycle) + end // case: 8'b10100000 , 8'b10101000 , 8'b10110000 , 8'b10111000 + + 8'b10100001 , 8'b10101001 , 8'b10110001 , 8'b10111001 : + begin + // CPI, CPD, CPIR, CPDR + MCycles = 3'b100; + case (1'b1) // MCycle + MCycle[0] : + begin + Set_Addr_To = aXY; + IncDec_16 = 4'b1100; // BC + end + + MCycle[1] : + begin + Set_BusB_To = 4'b0110; + Set_BusA_To[2:0] = 3'b111; + ALU_Op = 4'b0111; + Save_ALU = 1'b1; + PreserveC = 1'b1; + if (IR[3] == 1'b0 ) + begin + IncDec_16 = 4'b0110; + end + else + begin + IncDec_16 = 4'b1110; + end + end // case: 2 + + MCycle[2] : + begin + NoRead = 1'b1; + I_BC = 1'b1; + TStates = 3'b101; + end + + MCycle[3] : + begin + NoRead = 1'b1; + TStates = 3'b101; + end + + default :; + endcase // case(MCycle) + end // case: 8'b10100001 , 8'b10101001 , 8'b10110001 , 8'b10111001 + + 8'b01000100,8'b01001100,8'b01010100,8'b01011100,8'b01100100,8'b01101100,8'b01110100,8'b01111100 : + begin + // NEG + ALU_Op = 4'b0010; + Set_BusB_To = 4'b0111; + Set_BusA_To = 4'b1010; + Read_To_Acc = 1'b1; + Save_ALU = 1'b1; + end + + 8'b01000110,8'b01001110,8'b01100110,8'b01101110 : + begin + // IM 0 + IMode = 2'b00; + end + + 8'b01010110,8'b01110110 : + // IM 1 + IMode = 2'b01; + + 8'b01011110,8'b01110111 : + // IM 2 + IMode = 2'b10; + + // 16 bit arithmetic + 8'b01001010,8'b01011010,8'b01101010,8'b01111010 : + begin + // ADC HL,ss + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[1] : + begin + NoRead = 1'b1; + ALU_Op = 4'b0001; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + Set_BusA_To[2:0] = 3'b101; + case (IR[5:4]) + 0,1,2 : + begin + Set_BusB_To[2:1] = IR[5:4]; + Set_BusB_To[0] = 1'b1; + end + default : + Set_BusB_To = 4'b1000; + endcase + TStates = 3'b100; + end // case: 2 + + MCycle[2] : + begin + NoRead = 1'b1; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + ALU_Op = 4'b0001; + Set_BusA_To[2:0] = 3'b100; + case (IR[5:4]) + 0,1,2 : + begin + Set_BusB_To[2:1] = IR[5:4]; + Set_BusB_To[0] = 1'b0; + end + default : + Set_BusB_To = 4'b1001; + endcase // case(IR[5:4]) + end // case: 3 + + default :; + endcase // case(MCycle) + end // case: 8'b01001010,8'b01011010,8'b01101010,8'b01111010 + + 8'b01000010,8'b01010010,8'b01100010,8'b01110010 : + begin + // SBC HL,ss + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[1] : + begin + NoRead = 1'b1; + ALU_Op = 4'b0011; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + Set_BusA_To[2:0] = 3'b101; + case (IR[5:4]) + 0,1,2 : + begin + Set_BusB_To[2:1] = IR[5:4]; + Set_BusB_To[0] = 1'b1; + end + default : + Set_BusB_To = 4'b1000; + endcase + TStates = 3'b100; + end // case: 2 + + MCycle[2] : + begin + NoRead = 1'b1; + ALU_Op = 4'b0011; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + Set_BusA_To[2:0] = 3'b100; + case (IR[5:4]) + 0,1,2 : + Set_BusB_To[2:1] = IR[5:4]; + default : + Set_BusB_To = 4'b1001; + endcase + end // case: 3 + + default :; + + endcase // case(MCycle) + end // case: 8'b01000010,8'b01010010,8'b01100010,8'b01110010 + + 8'b01101111 : + begin + // RLD + MCycles = 3'b100; + case (1'b1) // MCycle + MCycle[1] : + begin + NoRead = 1'b1; + Set_Addr_To = aXY; + end + + MCycle[2] : + begin + Read_To_Reg = 1'b1; + Set_BusB_To[2:0] = 3'b110; + Set_BusA_To[2:0] = 3'b111; + ALU_Op = 4'b1101; + TStates = 3'b100; + Set_Addr_To = aXY; + Save_ALU = 1'b1; + end + + MCycle[3] : + begin + I_RLD = 1'b1; + Write = 1'b1; + end + + default :; + endcase // case(MCycle) + end // case: 8'b01101111 + + 8'b01100111 : + begin + // RRD + MCycles = 3'b100; + case (1'b1) // MCycle + MCycle[1] : + Set_Addr_To = aXY; + MCycle[2] : + begin + Read_To_Reg = 1'b1; + Set_BusB_To[2:0] = 3'b110; + Set_BusA_To[2:0] = 3'b111; + ALU_Op = 4'b1110; + TStates = 3'b100; + Set_Addr_To = aXY; + Save_ALU = 1'b1; + end + + MCycle[3] : + begin + I_RRD = 1'b1; + Write = 1'b1; + end + + default :; + endcase // case(MCycle) + end // case: 8'b01100111 + + 8'b01000101,8'b01001101,8'b01010101,8'b01011101,8'b01100101,8'b01101101,8'b01110101,8'b01111101 : + begin + // RETI, RETN + MCycles = 3'b011; + case (1'b1) // MCycle + MCycle[0] : + Set_Addr_To = aSP; + + MCycle[1] : + begin + IncDec_16 = 4'b0111; + Set_Addr_To = aSP; + LDZ = 1'b1; + end + + MCycle[2] : + begin + Jump = 1'b1; + IncDec_16 = 4'b0111; + I_RETN = 1'b1; + end + + default :; + endcase // case(MCycle) + end // case: 8'b01000101,8'b01001101,8'b01010101,8'b01011101,8'b01100101,8'b01101101,8'b01110101,8'b01111101 + + 8'b01000000,8'b01001000,8'b01010000,8'b01011000,8'b01100000,8'b01101000,8'b01110000,8'b01111000 : + begin + // IN r,(C) + MCycles = 3'b010; + case (1'b1) // MCycle + MCycle[0] : + Set_Addr_To = aBC; + + MCycle[1] : + begin + IORQ = 1'b1; + if (IR[5:3] != 3'b110 ) + begin + Read_To_Reg = 1'b1; + Set_BusA_To[2:0] = IR[5:3]; + end + I_INRC = 1'b1; + end + + default :; + endcase // case(MCycle) + end // case: 8'b01000000,8'b01001000,8'b01010000,8'b01011000,8'b01100000,8'b01101000,8'b01110000,8'b01111000 + + 8'b01000001,8'b01001001,8'b01010001,8'b01011001,8'b01100001,8'b01101001,8'b01110001,8'b01111001 : + begin + // OUT (C),r + // OUT (C),0 + MCycles = 3'b010; + case (1'b1) // MCycle + MCycle[0] : + begin + Set_Addr_To = aBC; + Set_BusB_To[2:0] = IR[5:3]; + if (IR[5:3] == 3'b110 ) + begin + Set_BusB_To[3] = 1'b1; + end + end + + MCycle[1] : + begin + Write = 1'b1; + IORQ = 1'b1; + end + + default :; + endcase // case(MCycle) + end // case: 8'b01000001,8'b01001001,8'b01010001,8'b01011001,8'b01100001,8'b01101001,8'b01110001,8'b01111001 + + 8'b10100010 , 8'b10101010 , 8'b10110010 , 8'b10111010 : + begin + // INI, IND, INIR, INDR + MCycles = 3'b100; + case (1'b1) // MCycle + MCycle[0] : + begin + Set_Addr_To = aBC; + Set_BusB_To = 4'b1010; + Set_BusA_To = 4'b0000; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + ALU_Op = 4'b0010; + end + + MCycle[1] : + begin + IORQ = 1'b1; + Set_BusB_To = 4'b0110; + Set_Addr_To = aXY; + end + + MCycle[2] : + begin + if (IR[3] == 1'b0 ) + begin + IncDec_16 = 4'b0110; + end + else + begin + IncDec_16 = 4'b1110; + end + TStates = 3'b100; + Write = 1'b1; + I_BTR = 1'b1; + end // case: 3 + + MCycle[3] : + begin + NoRead = 1'b1; + TStates = 3'b101; + end + + default :; + endcase // case(MCycle) + end // case: 8'b10100010 , 8'b10101010 , 8'b10110010 , 8'b10111010 + + 8'b10100011 , 8'b10101011 , 8'b10110011 , 8'b10111011 : + begin + // OUTI, OUTD, OTIR, OTDR + MCycles = 3'b100; + case (1'b1) // MCycle + MCycle[0] : + begin + TStates = 3'b101; + Set_Addr_To = aXY; + Set_BusB_To = 4'b1010; + Set_BusA_To = 4'b0000; + Read_To_Reg = 1'b1; + Save_ALU = 1'b1; + ALU_Op = 4'b0010; + end + + MCycle[1] : + begin + Set_BusB_To = 4'b0110; + Set_Addr_To = aBC; + if (IR[3] == 1'b0 ) + begin + IncDec_16 = 4'b0110; + end + else + begin + IncDec_16 = 4'b1110; + end + end + + MCycle[2] : + begin + if (IR[3] == 1'b0 ) + begin + IncDec_16 = 4'b0010; + end + else + begin + IncDec_16 = 4'b1010; + end + IORQ = 1'b1; + Write = 1'b1; + I_BTR = 1'b1; + end // case: 3 + + MCycle[3] : + begin + NoRead = 1'b1; + TStates = 3'b101; + end + + default :; + endcase // case(MCycle) + end // case: 8'b10100011 , 8'b10101011 , 8'b10110011 , 8'b10111011 + + default : ; + + endcase // case(IR) + end // block: default_ed_block + endcase // case(ISet) + + if (Mode == 1 ) + begin + if (MCycle[0] ) + begin + //TStates = 3'b100; + end + else + begin + TStates = 3'b011; + end + end + + if (Mode == 3 ) + begin + if (MCycle[0] ) + begin + //TStates = 3'b100; + end + else + begin + TStates = 3'b100; + end + end + + if (Mode < 2 ) + begin + if (MCycle[5] ) + begin + Inc_PC = 1'b1; + if (Mode == 1 ) + begin + Set_Addr_To = aXY; + TStates = 3'b100; + Set_BusB_To[2:0] = SSS; + Set_BusB_To[3] = 1'b0; + end + if (IR == 8'b00110110 || IR == 8'b11001011 ) + begin + Set_Addr_To = aNone; + end + end + if (MCycle[6] ) + begin + if (Mode == 0 ) + begin + TStates = 3'b101; + end + if (ISet != 2'b01 ) + begin + Set_Addr_To = aXY; + end + Set_BusB_To[2:0] = SSS; + Set_BusB_To[3] = 1'b0; + if (IR == 8'b00110110 || ISet == 2'b01 ) + begin + // LD (HL),n + Inc_PC = 1'b1; + end + else + begin + NoRead = 1'b1; + end + end + end // if (Mode < 2 ) + + end // always @ (IR, ISet, MCycle, F, NMICycle, IntCycle) +endmodule // T80_MCode diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_reg.v b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_reg.v new file mode 100644 index 00000000..889766cf --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/tv80/tv80_reg.v @@ -0,0 +1,77 @@ +// +// TV80 8-Bit Microprocessor Core +// Based on the VHDL T80 core by Daniel Wallner (jesus@opencores.org) +// +// Copyright (c) 2004 Guy Hutchison (ghutchis@opencores.org) +// +// Permission is hereby granted, free of charge, to any person obtaining a +// copy of this software and associated documentation files (the "Software"), +// to deal in the Software without restriction, including without limitation +// the rights to use, copy, modify, merge, publish, distribute, sublicense, +// and/or sell copies of the Software, and to permit persons to whom the +// Software is furnished to do so, subject to the following conditions: +// +// The above copyright notice and this permission notice shall be included +// in all copies or substantial portions of the Software. +// +// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +// MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +// IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY +// CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, +// TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE +// SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. + +module tv80_reg (/*AUTOARG*/ + // Outputs + DOBH, DOAL, DOCL, DOBL, DOCH, DOAH, + // Inputs + AddrC, AddrA, AddrB, DIH, DIL, clk, CEN, WEH, WEL + ); + input [2:0] AddrC; + output [7:0] DOBH; + input [2:0] AddrA; + input [2:0] AddrB; + input [7:0] DIH; + output [7:0] DOAL; + output [7:0] DOCL; + input [7:0] DIL; + output [7:0] DOBL; + output [7:0] DOCH; + output [7:0] DOAH; + input clk, CEN, WEH, WEL; + + reg [7:0] RegsH [0:7]; + reg [7:0] RegsL [0:7]; + + always @(posedge clk) + begin + if (CEN) + begin + if (WEH) RegsH[AddrA] <= DIH; + if (WEL) RegsL[AddrA] <= DIL; + end + end + + assign DOAH = RegsH[AddrA]; + assign DOAL = RegsL[AddrA]; + assign DOBH = RegsH[AddrB]; + assign DOBL = RegsL[AddrB]; + assign DOCH = RegsH[AddrC]; + assign DOCL = RegsL[AddrC]; + + // break out ram bits for waveform debug +// synopsys translate_off + wire [7:0] B = RegsH[0]; + wire [7:0] C = RegsL[0]; + wire [7:0] D = RegsH[1]; + wire [7:0] E = RegsL[1]; + wire [7:0] H = RegsH[2]; + wire [7:0] L = RegsL[2]; + + wire [15:0] IX = { RegsH[3], RegsL[3] }; + wire [15:0] IY = { RegsH[7], RegsL[7] }; +// synopsys translate_on + +endmodule + diff --git a/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/video_mixer.sv b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/video_mixer.sv new file mode 100644 index 00000000..04cfd4ba --- /dev/null +++ b/Arcade_MiST/Atari-Hardware/DottoriKun_MiST/rtl/video_mixer.sv @@ -0,0 +1,242 @@ +// +// +// Copyright (c) 2017 Sorgelig +// +// This program is GPL Licensed. See COPYING for the full license. +// +// +//////////////////////////////////////////////////////////////////////////////////////////////////////// + +`timescale 1ns / 1ps + +// +// LINE_LENGTH: Length of display line in pixels +// Usually it's length from HSync to HSync. +// May be less if line_start is used. +// +// HALF_DEPTH: If =1 then color dept is 3 bits per component +// For half depth 6 bits monochrome is available with +// mono signal enabled and color = {G, R} + +module video_mixer +#( + parameter LINE_LENGTH = 768, + parameter HALF_DEPTH = 0, + + parameter OSD_COLOR = 3'd4, + parameter OSD_X_OFFSET = 10'd0, + parameter OSD_Y_OFFSET = 10'd0 +) +( + // master clock + // it should be multiple by (ce_pix*4). + input clk_sys, + + // Pixel clock or clock_enable (both are accepted). + input ce_pix, + + // Some systems have multiple resolutions. + // ce_pix_actual should match ce_pix where every second or fourth pulse is enabled, + // thus half or qurter resolutions can be used without brake video sync while switching resolutions. + // For fixed single resolution (or when video sync stability isn't required) ce_pix_actual = ce_pix. + input ce_pix_actual, + + // OSD SPI interface + input SPI_SCK, + input SPI_SS3, + input SPI_DI, + + // scanlines (00-none 01-25% 10-50% 11-75%) + input [1:0] scanlines, + + // 0 = HVSync 31KHz, 1 = CSync 15KHz + input scandoubler_disable, + + // High quality 2x scaling + input hq2x, + + // YPbPr always uses composite sync + input ypbpr, + + // 0 = 16-240 range. 1 = 0-255 range. (only for YPbPr color space) + input ypbpr_full, + + // color + input [DWIDTH:0] R, + input [DWIDTH:0] G, + input [DWIDTH:0] B, + + // Monochrome mode (for HALF_DEPTH only) + input mono, + + // interlace sync. Positive pulses. + input HSync, + input VSync, + + // Falling of this signal means start of informative part of line. + // It can be horizontal blank signal. + // This signal can be used to reduce amount of required FPGA RAM for HQ2x scan doubler + // If FPGA RAM is not an issue, then simply set it to 0 for whole line processing. + // Keep in mind: due to algo first and last pixels of line should be black to avoid side artefacts. + // Thus, if blank signal is used to reduce the line, make sure to feed at least one black (or paper) pixel + // before first informative pixel. + input line_start, + + // MiST video output signals + output [5:0] VGA_R, + output [5:0] VGA_G, + output [5:0] VGA_B, + output VGA_VS, + output VGA_HS +); + +localparam DWIDTH = HALF_DEPTH ? 2 : 5; + +wire [DWIDTH:0] R_sd; +wire [DWIDTH:0] G_sd; +wire [DWIDTH:0] B_sd; +wire hs_sd, vs_sd; + +scandoubler #(.LENGTH(LINE_LENGTH), .HALF_DEPTH(HALF_DEPTH)) scandoubler +( + .*, + .hs_in(HSync), + .vs_in(VSync), + .r_in(R), + .g_in(G), + .b_in(B), + + .hs_out(hs_sd), + .vs_out(vs_sd), + .r_out(R_sd), + .g_out(G_sd), + .b_out(B_sd) +); + +wire [DWIDTH:0] rt = (scandoubler_disable ? R : R_sd); +wire [DWIDTH:0] gt = (scandoubler_disable ? G : G_sd); +wire [DWIDTH:0] bt = (scandoubler_disable ? B : B_sd); + +generate + if(HALF_DEPTH) begin + wire [5:0] r = mono ? {gt,rt} : {rt,rt}; + wire [5:0] g = mono ? {gt,rt} : {gt,gt}; + wire [5:0] b = mono ? {gt,rt} : {bt,bt}; + end else begin + wire [5:0] r = rt; + wire [5:0] g = gt; + wire [5:0] b = bt; + end +endgenerate + +wire hs = (scandoubler_disable ? HSync : hs_sd); +wire vs = (scandoubler_disable ? VSync : vs_sd); + +reg scanline = 0; +always @(posedge clk_sys) begin + reg old_hs, old_vs; + + old_hs <= hs; + old_vs <= vs; + + if(old_hs && ~hs) scanline <= ~scanline; + if(old_vs && ~vs) scanline <= 0; +end + +wire [5:0] r_out, g_out, b_out; +always @(*) begin + case(scanlines & {scanline, scanline}) + 1: begin // reduce 25% = 1/2 + 1/4 + r_out = {1'b0, r[5:1]} + {2'b00, r[5:2]}; + g_out = {1'b0, g[5:1]} + {2'b00, g[5:2]}; + b_out = {1'b0, b[5:1]} + {2'b00, b[5:2]}; + end + + 2: begin // reduce 50% = 1/2 + r_out = {1'b0, r[5:1]}; + g_out = {1'b0, g[5:1]}; + b_out = {1'b0, b[5:1]}; + end + + 3: begin // reduce 75% = 1/4 + r_out = {2'b00, r[5:2]}; + g_out = {2'b00, g[5:2]}; + b_out = {2'b00, b[5:2]}; + end + + default: begin + r_out = r; + g_out = g; + b_out = b; + end + endcase +end + +wire [5:0] red, green, blue; +osd #(OSD_X_OFFSET, OSD_Y_OFFSET, OSD_COLOR) osd +( + .*, + + .R_in(r_out), + .G_in(g_out), + .B_in(b_out), + .HSync(hs), + .VSync(vs), + + .R_out(red), + .G_out(green), + .B_out(blue) +); + +wire [5:0] yuv_full[225] = '{ + 6'd0, 6'd0, 6'd0, 6'd0, 6'd1, 6'd1, 6'd1, 6'd1, + 6'd2, 6'd2, 6'd2, 6'd3, 6'd3, 6'd3, 6'd3, 6'd4, + 6'd4, 6'd4, 6'd5, 6'd5, 6'd5, 6'd5, 6'd6, 6'd6, + 6'd6, 6'd7, 6'd7, 6'd7, 6'd7, 6'd8, 6'd8, 6'd8, + 6'd9, 6'd9, 6'd9, 6'd9, 6'd10, 6'd10, 6'd10, 6'd11, + 6'd11, 6'd11, 6'd11, 6'd12, 6'd12, 6'd12, 6'd13, 6'd13, + 6'd13, 6'd13, 6'd14, 6'd14, 6'd14, 6'd15, 6'd15, 6'd15, + 6'd15, 6'd16, 6'd16, 6'd16, 6'd17, 6'd17, 6'd17, 6'd17, + 6'd18, 6'd18, 6'd18, 6'd19, 6'd19, 6'd19, 6'd19, 6'd20, + 6'd20, 6'd20, 6'd21, 6'd21, 6'd21, 6'd21, 6'd22, 6'd22, + 6'd22, 6'd23, 6'd23, 6'd23, 6'd23, 6'd24, 6'd24, 6'd24, + 6'd25, 6'd25, 6'd25, 6'd25, 6'd26, 6'd26, 6'd26, 6'd27, + 6'd27, 6'd27, 6'd27, 6'd28, 6'd28, 6'd28, 6'd29, 6'd29, + 6'd29, 6'd29, 6'd30, 6'd30, 6'd30, 6'd31, 6'd31, 6'd31, + 6'd31, 6'd32, 6'd32, 6'd32, 6'd33, 6'd33, 6'd33, 6'd33, + 6'd34, 6'd34, 6'd34, 6'd35, 6'd35, 6'd35, 6'd35, 6'd36, + 6'd36, 6'd36, 6'd36, 6'd37, 6'd37, 6'd37, 6'd38, 6'd38, + 6'd38, 6'd38, 6'd39, 6'd39, 6'd39, 6'd40, 6'd40, 6'd40, + 6'd40, 6'd41, 6'd41, 6'd41, 6'd42, 6'd42, 6'd42, 6'd42, + 6'd43, 6'd43, 6'd43, 6'd44, 6'd44, 6'd44, 6'd44, 6'd45, + 6'd45, 6'd45, 6'd46, 6'd46, 6'd46, 6'd46, 6'd47, 6'd47, + 6'd47, 6'd48, 6'd48, 6'd48, 6'd48, 6'd49, 6'd49, 6'd49, + 6'd50, 6'd50, 6'd50, 6'd50, 6'd51, 6'd51, 6'd51, 6'd52, + 6'd52, 6'd52, 6'd52, 6'd53, 6'd53, 6'd53, 6'd54, 6'd54, + 6'd54, 6'd54, 6'd55, 6'd55, 6'd55, 6'd56, 6'd56, 6'd56, + 6'd56, 6'd57, 6'd57, 6'd57, 6'd58, 6'd58, 6'd58, 6'd58, + 6'd59, 6'd59, 6'd59, 6'd60, 6'd60, 6'd60, 6'd60, 6'd61, + 6'd61, 6'd61, 6'd62, 6'd62, 6'd62, 6'd62, 6'd63, 6'd63, + 6'd63 +}; + +// http://marsee101.blog19.fc2.com/blog-entry-2311.html +// Y = 16 + 0.257*R + 0.504*G + 0.098*B (Y = 0.299*R + 0.587*G + 0.114*B) +// Pb = 128 - 0.148*R - 0.291*G + 0.439*B (Pb = -0.169*R - 0.331*G + 0.500*B) +// Pr = 128 + 0.439*R - 0.368*G - 0.071*B (Pr = 0.500*R - 0.419*G - 0.081*B) + +wire [18:0] y_8 = 19'd04096 + ({red, 8'd0} + {red, 3'd0}) + ({green, 9'd0} + {green, 2'd0}) + ({blue, 6'd0} + {blue, 5'd0} + {blue, 2'd0}); +wire [18:0] pb_8 = 19'd32768 - ({red, 7'd0} + {red, 4'd0} + {red, 3'd0}) - ({green, 8'd0} + {green, 5'd0} + {green, 3'd0}) + ({blue, 8'd0} + {blue, 7'd0} + {blue, 6'd0}); +wire [18:0] pr_8 = 19'd32768 + ({red, 8'd0} + {red, 7'd0} + {red, 6'd0}) - ({green, 8'd0} + {green, 6'd0} + {green, 5'd0} + {green, 4'd0} + {green, 3'd0}) - ({blue, 6'd0} + {blue , 3'd0}); + +wire [7:0] y = ( y_8[17:8] < 16) ? 8'd16 : ( y_8[17:8] > 235) ? 8'd235 : y_8[15:8]; +wire [7:0] pb = (pb_8[17:8] < 16) ? 8'd16 : (pb_8[17:8] > 240) ? 8'd240 : pb_8[15:8]; +wire [7:0] pr = (pr_8[17:8] < 16) ? 8'd16 : (pr_8[17:8] > 240) ? 8'd240 : pr_8[15:8]; + +assign VGA_R = ypbpr ? (ypbpr_full ? yuv_full[pr-8'd16] : pr[7:2]) : red; +assign VGA_G = ypbpr ? (ypbpr_full ? yuv_full[y -8'd16] : y[7:2]) : green; +assign VGA_B = ypbpr ? (ypbpr_full ? yuv_full[pb-8'd16] : pb[7:2]) : blue; +assign VGA_VS = (scandoubler_disable | ypbpr) ? 1'b1 : ~vs_sd; +assign VGA_HS = scandoubler_disable ? ~(HSync ^ VSync) : ypbpr ? ~(hs_sd ^ vs_sd) : ~hs_sd; + +endmodule diff --git a/Arcade_MiST/README.txt b/Arcade_MiST/README.txt index e88b1fc2..9157a0ae 100644 --- a/Arcade_MiST/README.txt +++ b/Arcade_MiST/README.txt @@ -2,6 +2,7 @@ Arcade Cores #Atari Hardware Computer Space + Dottori Kun Sprint 2 Sprint One Super Breakout diff --git a/Sharp - MZ-80K_MiST/mz80k_mist.qws b/Sharp - MZ-80K_MiST/mz80k_mist.qws new file mode 100644 index 0000000000000000000000000000000000000000..2976903c90e956f4368db425b596f8f6dfb249b3 GIT binary patch literal 1352 zcmeH`%}PQ+6vzL!B3$+WEhHkM()9L$wdxC7R20=J0=eq7LQP2{D5U4<6?}!D+P3OJ z`uv^ox=MnAXwwYmYv#=VoH=u5XIhWNAd&{itu^WIj_%`8F*qNl(zEyeVq0N)aPmYHU+_09lO-VMxY zuV&d2A_KKwEU5Pk8zJ9-`&Nh(r#>b4D)N-fL&qE4lWp7&<-ompL%|-1D29x^LF%nEU-rsZO=E>+VRL&|bAy(eSr!u