1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-01-20 01:34:38 +00:00

Update TraverseUSA_MiST.sv

This commit is contained in:
Gehstock 2019-12-31 15:59:08 +01:00
parent 8e6c29962f
commit 34517cd15f

View File

@ -55,11 +55,22 @@ module TraverseUSA_MiST(
reg shtrider = 0;
wire [7:0] dip1 = 8'hff;
reg [7:0] dip2 = { ~status[9], ~status[8], ~status[7], ~status[6], ~status[5], 3'b110 };
reg [7:0] dip2;
always @(*) begin
if (`CORE_NAME == "SHTRIDER") begin
shtrider = 1;
// Cocktail(3) / M-Km(1) / Flip(0)
dip2 = { 4'b1111, 2'b11, status[5], 1'b0 };
end else begin
shtrider = 0;
// Diag(7) / Demo(6) / Zippy(5) / Freeze (4) / M-Km(3) / Coin mode (2) / Cocktail(1) / Flip(0)
dip2 = { ~status[9], ~status[8], ~status[7], ~status[6], ~status[5], 3'b110 };
end
end
localparam CONF_STR = {
"TROPANG;rom;",
`CORE_NAME,";;",
"O2,Rotate Controls,Off,On;",
"O34,Scanlines,Off,25%,50%,75%;",
"OA,Blending,Off,On;",