diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006400.m2 b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006400.m2 new file mode 100644 index 00000000..f4fe05f4 Binary files /dev/null and b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006400.m2 differ diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006400_m2.hex b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006400_m2.hex deleted file mode 100644 index 9dbfacea..00000000 --- a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006400_m2.hex +++ /dev/null @@ -1,17 +0,0 @@ -:1000000000000000000000000000000000000000F0 -:1000100000000000000000000000000000000000E0 -:1000200000000000000000000000000000000000D0 -:1000300000000000000000000000000000000000C0 -:1000400000000000000000000000000000000000B0 -:1000500000000000000000000000000000000000A0 -:100060000000000000000000000000000000000090 -:100070000000000000000000000000000000000878 -:100080000A0A0A0A0A0E0000000000000000000030 -:100090000000000000000000000000000000000060 -:1000A0000000000000000000000000000000000050 -:1000B0000000000000000000000000000000000040 -:1000C0000000000000000000000000000000000030 -:1000D0000000000000000000000000000000000020 -:1000E0000808080808080808080808080808080A8E -:1000F0000A0A0B0B0B0A0A0A0A0A0A0A0A0A0A0A5D -:00000001FF diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006401.e2 b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006401.e2 new file mode 100644 index 00000000..ec508e96 --- /dev/null +++ b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006401.e2 @@ -0,0 +1 @@ +AA!! \ No newline at end of file diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006401_e2.hex b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006401_e2.hex deleted file mode 100644 index 975d72ea..00000000 --- a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/006401_e2.hex +++ /dev/null @@ -1,3 +0,0 @@ -:100000001111010141418181C1C12121E1E1E1E100 -:10001000E0E0E8E8E4E4ECECE2E2EAEAE6E6EEEE70 -:00000001FF diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033280.p4 b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033280.p4 new file mode 100644 index 00000000..f8972298 Binary files /dev/null and b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033280.p4 differ diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033280_p4.hex b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033280_p4.hex deleted file mode 100644 index 743eadb7..00000000 --- a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033280_p4.hex +++ /dev/null @@ -1,33 +0,0 @@ -:1000000000000000000000000F0F0202020F0F00AE -:100010000F0F0909090F060003070C08080C04005C -:100020000F0F08080C0703000F0F09090908080043 -:100030000F0F01010101000003070C08090F0F0059 -:100040000F0F0101010F0F0008080F0F0808000033 -:10005000040C0808080F07000F0F03070E0C080018 -:100060000F0F0808080808000F0F0103010F0F0009 -:100070000F0F0103070F0F00070F0808080F0700F5 -:100080000F0F020202030100070F080A0E070B0000 -:100090000F0F02060F0D0900040D0909090F0600D4 -:1000A00000000F0F00000000070F0808080F0700EE -:1000B0000103070E070301000F0F0703070F0F00CF -:1000C0000C0E0703070E0C0000010F0F01000000CB -:1000D0000C0E0F0B090808000000000000000000D3 -:1000E0000000000000000000000000000000000010 -:1000F0000000000000000000000000000000000000 -:1001000000000000000000000300000000000000EC -:1001100003030000000000000303030000000000D0 -:1001200003030303000000000303030303000000B4 -:100130000303030303030000030303030303030098 -:100140000303030303030303000303030303030382 -:10015000000003030303030300000003030303037E -:10016000000000000303030300000000000303037A -:100170000000000000000303000000000000000376 -:1001800003070C080807030008080F0F0808000001 -:100190000C0E0F0B0B090800040C0909090F0600CF -:1001A000030302020F0F0200040C0808080F0700E7 -:1001B000070F0909090F060000000E0F01000000DB -:1001C0000609090B0B0E0600000909090D070300BB -:1001D000000000000000000003000F0F0F0F0F0FC2 -:1001E00003030F0F0F0F0F0F00000F0F0F0F0F0F55 -:1001F00000000F0F0F0F0F0F0F0F0F0F0F0F0F0F2D -:00000001FF diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033281.r4 b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033281.r4 new file mode 100644 index 00000000..a2cf3499 Binary files /dev/null and b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033281.r4 differ diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033281_r4.hex b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033281_r4.hex deleted file mode 100644 index 000d461b..00000000 --- a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033281_r4.hex +++ /dev/null @@ -1,33 +0,0 @@ -:100000000000000000000000080C0602060C0800BA -:100010000E0E0202020E0C00080C0602020604007C -:100020000E0E0202060C08000E0E02020202000072 -:100030000E0E020202020200080C06020202020078 -:100040000E0E0000000E0E0002020E0E0202000054 -:1000500000000000000E0E000E0E00080C0602004C -:100060000E0E0000000000000E0E0C080C0E0E001C -:100070000E0E0C08000E0E000C0E0202020E0C00FA -:100080000E0E0202020E0C000C0E0202020E0C00FA -:100090000E0E0202020E0C000C0E020206040000FC -:1000A00002020E0E020200000E0E0000000E0E00F4 -:1000B0000E0E0000000E0E000E0E0008000E0E00C8 -:1000C000060E0C080C0E06000E0E00000E0E0000B0 -:1000D0000202020A0E0E06000000000000000000EE -:1000E0000000000000000000000000000000000010 -:1000F0000000000000000000000000000000000000 -:1001000000000000000000000F00000000000000E0 -:100110000F0F0000000000000F0F0F000000000094 -:100120000F0F0F0F000000000F0F0F0F0F00000048 -:100130000F0F0F0F0F0F00000F0F0F0F0F0F0F00FC -:100140000F0F0F0F0F0F0F0F000F0F0F0F0F0F0FCE -:1001500000000F0F0F0F0F0F0000000F0F0F0F0FFA -:10016000000000000F0F0F0F00000000000F0F0F26 -:100170000000000000000F0F000000000000000F52 -:10018000080C0202060C080000040E0E000000001D -:10019000040602020A0E0C000002020A0E06020009 -:1001A00000080C060E0E00000E0E0A0A0A0A0000D5 -:1001B000080C060202020000060602020A0E0600F1 -:1001C0000C0E0A02020C00000C0E0202020E0C00C1 -:1001D00000000000000000000F000F0F0F0F0F0FB6 -:1001E0000F0F0F0F0F0F0F0F00000F0F0F0F0F0F3D -:1001F00000000C0C0C0C0C0C0C0C0C0C0C0C0C0C57 -:00000001FF diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033282.k6 b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033282.k6 new file mode 100644 index 00000000..f53f888d Binary files /dev/null and b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033282.k6 differ diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033282_k6.hex b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033282_k6.hex deleted file mode 100644 index 0e7a352d..00000000 --- a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033282_k6.hex +++ /dev/null @@ -1,3 +0,0 @@ -:10000000E0E0E00000000000000000000000000050 -:1000100000000000000000000000000000000000E0 -:00000001FF diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033453.c1 b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033453.c1 new file mode 100644 index 00000000..15ababe8 Binary files /dev/null and b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033453.c1 differ diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033453_c1.hex b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033453_c1.hex deleted file mode 100644 index dfc82906..00000000 --- a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033453_c1.hex +++ /dev/null @@ -1,129 +0,0 @@ -:10000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00 -:10001000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0 -:10002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0 -:10003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0 -:10004000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0 -:10005000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0 -:10006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0 -:10007000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90 -:10008000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80 -:10009000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70 -:1000A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60 -:1000B000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50 -:1000C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40 -:1000D000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30 -:1000E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20 -:1000F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10 -:10010000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF -:10011000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF -:10012000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF -:10013000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF -:10014000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF -:10015000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF -:10016000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F -:10017000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F -:10018000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F -:10019000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F -:1001A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F -:1001B000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4F -:1001C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F -:1001D000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2F -:1001E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F -:1001F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F -:10020000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE -:10021000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE -:10022000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE -:10023000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE -:10024000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE -:10025000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAE -:10026000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E -:10027000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E -:10028000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E -:10029000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6E -:1002A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E -:1002B000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4E -:1002C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E -:1002D000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2E -:1002E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E -:1002F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E -:10030000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD -:10031000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED -:10032000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD -:10033000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD -:10034000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD -:10035000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAD -:10036000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D -:10037000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8D -:10038000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D -:10039000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6D -:1003A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D -:1003B000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4D -:1003C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D -:1003D000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2D -:1003E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1D -:1003F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D -:100400004C8D3CA201A406A503F01BB525D92700FD -:100410009011992700D007B520D922009005B5206A -:10042000992200CA10E5204F348D300C8D400CE627 -:1004300004A9398539A9398538A206A903853E2042 -:10044000B035202F36A503D004A50ED0D920C9364B -:1004500020082F202432205231A505D0E8A503F032 -:10046000C5A9088511850020C9362C2E083006A59F -:1004700000293FD0F2A9008511E60220F234A5023E -:10048000C50390ADA9008502A9042C32081002A969 -:1004900002C504B09A4C032C206933A538291F38B3 -:1004A000E90F1002A9004A8538A5060A0A0A05388C -:1004B000A8A92D8539A93B8538B1381024B52A1053 -:1004C00003200B3AC940AD5B339003AD5C33853AF2 -:1004D000B52AC980A53A9003200B3A952AA9099517 -:1004E0002BA503F053B138297F8538186509C92039 -:1004F0009002A9208509F8A53818A40588F0076599 -:100500003888F0026538A4027920009920009027ED -:10051000A900792500992500C50AD01BA5021869F4 -:1005200001A80A0A2517D00F9805178517A9108565 -:10053000078508E60EE60ED8C60D600101030385A7 -:10054000858787000001038587000000000103857F -:10055000870000A900853EA21EA9398539A93985E1 -:100560003820B035A9568538A9398539A91FAA85FB -:100570003E4CB035A503F00AA502D06CA504C90114 -:10058000D066A500290FD060AD28082AAD2F082914 -:10059000802A2AC9039002A902C506F0098506A986 -:1005A0000085404C8231AD3208850AAD330829C040 -:1005B000260A260A05062A2A2AAABDE92D850AF056 -:1005C00027A944204937A50A4A4A4A4AF00320AAE3 -:1005D0003EA000913AA50A20AA3EA020913AA9B0D7 -:1005E000A040913AA060913A6000020406091216F8 -:1005F0002000020406081012150002030407091166 -:1006000014A537C902B005A2024C973660A512C9DD -:10061000249004C964900BA51B4A9006E605182A8D -:10062000851BA514C9249004C964900BA51D4A908C -:1006300006E605182A851D60A506C901F0C3B0CDE0 -:10064000A503D004A50BD025A000A52BC9089008B0 -:10065000A91CC53790028537A537C9079067C930EF -:10066000B00DC914900529014C6D2E2903D056A94F -:10067000048539853BA906853CA2248638863AE65E -:100680003AA539C9079006A538C960B036B13A9184 -:1006900038E638E63AA53A291FC91F90F0A50C297B -:1006A00004D0049138F00EA5382920D004A9BFD079 -:1006B00002A9BE9138A53818653CAA90BEE639E675 -:1006C0003BD0B8E60C60A50FD00B2C31087006307B -:1006D00004A904850EA5002907F008C904D0038DDC -:1006E000700C60A50FF0FB2C310850083008E60EA6 -:1006F000E60E1000E60EE60EC60F8D710CA50EC9B3 -:100700001E90DFA91E850E60A204B51910034CE3EC -:100710002FB518C9E8B010C91AB01DB52AC9409044 -:1007200017C9C0B013D00AB52AC9409004C9C090F7 -:100730000720013A952AE608B510D023B52A301FC4 -:10074000200B3A952AA9238536B5192901F002E62E -:1007500005B51929809519A503F004A9088516B5D2 -:1007600010C9F09015B5192901D002C605A98095C8 -:1007700019A506C902D00320382EB5192902D05C6C -:10078000206933A000B138C9BEF00FC9BFD04DA554 -:100790003838E9208538B002C639B5192901D03971 -:1007A000A506F008B51909029519D012A536300E24 -:1007B000A538291F38E53620AD39C904901EA53863 -:1007C000291F8536A503D004A50BD00DA000A900D4 -:1007D0009138A020913820982C20EB2F863F20764E -:1007E00032A63FCACA30034C0A2F60A506C901F0E1 -:1007F0000EB010A536C91ED006B52AC980B0034C6C -:00000001FF diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033454.d1 b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033454.d1 new file mode 100644 index 00000000..00f04eb8 Binary files /dev/null and b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033454.d1 differ diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033454_d1.hex b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033454_d1.hex deleted file mode 100644 index ae94647e..00000000 --- a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033454_d1.hex +++ /dev/null @@ -1,129 +0,0 @@ -:10000000823060B5192901F0F6B518290FC906909C -:100010005DC90CB059A000B5102907C904B52AB0B4 -:1000200005200B3AA00248B518290FC909900968A4 -:1000300020013A48980960A8206933A53838E92199 -:100040008538B002C639B138291FD04E683043C94F -:1000500040902F843A9829600901A8B138291FF0EF -:1000600031A53A29020920A8B138291FD02DA506AB -:10007000C902D00EB5102907C904900EB52AC9804F -:10008000B007B52A200B3A952A60B52AC98090F9A5 -:10009000B0F0B52A20013A952A6068B52A1869801F -:1000A000952A60A503D01BA5002940F016A50EC90E -:1000B00004B010AD310829C0F0090A2A2A094020ED -:1000C000493760A9C1204937A606B5271522F0187F -:1000D000A940204937A53A8538A53B8539A9B0857F -:1000E0003AA606E8E820F23560A204A505F062B55C -:1000F00019305AB52B8538B52A48863E20143A491E -:10010000FF18690120B539A63EA53A18753095301B -:10011000A53B7510C9F09006B42A3002A9009510CD -:10012000B52B853868863E20113A49FF18690120B1 -:10013000B539A63EA53A1875319531A53B7518C954 -:10014000E89002A9E8C919B002A9199518CACA10FD -:100150009E60A503F00EA5004A90094A9007A511DC -:100160002903851160A900A609F004C6090904A69F -:1001700008F004C6080902A607F004C607090185AD -:1001800011608D800CA9808519851B851DA90085AE -:100190001120532DA602F640A506F00BC901F0214F -:1001A000C902F0244C8D3CA968850DA9398539A96F -:1001B000738538A21EA91B853E20B035A2164CAC13 -:1001C00035A968850D4CA235A960850D20A235A9F9 -:1001D00001851B851DA9398539A9908538A218A9E3 -:1001E00017853E20B035A9D7852CA929852EA95879 -:1001F000851AA9A0851CA93C85128514A904852D02 -:10020000852F60B13A9138A900913AA020B13A9176 -:1002100038A900913AA000E638E63AA53A291FC964 -:100220001FD0E060A50DD042A506F03EC902D0283F -:10023000A505C901D034A202B5191006A204B5194A -:1002400030168519A9809519B5108510B51885182F -:10025000B52B852BB52A852AA204B5193008B52AF5 -:100260003004B5103005CACA10F060A602B540C906 -:1002700003B0F74C9431A503D020A50129E0D01597 -:10028000B510C9E09013B52A100F200B3A952AA596 -:1002900037C9309042A900850560B51930FBA50625 -:1002A000C901D00AB510C9B59004C9BF900AB510EC -:1002B000C9DD90E5C9E7B0E1A51E186904D518901D -:1002C000D8A51649FF186901853E18651ED518B0D6 -:1002D000C8B52AC98090C2E637D004A9808537E620 -:1002E00007A5374A4AC9049002A903A8B52BC90833 -:1002F000B005B96533952BA503D004A900F014A56A -:100300003E386A186901651E38F518853CA901B0A8 -:1003100002A900853EB52BC9089004A902D01DA5ED -:100320003729FCC90C9004A900F011853DA53C209B -:10033000AD39C903A900B002A902053D053EA8B91F -:100340005933952AB5192901F002E605B519298016 -:100350009519A98085364C382E1C642858285830A9 -:10036000501070107005060607B5101869084A4A43 -:100370004A491F8538A9048539A900853AB5181856 -:10038000690F090749FF0A263A0A263A186538858F -:1003900038A53A6539853960A902853A8538A904B6 -:1003A000853B8539A9BD8D62078D6707A21AA0001C -:1003B000A506C901D002A005843CA53A186920858C -:1003C0003A9002E63BA900A8913AA43C913ACAD0DF -:1003D000E9A516F079A51E49FF4A4A4AAACACAA544 -:1003E0003818692085389002E639CAD0F2A51E294E -:1003F0000749FF853B1869B0A0009138A43C9138AB -:10040000A53818692085389002E639A51618653B8D -:10041000F03CC909901A38E908853BA9A89138A091 -:10042000009138A5381869208538A53B9002E63937 -:100430001869A0AAA538C960900BA539C907D005CD -:100440008A18691AAA8AA0009138A43C913860A938 -:1004500080851985478548A9008540854185168591 -:10046000038505850285048501A50ED014A50BF032 -:1004700004C60BD00BC6061004A90285064C8231B7 -:1004800060A90E8516A5170A0A851720C93620749B -:100490002DA5002910D0088D300C8D400CF010A532 -:1004A0000EC902900A8D310CC90490038D410C2CA9 -:1004B00080083022A50EC90490D138E904850EA920 -:1004C000028503A902850BA9008520852185258544 -:1004D0002685404C823170B3A50EC90290ADC60E80 -:1004E000C60EA9018503A5172908F0D7A904851709 -:1004F000D0D1A503C902B00160A900850DA60CA545 -:10050000468646850CA61BA547851B8647A61DA5C6 -:1005100048851D864820E631A000843BA949853ADC -:10052000A9278538A9048539A207A900853CB13AD5 -:10053000853DB138C9BED00338B00118663CE638F5 -:10054000CA10EFA53C913AA207C638263DB00AA9C9 -:10055000009138A0209138D00CE60DA9BE9138A9A1 -:10056000BFA0209138A000CA10DFE63AA53818696C -:100570000885389002E639291FC91FD0ABA5381865 -:10058000692885389002E639A539C907909AA538B7 -:10059000C9609094A504C901D007C502D0034C825C -:1005A0003160A9398539A9738538A21AA913853E06 -:1005B000A904853B8A853A48A96020493768AACAB8 -:1005C0003004E43EB0EA60A0B0C502D00EAAA50394 -:1005D000F008A5002910D002A0008A843AAAD00A07 -:1005E000A9608538A9048539D008A9068539A9A04C -:1005F0008538A900A0209138A0009138B525F016C3 -:1006000029F0F0084A4A4A4A053A9138B525290F97 -:10061000053AA0209138B52029F04A4A4A4A053ABD -:10062000A0409138B520290F053AA060913860A507 -:1006300003F022A90E8516A9C120493720C936200A -:10064000742D2C2E08300EA50029108D110CF0EC05 -:100650008D100CD0E7A90085378D110CA9C4204955 -:1006600037A900A8913AA020913AA040913AA06001 -:10067000913AA500098029E1850020C936A50FD04F -:1006800004A500D0F5A504C901D004A900850CA2D9 -:1006900000860786088609E60520E239C920B002EF -:1006A000A920C9E09002A9E0951820E2392938C9AB -:1006B00020F0F71869A0952AA9809510A90295192C -:1006C000A904952BA980853660AD000CC9D8B0F976 -:1006D000AD000CC9D890F9E600D002E6018D800C7F -:1006E000A516186915853EA51FC53EB004A63E9007 -:1006F0001CC9E89004A2E7D014AA38E51EA820ADD2 -:1007000039C902900AD006CA981002E8E8861E206D -:10071000E930209833A503F006A504290F09B08D10 -:10072000A005A90020C735A901A603F004C503F060 -:100730000320C73520E23920C62E20A3308D510C6E -:10074000ADC00830034CB13C60A200A000863C86DE -:100750003D182A263C2A263D4AAA2940D026BDD14A -:1007600037853ABDD237853B8A0A0A8538AD3008CD -:1007700029C04A4A4A4A4A0538AABDA9378538BD20 -:10078000AA378539B138F020A63CF004A900F0065C -:10079000A63DF0020980A200813AA53A1869208599 -:1007A0003A9002E63BC810DC60DB37E837F93709DE -:1007B000381338243839384D386138723887389BC7 -:1007C00038AD38BE38D338E738FA380939183929FE -:1007D00039A104A104A104A1048404204849474884 -:1007E0002053434F52452000424553544520505515 -:1007F0004E4B545A41484C20004D45494C4C4555B0 -:00000001FF diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033455.e1 b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033455.e1 new file mode 100644 index 00000000..d0db7431 Binary files /dev/null and b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033455.e1 differ diff --git a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033455_e1.hex b/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033455_e1.hex deleted file mode 100644 index 09d17ca8..00000000 --- a/Arcade_MiST/Atari BW Raster Hardware/SuperBreakout_MiST/rtl/roms/033455_e1.hex +++ /dev/null @@ -1,129 +0,0 @@ -:10000000522053434F5245200020205245434F5227 -:100010004420003120434F494E203220504C41595A -:100020004552530031204D55454E5A4520322053FC -:100030005049454C4552202000203120504945432D -:10004000452032204A4F5545555253200031204615 -:10005000494348412032204A554741444F52455375 -:10006000003120434F494E20203120504C4159450A -:10007000520031204D55454E5A45202031205350D5 -:1000800049454C45522000203120504945434520E8 -:100090002031204A4F5545555220003120464943D2 -:1000A00048412031204A554741444F5200322043B5 -:1000B0004F494E53203120504C4159455200322077 -:1000C0004D55454E5A454E203120535049454C45DB -:1000D0005220002032205049454345532031204AC8 -:1000E0004F55455552200032204649434841532040 -:1000F00031204A554741444F520020202020424F92 -:100100004E555320464F52200020465245494553F4 -:1001100020535049454C20005041525449452047F6 -:100120005241545549544520005041525449444F7E -:100130002047524154495320003D202020202020B8 -:1001400020202020202020202020202020202020AF -:10015000202020203D003E7F7F7F7F7F7F7F7F7F2D -:100160007F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F9F -:100170007F3F003D3E3F3E3F3E3F3E3F3E3F3E3F96 -:100180003E3F3E3F3E3F3E3F3E3F3E3F3E3F3D00C7 -:100190003D3E3F3E3F3E3F202020203E3F3E3F3EF3 -:1001A0003F202020203E3F3E3F3E3F3D001005497E -:1001B000FF18690160853CA900853D853A853BA50E -:1001C0003C1004A9FF853D4638B003D00E6018A549 -:1001D0003A653C853AA53B653D853B063C263D4C52 -:1001E000C739061326151002E613A5132902F006D7 -:1001F000A51349018513A5150513D002E613A51310 -:100200006038E940200B3A1869406049FF186901DD -:100210006038E9404A4AAABD1B3A60000D192531F1 -:100220003C47515B636A71767A7E7F7F7F7E7A7608 -:10023000716A635B51473C3125190D00F3E7DBCF51 -:10024000C4B9AFA59D968F8A868281818182868A74 -:100250008F969DA5AFB9C4CFDBE7F3000000000087 -:10026000000000000000000000000000000000008E -:10027000000000000000000000000000000000007E -:10028000000000000000000000000000000000006E -:10029000000000000000000000000000000000005E -:1002A000000000000000000000000000000000004E -:1002B000000000000000000000000000000000003E -:1002C000000000000000000000000000000000002E -:1002D000000000000000000000000000000000001E -:1002E000000000000000000000000000000000000E -:1002F00000000000000000000000000000000000FE -:1003000000000000000000000000000000000000ED -:1003100000000000000000000000000000000000DD -:1003200000000000000000000000000000000000CD -:1003300000000000000000000000000000000000BD -:1003400000000000000000000000000000000000AD -:10035000000000000000000000000000000000009D -:10036000000000000000000000000000000000008D -:10037000000000000000000000000000000000007D -:10038000000000000000000000000000000000006D -:10039000000000000000000000000000000000005D -:1003A000000000000000000000000000000000004D -:1003B000000000000000000000000000000000003D -:1003C000000000000000000000000000000000002D -:1003D000000000000000000000000000000000001D -:1003E000000000000000000000000000000000000D -:1003F00000000000000000000000000000000000FD -:10040000488D000E58AD000C2920F00268408A4843 -:10041000D8BABD0501C92C9045C944B041AD4008CA -:10042000A2012A26432A2642B542D00CB544F01830 -:10043000D644D014E60FD01029FCC9F8D00AB54430 -:10044000F002E60FA9209544CA10DDADC00829408E -:10045000D008854285438544854568AA68404C8D0F -:100460003C48D8AD000C49FF38E948B006A90085E2 -:100470001FF0121006A9FF851FD00A851FAD0010BE -:1004800049FF2A261F8D500C8D600C6840D8A27F32 -:100490009AA9008D500C8D600C8D700CAA9500E807 -:1004A000D0FBA9FF851B851DADC0081004584C0367 -:1004B0002C78A2008E500C8E600C8A1869049D0066 -:1004C000041869019D00051869019D00061869015D -:1004D0009D00078D800CE8D0E18A1869045D000456 -:1004E000D0338A1869055D0005D02A8A1869065D2F -:1004F0000006D0218A1869075D0007D0188D800C8E -:10050000E8D0D68A9D00049D00059D00069D000749 -:10051000E8D0F1F032386AF023A2089002A20186F6 -:1005200011A200A000E8D0FD8D800CC8D0F7861184 -:10053000E8D0FD8D800CC8D0F718F0DA8D800C2C37 -:10054000C00810F84C8D3CA90085118D310C8D41EF -:100550000C8D100CA9E4853AA904853BA92C853F94 -:10056000A200A9048538A900853EA8A955513EC816 -:10057000D0FB8D800CE63FC638D0F2DDA43EF03CC7 -:100580005DA43E853C4A4A4A4A20AA3EC63A913A70 -:10059000A53C20AA3EA020913AA000E63AA9928D5F -:1005A0006404A98F8D8404A98D8DA4048A09B09157 -:1005B0003AA53A186960853A9002E63BE8E005D032 -:1005C000A1A53BC904D006A53AC9E4F010A98291BF -:1005D0003AA020A981913AA040A984913AA9008526 -:1005E0003CADC0088538AD2E088539AD8008853A08 -:1005F000AD28082AAD2F086A29C0853BAD40088583 -:100600003DAD000CC9FAB0F9AD000CC9FA90F9E69D -:10061000008D800C8D510CA51F20AA3E8DC005A514 -:100620001F4A4A4A4A20AA3E8DA005A611A53CD0E1 -:1006300011A500291FD0128A0A290FD002A901AAE8 -:10064000D007A5002901D051AAADC00845382940DE -:10065000F002A281AD2E0845392980F002A282ADB8 -:100660008008453A29C0F002A284AD28082AAD2F9F -:10067000086A29C0C53B853BF00D0A2A2AAAA910A1 -:100680004ACA10FC0980AAAD4008453D29C0F002C5 -:10069000A28886118A1002853C2CC00830034C01C8 -:1006A0003E4C8D3C92D8D234AA16290F09B0C9BA53 -:1006B000900338E9396000000000000000000000ED -:1006C000000000000000000000000000000000002A -:1006D000000000000000000000000000000000001A -:1006E000000000000000000000000000000000000A -:1006F00000000000000000000000000000000000FA -:1007000000000000000000000000000000000000E9 -:1007100000000000000000000000000000000000D9 -:1007200000000000000000000000000000000000C9 -:1007300000000000000000000000000000000000B9 -:1007400000000000000000000000000000000000A9 -:100750000000000000000000000000000000000099 -:100760000000000000000000000000000000000089 -:100770000000000000000000000000000000000079 -:100780000000000000000000000000000000000069 -:100790000000000000000000000000000000000059 -:1007A0000000000000000000000000000000000049 -:1007B0000000000000000000000000000000000039 -:1007C0000000000000000000000000000000000029 -:1007D0000000000000000000000000000000000019 -:1007E0000000000000000000000000000000000009 -:1007F00000000000000000000000613C8D3C003C57 -:00000001FF diff --git a/Arcade_MiST/Pacman Hardware/Eggor.jpg b/Arcade_MiST/Pacman Hardware/Eggor.jpg new file mode 100644 index 00000000..5f302283 Binary files /dev/null and b/Arcade_MiST/Pacman Hardware/Eggor.jpg differ diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/Eggor.qpf b/Arcade_MiST/Pacman Hardware/Eggor_MiST/Eggor.qpf new file mode 100644 index 00000000..46951ed2 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/Eggor.qpf @@ -0,0 +1,31 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 2017 Intel Corporation. All rights reserved. +# Your use of Intel Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Intel Program License +# Subscription Agreement, the Intel Quartus Prime License Agreement, +# the Intel MegaCore Function License Agreement, or other +# applicable license agreement, including, without limitation, +# that your use is for the sole purpose of programming logic +# devices manufactured by Intel and sold by Intel or its +# authorized distributors. Please refer to the applicable +# agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus Prime +# Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition +# Date created = 04:04:47 October 16, 2017 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "17.0" +DATE = "04:04:47 October 16, 2017" + +# Revisions + +PROJECT_REVISION = "Eggor" diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/Eggor.qsf b/Arcade_MiST/Pacman Hardware/Eggor_MiST/Eggor.qsf new file mode 100644 index 00000000..f92ba77d --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/Eggor.qsf @@ -0,0 +1,169 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2014 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II 64-Bit +# Version 13.1.4 Build 182 03/12/2014 SJ Web Edition +# Date created = 14:44:59 March 24, 2019 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# Eggor_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + + +# Project-Wide Assignments +# ======================== +set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:rtl/build_id.tcl" +set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files +set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL +set_global_assignment -name LAST_QUARTUS_VERSION 13.1 +set_global_assignment -name SYSTEMVERILOG_FILE rtl/Eggor.sv +set_global_assignment -name VHDL_FILE rtl/pacman.vhd +set_global_assignment -name VHDL_FILE rtl/pacman_vram_addr.vhd +set_global_assignment -name VHDL_FILE rtl/pacman_video.vhd +set_global_assignment -name VHDL_FILE rtl/pacman_audio.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/ROM_PGM_0.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/PROM7_DST.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/PROM4_DST.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/PROM3_DST.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/PROM1_DST.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/GFX1.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80sed.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_Reg.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_Pack.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_MCode.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_ALU.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80.vhd +set_global_assignment -name VHDL_FILE rtl/dpram.vhd +set_global_assignment -name VERILOG_FILE rtl/mist_io.v +set_global_assignment -name VERILOG_FILE rtl/osd.v +set_global_assignment -name SYSTEMVERILOG_FILE rtl/hq2x.sv +set_global_assignment -name VHDL_FILE rtl/dac.vhd +set_global_assignment -name SYSTEMVERILOG_FILE rtl/video_mixer.sv +set_global_assignment -name VERILOG_FILE rtl/scandoubler.v +set_global_assignment -name QIP_FILE rtl/pll.qip + +# Pin & Location Assignments +# ========================== +set_location_assignment PIN_7 -to LED +set_location_assignment PIN_54 -to CLOCK_27 +set_location_assignment PIN_144 -to VGA_R[5] +set_location_assignment PIN_143 -to VGA_R[4] +set_location_assignment PIN_142 -to VGA_R[3] +set_location_assignment PIN_141 -to VGA_R[2] +set_location_assignment PIN_137 -to VGA_R[1] +set_location_assignment PIN_135 -to VGA_R[0] +set_location_assignment PIN_133 -to VGA_B[5] +set_location_assignment PIN_132 -to VGA_B[4] +set_location_assignment PIN_125 -to VGA_B[3] +set_location_assignment PIN_121 -to VGA_B[2] +set_location_assignment PIN_120 -to VGA_B[1] +set_location_assignment PIN_115 -to VGA_B[0] +set_location_assignment PIN_114 -to VGA_G[5] +set_location_assignment PIN_113 -to VGA_G[4] +set_location_assignment PIN_112 -to VGA_G[3] +set_location_assignment PIN_111 -to VGA_G[2] +set_location_assignment PIN_110 -to VGA_G[1] +set_location_assignment PIN_106 -to VGA_G[0] +set_location_assignment PIN_136 -to VGA_VS +set_location_assignment PIN_119 -to VGA_HS +set_location_assignment PIN_65 -to AUDIO_L +set_location_assignment PIN_80 -to AUDIO_R +set_location_assignment PIN_105 -to SPI_DO +set_location_assignment PIN_88 -to SPI_DI +set_location_assignment PIN_126 -to SPI_SCK +set_location_assignment PIN_127 -to SPI_SS2 +set_location_assignment PIN_91 -to SPI_SS3 +set_location_assignment PIN_13 -to CONF_DATA0 +set_location_assignment PLL_1 -to "pll:pll|altpll:altpll_component" + +# Classic Timing Assignments +# ========================== +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 + +# Analysis & Synthesis Assignments +# ================================ +set_global_assignment -name FAMILY "Cyclone III" +set_global_assignment -name TOP_LEVEL_ENTITY Eggor +set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144 +set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8 +set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP + +# Fitter Assignments +# ================== +set_global_assignment -name DEVICE EP3C25E144C8 +set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF +set_global_assignment -name ENABLE_NCE_PIN OFF +set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF +set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL" +set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF +set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON +set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL" +set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO" + +# Assembler Assignments +# ===================== +set_global_assignment -name GENERATE_RBF_FILE ON +set_global_assignment -name USE_CONFIGURATION_DEVICE OFF + +# Power Estimation Assignments +# ============================ +set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW" +set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)" + +# Advanced I/O Timing Assignments +# =============================== +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall + +# ------------------- +# start ENTITY(Eggor) + + # start DESIGN_PARTITION(Top) + # --------------------------- + + # Incremental Compilation Assignments + # =================================== + set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top + set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top + set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top + + # end DESIGN_PARTITION(Top) + # ------------------------- + +# end ENTITY(Eggor) +# ----------------- +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/README.txt b/Arcade_MiST/Pacman Hardware/Eggor_MiST/README.txt new file mode 100644 index 00000000..4f9e386c --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/README.txt @@ -0,0 +1,23 @@ +--------------------------------------------------------------------------------- +-- +-- Arcade: Eggor port to MiST by Gehstock +-- 10 November 2017 +-- +--------------------------------------------------------------------------------- +-- A simulation model of Pacman hardware +-- Copyright (c) MikeJ - Feb 2007 +--------------------------------------------------------------------------------- +-- +-- Only controls and OSD are rotated on Video output. +-- +-- +-- Keyboard inputs : +-- +-- ESC : Coin +-- F2 : Start 2 players +-- F1 : Start 1 player +-- UP,DOWN,LEFT,RIGHT arrows : Movements +-- +-- Joystick support. +-- +--------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/Release/Eggor.rbf b/Arcade_MiST/Pacman Hardware/Eggor_MiST/Release/Eggor.rbf new file mode 100644 index 00000000..8340642b Binary files /dev/null and b/Arcade_MiST/Pacman Hardware/Eggor_MiST/Release/Eggor.rbf differ diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/clean.bat b/Arcade_MiST/Pacman Hardware/Eggor_MiST/clean.bat new file mode 100644 index 00000000..b3b7c3b5 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/clean.bat @@ -0,0 +1,37 @@ +@echo off +del /s *.bak +del /s *.orig +del /s *.rej +del /s *~ +rmdir /s /q db +rmdir /s /q incremental_db +rmdir /s /q output_files +rmdir /s /q simulation +rmdir /s /q greybox_tmp +rmdir /s /q hc_output +rmdir /s /q .qsys_edit +rmdir /s /q hps_isw_handoff +rmdir /s /q sys\.qsys_edit +rmdir /s /q sys\vip +cd sys +for /d %%i in (*_sim) do rmdir /s /q "%%~nxi" +cd .. +for /d %%i in (*_sim) do rmdir /s /q "%%~nxi" +del build_id.v +del c5_pin_model_dump.txt +del PLLJ_PLLSPE_INFO.txt +del /s *.qws +del /s *.ppf +del /s *.ddb +del /s *.csv +del /s *.cmp +del /s *.sip +del /s *.spd +del /s *.bsf +del /s *.f +del /s *.sopcinfo +del /s *.xml +del /s new_rtl_netlist +del /s old_rtl_netlist + +pause diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/Eggor.sv b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/Eggor.sv new file mode 100644 index 00000000..bad9d65f --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/Eggor.sv @@ -0,0 +1,195 @@ +//============================================================================ +// Arcade: Eggor +// +// Port to MiSTer +// Copyright (C) 2017 Sorgelig +// +// This program is free software; you can redistribute it and/or modify it +// under the terms of the GNU General Public License as published by the Free +// Software Foundation; either version 2 of the License, or (at your option) +// any later version. +// +// This program is distributed in the hope that it will be useful, but WITHOUT +// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or +// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for +// more details. +// +// You should have received a copy of the GNU General Public License along +// with this program; if not, write to the Free Software Foundation, Inc., +// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. +//============================================================================ + +module Eggor( + output LED, + output [5:0] VGA_R, + output [5:0] VGA_G, + output [5:0] VGA_B, + output VGA_HS, + output VGA_VS, + output AUDIO_L, + output AUDIO_R, + input SPI_SCK, + output SPI_DO, + input SPI_DI, + input SPI_SS2, + input SPI_SS3, + input CONF_DATA0, + input CLOCK_27 +); + +`include "rtl\build_id.v" + +localparam CONF_STR = { + "Eggor;;", + "O2,Rotate Controls,Off,On;", + "O34,Scanlines,Off,25%,50%,75%;", + "T6,Reset;", + "V,v1.20.",`BUILD_DATE +}; + +assign LED = 1; +assign AUDIO_R = AUDIO_L; + +wire clk_sys, clk_snd; +wire pll_locked; +pll pll( + .inclk0(CLOCK_27), + .areset(0), + .c0(clk_sys), + .locked(pll_locked) + ); + +reg ce_6m; +always @(posedge clk_sys) begin + reg [1:0] div; + div <= div + 1'd1; + ce_6m <= !div; +end + +wire [31:0] status; +wire [1:0] buttons; +wire [1:0] switches; +wire [7:0] joystick_0; +wire [7:0] joystick_1; +wire scandoublerD; +wire ypbpr; +wire [10:0] ps2_key; +wire [7:0] audio; +wire hs, vs; +wire hb, vb; +wire blankn = ~(hb | vb); +wire [2:0] r,g; +wire [1:0] b; +pacman mrtnt( + .O_VIDEO_R(r), + .O_VIDEO_G(g), + .O_VIDEO_B(b), + .O_HSYNC(hs), + .O_VSYNC(vs), + .O_HBLANK(hb), + .O_VBLANK(vb), + .O_AUDIO(audio), + .in0_reg(~{2'b00, btn_coin, 1'b0, m_down,m_right,m_left,m_up}), + .in1_reg(~{1'b0, btn_two_players, btn_one_player, m_fire, 4'b0000}), + .dipsw_reg(8'b0_1_11_00_11), + .RESET(status[0] | status[6] | buttons[1]), + .CLK(clk_sys), + .ENA_6(ce_6m) + ); + + video_mixer video_mixer( + .clk_sys(clk_sys), + .ce_pix(ce_6m), + .ce_pix_actual(ce_6m), + .SPI_SCK(SPI_SCK), + .SPI_SS3(SPI_SS3), + .SPI_DI(SPI_DI), + .R(blankn ? {r} : "000"), + .G(blankn ? {g} : "000"), + .B(blankn ? {b,b[1]} : "000"), + .HSync(hs), + .VSync(vs), + .VGA_R(VGA_R), + .VGA_G(VGA_G), + .VGA_B(VGA_B), + .VGA_VS(VGA_VS), + .VGA_HS(VGA_HS), + .rotate({1'b1,status[2]}), + .scandoublerD(scandoublerD), + .scanlines(scandoublerD ? 2'b00 : status[4:3]), + .ypbpr(ypbpr), + .ypbpr_full(1), + .line_start(0), + .mono(0) + ); + +mist_io #( + .STRLEN(($size(CONF_STR)>>3))) +mist_io( + .clk_sys (clk_sys ), + .conf_str (CONF_STR ), + .SPI_SCK (SPI_SCK ), + .CONF_DATA0 (CONF_DATA0 ), + .SPI_SS2 (SPI_SS2 ), + .SPI_DO (SPI_DO ), + .SPI_DI (SPI_DI ), + .buttons (buttons ), + .switches (switches ), + .scandoublerD (scandoublerD ), + .ypbpr (ypbpr ), + .ps2_key (ps2_key ), + .joystick_0 (joystick_0 ), + .joystick_1 (joystick_1 ), + .status (status ) + ); + +dac #( + .C_bits(15)) +dac( + .clk_i(clk_sys), + .res_n_i(1), + .dac_i({audio,audio}), + .dac_o(AUDIO_L) + ); + +// Rotated Normal +wire m_up = ~status[2] ? btn_left | joystick_0[1] | joystick_1[1] : btn_up | joystick_0[3] | joystick_1[3]; +wire m_down = ~status[2] ? btn_right | joystick_0[0] | joystick_1[0] : btn_down | joystick_0[2] | joystick_1[2]; +wire m_left = ~status[2] ? btn_down | joystick_0[2] | joystick_1[2] : btn_left | joystick_0[1] | joystick_1[1]; +wire m_right = ~status[2] ? btn_up | joystick_0[3] | joystick_1[3] : btn_right | joystick_0[0] | joystick_1[0]; +wire m_fire = btn_fire1 | joystick_0[4] | joystick_1[4]; +wire m_bomb = btn_fire2 | joystick_0[5] | joystick_1[5]; + +reg btn_one_player = 0; +reg btn_two_players = 0; +reg btn_left = 0; +reg btn_right = 0; +reg btn_down = 0; +reg btn_up = 0; +reg btn_fire1 = 0; +reg btn_fire2 = 0; +reg btn_fire3 = 0; +reg btn_coin = 0; +wire pressed = ps2_key[9]; +wire [7:0] code = ps2_key[7:0]; + +always @(posedge clk_sys) begin + reg old_state; + old_state <= ps2_key[10]; + if(old_state != ps2_key[10]) begin + case(code) + 'h75: btn_up <= pressed; // up + 'h72: btn_down <= pressed; // down + 'h6B: btn_left <= pressed; // left + 'h74: btn_right <= pressed; // right + 'h76: btn_coin <= pressed; // ESC + 'h05: btn_one_player <= pressed; // F1 + 'h06: btn_two_players <= pressed; // F2 + 'h14: btn_fire3 <= pressed; // ctrl + 'h11: btn_fire2 <= pressed; // alt + 'h29: btn_fire1 <= pressed; // Space + endcase + end +end + +endmodule \ No newline at end of file diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/GFX1.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/GFX1.vhd new file mode 100644 index 00000000..4903efa0 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/GFX1.vhd @@ -0,0 +1,534 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity GFX1 is +port ( + clk : in std_logic; + addr : in std_logic_vector(12 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of GFX1 is + type rom is array(0 to 8191) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"9C",X"63",X"41",X"9C",X"BE",X"BE",X"41",X"00",X"41",X"14",X"36",X"41",X"63",X"63",X"14",X"00", + X"41",X"41",X"FF",X"00",X"41",X"41",X"FF",X"00",X"00",X"22",X"77",X"00",X"00",X"00",X"77",X"00", + X"41",X"FF",X"DD",X"63",X"C9",X"77",X"DD",X"00",X"63",X"14",X"55",X"22",X"77",X"36",X"14",X"00", + X"36",X"C9",X"C9",X"22",X"FF",X"63",X"C9",X"00",X"14",X"14",X"77",X"00",X"36",X"14",X"55",X"00", + X"14",X"14",X"FF",X"9C",X"FF",X"9C",X"14",X"00",X"00",X"63",X"77",X"00",X"77",X"41",X"36",X"00", + X"BE",X"41",X"41",X"22",X"FF",X"63",X"41",X"00",X"00",X"55",X"55",X"77",X"55",X"77",X"55",X"00", + X"36",X"C9",X"C9",X"BE",X"FF",X"FF",X"C9",X"00",X"00",X"36",X"14",X"41",X"14",X"63",X"14",X"00", + X"00",X"77",X"88",X"00",X"00",X"00",X"FF",X"00",X"36",X"14",X"55",X"36",X"77",X"36",X"14",X"00", + X"36",X"C9",X"DD",X"36",X"77",X"C9",X"DD",X"00",X"00",X"55",X"14",X"63",X"63",X"77",X"14",X"00", + X"9C",X"C9",X"EB",X"00",X"BE",X"C9",X"C9",X"00",X"63",X"14",X"14",X"63",X"77",X"77",X"14",X"00", + X"AA",X"00",X"88",X"00",X"EB",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"FF",X"00",X"EB",X"00",X"88",X"00",X"AA",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"55",X"00",X"41",X"00",X"DD",X"00",X"FF",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"00",X"DD",X"00",X"41",X"00",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA", + X"FF",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"FF",X"00",X"FF",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"FF",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"FF",X"00",X"FF", + X"08",X"01",X"02",X"0C",X"0C",X"02",X"01",X"08",X"01",X"08",X"04",X"03",X"03",X"04",X"08",X"01", + X"08",X"81",X"02",X"0C",X"0C",X"02",X"81",X"08",X"01",X"48",X"04",X"03",X"03",X"04",X"48",X"01", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F", + X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"9F",X"F8",X"70",X"FE",X"FE",X"70",X"F8",X"9F",X"63",X"FF",X"BE",X"77",X"77",X"BE",X"FF",X"63", + X"BE",X"8F",X"FF",X"6B",X"FF",X"CD",X"9F",X"BE",X"41",X"FF",X"FF",X"37",X"77",X"FF",X"FF",X"41", + X"BE",X"8F",X"FF",X"6B",X"FF",X"CD",X"9F",X"BE",X"41",X"FF",X"FF",X"37",X"77",X"FF",X"FF",X"41", + X"BE",X"8F",X"FF",X"6B",X"FF",X"CD",X"9F",X"BE",X"41",X"FF",X"FF",X"37",X"77",X"FF",X"FF",X"41", + X"00",X"84",X"08",X"00",X"00",X"08",X"84",X"00",X"00",X"42",X"01",X"00",X"00",X"01",X"42",X"00", + X"00",X"86",X"08",X"08",X"08",X"08",X"86",X"00",X"00",X"46",X"01",X"01",X"01",X"01",X"46",X"00", + X"08",X"87",X"08",X"08",X"08",X"08",X"87",X"08",X"01",X"4E",X"01",X"01",X"01",X"01",X"4E",X"01", + X"02",X"C8",X"04",X"22",X"02",X"14",X"78",X"22",X"14",X"B1",X"22",X"04",X"14",X"02",X"C1",X"04", + X"20",X"49",X"10",X"02",X"20",X"04",X"F7",X"02",X"04",X"FE",X"02",X"10",X"04",X"20",X"89",X"10", + X"22",X"81",X"14",X"20",X"22",X"10",X"8F",X"20",X"10",X"4F",X"20",X"14",X"10",X"22",X"48",X"14", + X"08",X"B1",X"92",X"84",X"84",X"92",X"B1",X"08",X"01",X"78",X"64",X"42",X"42",X"64",X"78",X"01", + X"00",X"92",X"84",X"08",X"08",X"84",X"92",X"00",X"00",X"64",X"42",X"01",X"01",X"42",X"64",X"00", + X"00",X"84",X"08",X"00",X"00",X"08",X"84",X"00",X"00",X"42",X"01",X"00",X"00",X"01",X"42",X"00", + X"00",X"04",X"08",X"00",X"00",X"08",X"04",X"00",X"00",X"02",X"01",X"00",X"00",X"01",X"02",X"00", + X"00",X"02",X"04",X"08",X"08",X"04",X"02",X"00",X"00",X"04",X"02",X"01",X"01",X"02",X"04",X"00", + X"08",X"01",X"02",X"04",X"04",X"02",X"01",X"08",X"01",X"08",X"04",X"02",X"02",X"04",X"08",X"01", + X"08",X"B1",X"92",X"84",X"84",X"92",X"B1",X"08",X"01",X"78",X"64",X"42",X"42",X"64",X"78",X"01", + X"08",X"B1",X"9E",X"8C",X"8C",X"9E",X"B1",X"08",X"01",X"78",X"67",X"43",X"43",X"67",X"78",X"01", + X"08",X"BF",X"92",X"84",X"84",X"92",X"BF",X"08",X"01",X"7F",X"64",X"42",X"42",X"64",X"7F",X"01", + X"0C",X"B9",X"B1",X"92",X"92",X"B1",X"B9",X"0C",X"03",X"79",X"78",X"64",X"64",X"78",X"79",X"03", + X"0C",X"B5",X"BD",X"92",X"92",X"BD",X"B5",X"0C",X"03",X"7A",X"7B",X"64",X"64",X"7B",X"7A",X"03", + X"0C",X"B3",X"B3",X"9E",X"9E",X"B3",X"B3",X"0C",X"03",X"7C",X"7C",X"67",X"67",X"7C",X"7C",X"03", + X"00",X"00",X"36",X"36",X"36",X"36",X"00",X"00",X"00",X"00",X"36",X"36",X"36",X"36",X"00",X"00", + X"88",X"55",X"22",X"14",X"14",X"AA",X"55",X"88",X"41",X"AA",X"14",X"22",X"22",X"55",X"AA",X"41", + X"88",X"36",X"22",X"88",X"9C",X"9C",X"22",X"00",X"63",X"88",X"9C",X"63",X"77",X"77",X"88",X"00", + X"22",X"22",X"BE",X"00",X"22",X"22",X"BE",X"00",X"00",X"14",X"FF",X"00",X"00",X"00",X"FF",X"00", + X"22",X"BE",X"AA",X"36",X"22",X"BE",X"AA",X"00",X"36",X"C9",X"EB",X"14",X"FF",X"9C",X"C9",X"00", + X"9C",X"22",X"22",X"14",X"BE",X"36",X"22",X"00",X"88",X"C9",X"FF",X"00",X"DD",X"88",X"EB",X"00", + X"88",X"88",X"BE",X"88",X"BE",X"88",X"88",X"00",X"00",X"36",X"FF",X"41",X"FF",X"63",X"9C",X"00", + X"9C",X"22",X"22",X"14",X"BE",X"36",X"22",X"00",X"41",X"AA",X"AA",X"BE",X"EB",X"BE",X"AA",X"00", + X"9C",X"22",X"22",X"9C",X"BE",X"BE",X"22",X"00",X"00",X"DD",X"C9",X"63",X"C9",X"77",X"C9",X"00", + X"00",X"BE",X"00",X"00",X"00",X"00",X"BE",X"00",X"9C",X"88",X"EB",X"9C",X"BE",X"9C",X"C9",X"00", + X"9C",X"22",X"AA",X"9C",X"BE",X"22",X"AA",X"00",X"00",X"EB",X"C9",X"36",X"36",X"FF",X"C9",X"00", + X"88",X"22",X"36",X"00",X"9C",X"22",X"22",X"00",X"77",X"C9",X"C9",X"36",X"FF",X"FF",X"C9",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"BE",X"88",X"88",X"BE",X"BE",X"BE",X"88",X"00",X"63",X"9C",X"9C",X"63",X"77",X"77",X"88",X"00", + X"9C",X"22",X"22",X"BE",X"BE",X"BE",X"22",X"00",X"36",X"C9",X"C9",X"FF",X"FF",X"FF",X"C9",X"00", + X"14",X"36",X"22",X"88",X"36",X"9C",X"22",X"00",X"14",X"9C",X"88",X"63",X"9C",X"77",X"88",X"00", + X"88",X"22",X"36",X"BE",X"9C",X"BE",X"22",X"00",X"63",X"88",X"9C",X"FF",X"77",X"FF",X"88",X"00", + X"22",X"BE",X"22",X"00",X"22",X"BE",X"22",X"00",X"88",X"FF",X"C9",X"00",X"C9",X"FF",X"C9",X"00", + X"00",X"00",X"00",X"BE",X"00",X"BE",X"00",X"00",X"88",X"C9",X"C9",X"FF",X"C9",X"FF",X"C9",X"00", + X"BE",X"36",X"22",X"88",X"BE",X"9C",X"22",X"00",X"C9",X"9C",X"C9",X"63",X"C9",X"77",X"88",X"00", + X"BE",X"00",X"00",X"BE",X"BE",X"BE",X"00",X"00",X"FF",X"41",X"41",X"FF",X"FF",X"FF",X"41",X"00", + X"22",X"22",X"BE",X"00",X"22",X"22",X"BE",X"00",X"88",X"88",X"FF",X"00",X"88",X"88",X"FF",X"00", + X"9C",X"22",X"22",X"14",X"BE",X"36",X"22",X"00",X"FF",X"00",X"00",X"00",X"FF",X"00",X"00",X"00", + X"22",X"88",X"BE",X"BE",X"36",X"BE",X"9C",X"00",X"88",X"41",X"36",X"FF",X"9C",X"FF",X"63",X"00", + X"22",X"BE",X"22",X"00",X"22",X"BE",X"22",X"00",X"00",X"FF",X"00",X"00",X"00",X"FF",X"00",X"00", + X"BE",X"00",X"00",X"BE",X"BE",X"BE",X"88",X"00",X"FF",X"77",X"77",X"FF",X"FF",X"FF",X"63",X"00", + X"BE",X"00",X"9C",X"BE",X"BE",X"BE",X"88",X"00",X"FF",X"77",X"41",X"FF",X"FF",X"FF",X"63",X"00", + X"9C",X"22",X"22",X"9C",X"BE",X"BE",X"22",X"00",X"77",X"88",X"88",X"77",X"FF",X"FF",X"88",X"00", + X"00",X"88",X"88",X"BE",X"88",X"BE",X"88",X"00",X"77",X"88",X"88",X"FF",X"FF",X"FF",X"88",X"00", + X"AA",X"22",X"BE",X"9C",X"9C",X"BE",X"AA",X"00",X"77",X"88",X"88",X"77",X"FF",X"FF",X"88",X"00", + X"22",X"88",X"BE",X"BE",X"36",X"BE",X"9C",X"00",X"77",X"88",X"C9",X"FF",X"FF",X"FF",X"88",X"00", + X"9C",X"22",X"22",X"14",X"BE",X"36",X"22",X"00",X"00",X"C9",X"DD",X"36",X"55",X"FF",X"C9",X"00", + X"00",X"00",X"BE",X"00",X"00",X"00",X"BE",X"00",X"88",X"88",X"FF",X"00",X"88",X"88",X"FF",X"00", + X"9C",X"22",X"22",X"9C",X"BE",X"BE",X"22",X"00",X"FF",X"00",X"00",X"FF",X"FF",X"FF",X"00",X"00", + X"00",X"9C",X"9C",X"00",X"88",X"88",X"BE",X"00",X"FF",X"41",X"41",X"FF",X"FF",X"FF",X"00",X"00", + X"BE",X"9C",X"9C",X"BE",X"BE",X"BE",X"88",X"00",X"FF",X"41",X"41",X"FF",X"FF",X"FF",X"63",X"00", + X"36",X"9C",X"9C",X"36",X"BE",X"BE",X"88",X"00",X"9C",X"77",X"77",X"9C",X"BE",X"BE",X"63",X"00", + X"00",X"00",X"BE",X"00",X"00",X"00",X"BE",X"00",X"BE",X"FF",X"41",X"00",X"FF",X"BE",X"41",X"00", + X"22",X"BE",X"22",X"36",X"22",X"BE",X"AA",X"00",X"9C",X"C9",X"FF",X"88",X"BE",X"88",X"EB",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"00",X"88",X"00",X"00",X"00",X"00",X"88",X"00",X"00",X"41",X"00",X"00",X"00",X"00",X"41",X"00", + X"00",X"88",X"00",X"00",X"00",X"00",X"88",X"00",X"00",X"41",X"00",X"00",X"00",X"00",X"41",X"00", + X"DF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"DF",X"FF",X"DF",X"FF",X"00",X"00",X"00",X"00", + X"DF",X"FF",X"DF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"00",X"77",X"22",X"00",X"00",X"22",X"77",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"00",X"41",X"00",X"00",X"00",X"00",X"41",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"88",X"00",X"00",X"00",X"00",X"88",X"00",X"00",X"FF",X"FF",X"36",X"36",X"FF",X"FF",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"77",X"22",X"00",X"00",X"22",X"77",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"80", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"40",X"00",X"FF",X"FF",X"FF",X"FF",X"40",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"40",X"00", + X"00",X"00",X"00",X"9C",X"00",X"88",X"00",X"88",X"00",X"00",X"00",X"63",X"00",X"41",X"00",X"41", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"40",X"00",X"40",X"00",X"FF",X"FF",X"FF",X"FF",X"40",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"88",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"41", + X"9C",X"88",X"BE",X"00",X"BE",X"00",X"9C",X"00",X"63",X"41",X"77",X"00",X"77",X"00",X"63",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"88",X"9C",X"00",X"88",X"00",X"9C",X"00",X"00",X"41",X"63",X"00",X"41",X"00",X"63",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"F7",X"FF",X"00",X"00",X"00",X"00",X"F7",X"FF",X"F7",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"F7",X"FF",X"F7",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"DF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"DF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"DF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"DF",X"FF",X"DF",X"FF",X"00",X"00",X"00",X"00", + X"DF",X"FF",X"DF",X"FF",X"00",X"00",X"00",X"00",X"DF",X"FF",X"DF",X"FF",X"00",X"00",X"00",X"00", + X"DF",X"FF",X"DF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"DF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"40",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"40",X"00",X"40",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"40",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"40",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"40",X"00",X"FF",X"FF",X"FF",X"FF",X"40",X"00",X"40",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"02",X"00",X"00",X"00", + X"00",X"AA",X"22",X"55",X"BE",X"55",X"AA",X"55",X"BE",X"00",X"BE",X"00",X"41",X"00",X"41",X"00", + X"55",X"AA",X"55",X"BE",X"55",X"22",X"AA",X"00",X"00",X"41",X"00",X"41",X"00",X"BE",X"00",X"BE", + X"77",X"00",X"77",X"00",X"88",X"00",X"88",X"00",X"00",X"55",X"14",X"AA",X"77",X"AA",X"55",X"AA", + X"00",X"88",X"00",X"88",X"00",X"77",X"00",X"77",X"AA",X"55",X"AA",X"77",X"AA",X"14",X"55",X"00", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"63",X"FF",X"77",X"FF",X"41",X"FF",X"00",X"63",X"00",X"77",X"00",X"41",X"00", + X"41",X"FF",X"77",X"FF",X"63",X"FF",X"FF",X"FF",X"00",X"41",X"00",X"77",X"00",X"63",X"00",X"FF", + X"00",X"88",X"00",X"BE",X"00",X"9C",X"00",X"FF",X"88",X"FF",X"BE",X"FF",X"9C",X"FF",X"FF",X"FF", + X"FF",X"00",X"9C",X"00",X"BE",X"00",X"88",X"00",X"FF",X"FF",X"FF",X"9C",X"FF",X"BE",X"FF",X"88", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"03",X"00",X"00",X"00",X"03",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0F",X"0F",X"0B",X"0F",X"0F",X"0F",X"0F",X"0F",X"03",X"0F",X"0F",X"0F",X"03",X"0E",X"0F",X"0B", + X"00",X"08",X"00",X"68",X"00",X"08",X"00",X"68",X"0C",X"0F",X"0F",X"0F",X"0C",X"0F",X"03",X"0D", + X"FF",X"00",X"FF",X"FF",X"FF",X"00",X"FF",X"FF",X"00",X"FF",X"63",X"FF",X"00",X"FF",X"63",X"FF", + X"9F",X"F0",X"FF",X"F0",X"9F",X"F0",X"FF",X"F0",X"FF",X"00",X"FF",X"FF",X"FF",X"00",X"FF",X"FF", + X"0F",X"07",X"0F",X"0F",X"0C",X"0F",X"0F",X"0F",X"0F",X"92",X"93",X"93",X"0F",X"93",X"93",X"93", + X"F0",X"60",X"F0",X"08",X"F0",X"60",X"F0",X"08",X"4E",X"0E",X"4E",X"0F",X"4E",X"02",X"4E",X"0F", + X"FF",X"FF",X"00",X"FF",X"FF",X"FF",X"00",X"FF",X"FF",X"63",X"FF",X"00",X"FF",X"63",X"FF",X"00", + X"F0",X"FF",X"F0",X"9F",X"F0",X"FF",X"F0",X"9F",X"FF",X"FF",X"00",X"FF",X"FF",X"FF",X"00",X"FF", + X"0F",X"0F",X"0F",X"0E",X"07",X"0F",X"0D",X"0F",X"93",X"93",X"93",X"0F",X"93",X"92",X"93",X"0F", + X"08",X"F0",X"60",X"F0",X"08",X"F0",X"60",X"F0",X"0F",X"4E",X"0A",X"4E",X"0F",X"4E",X"0E",X"4E", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"03",X"00",X"00",X"00",X"03",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0F",X"0F",X"09",X"0F",X"0F",X"03",X"0F",X"0F",X"0F",X"0F",X"0B",X"03",X"0F",X"0E",X"0F",X"03", + X"68",X"00",X"08",X"00",X"68",X"00",X"08",X"00",X"0F",X"07",X"0F",X"0C",X"0D",X"0F",X"0F",X"0C", + X"15",X"52",X"17",X"13",X"17",X"2C",X"1F",X"1F",X"50",X"17",X"52",X"54",X"59",X"18",X"19",X"20", + X"61",X"54",X"68",X"1C",X"69",X"15",X"63",X"1B",X"1F",X"13",X"19",X"FF",X"20",X"00",X"1E",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"DF",X"FF",X"DF",X"FF",X"02",X"00",X"00",X"00", + X"DF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"DF",X"FF",X"DF",X"FF",X"02",X"00",X"00",X"00", + X"DF",X"FF",X"DF",X"FF",X"00",X"00",X"00",X"00",X"DF",X"FF",X"DF",X"FF",X"00",X"00",X"00",X"00", + X"DF",X"FF",X"DF",X"FF",X"00",X"00",X"00",X"00",X"DF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"02",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"02",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"40",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"02",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"02",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"40",X"00",X"40",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"40",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"40",X"00",X"FF",X"FF",X"FF",X"FF",X"40",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"02",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"02",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00", + X"DB",X"AF",X"06",X"20",X"09",X"00",X"50",X"5F",X"0B",X"10",X"FC",X"ED",X"56",X"19",X"D9",X"67", + X"C3",X"C7",X"02",X"3A",X"EC",X"64",X"FE",X"00",X"E0",X"47",X"3E",X"30",X"09",X"35",X"40",X"5F", + X"2B",X"10",X"FC",X"E1",X"3A",X"ED",X"64",X"FE",X"00",X"E0",X"47",X"3E",X"30",X"09",X"02",X"40", + X"5F",X"0B",X"10",X"FC",X"E1",X"E1",X"25",X"66",X"20",X"F1",X"F5",X"CD",X"FD",X"CD",X"AF",X"1A", + X"00",X"30",X"80",X"F0",X"00",X"A0",X"90",X"F0",X"00",X"40",X"20",X"FF",X"40",X"C8",X"60",X"FF", + X"70",X"E0",X"D0",X"FC",X"E0",X"F0",X"30",X"FE",X"00",X"70",X"D0",X"B0",X"B0",X"F0",X"B0",X"F0", + X"E0",X"B0",X"F0",X"00",X"F0",X"10",X"B0",X"00",X"88",X"00",X"88",X"00",X"88",X"00",X"00",X"41", + X"01",X"01",X"07",X"FF",X"03",X"36",X"07",X"BE",X"60",X"03",X"0E",X"08",X"90",X"0E",X"03",X"00", + X"00",X"30",X"80",X"F0",X"00",X"A0",X"90",X"F0",X"00",X"FE",X"20",X"C9",X"40",X"FF",X"60",X"00", + X"70",X"E0",X"D0",X"FC",X"E0",X"F0",X"30",X"FE",X"00",X"70",X"D0",X"B0",X"B0",X"F0",X"B0",X"F0", + X"E0",X"B0",X"F0",X"00",X"F0",X"10",X"B0",X"00",X"41",X"88",X"BE",X"00",X"77",X"00",X"88",X"41", + X"89",X"01",X"07",X"FF",X"03",X"36",X"07",X"BE",X"60",X"03",X"0E",X"08",X"0C",X"0E",X"03",X"00", + X"00",X"90",X"00",X"70",X"00",X"B0",X"80",X"F0",X"00",X"BF",X"E8",X"03",X"40",X"89",X"FE",X"07", + X"F0",X"6C",X"F0",X"0F",X"E0",X"0F",X"F0",X"0F",X"90",X"F0",X"B0",X"78",X"B0",X"F0",X"70",X"6C", + X"F0",X"80",X"B0",X"00",X"E0",X"00",X"90",X"00",X"07",X"62",X"01",X"40",X"03",X"60",X"23",X"00", + X"0F",X"F0",X"0F",X"F0",X"0F",X"D0",X"6C",X"F0",X"6C",X"F0",X"D0",X"B0",X"78",X"A0",X"F0",X"90", + X"00",X"90",X"00",X"E0",X"00",X"B0",X"80",X"F0",X"00",X"FE",X"C8",X"60",X"00",X"C8",X"FE",X"61", + X"70",X"B1",X"E0",X"FF",X"F0",X"97",X"F0",X"FF",X"90",X"4C",X"B0",X"03",X"30",X"0E",X"F0",X"0F", + X"D0",X"80",X"B0",X"00",X"F0",X"00",X"10",X"00",X"61",X"62",X"40",X"00",X"60",X"40",X"62",X"00", + X"FF",X"70",X"97",X"F0",X"FF",X"D0",X"B1",X"70",X"0F",X"F0",X"0E",X"B0",X"03",X"B0",X"4C",X"90", + X"00",X"00",X"00",X"BE",X"00",X"9C",X"00",X"FF",X"00",X"02",X"01",X"83",X"00",X"02",X"03",X"F0", + X"07",X"0D",X"0B",X"0F",X"43",X"0F",X"07",X"86",X"0C",X"00",X"0F",X"77",X"07",X"63",X"08",X"FF", + X"FF",X"00",X"63",X"00",X"FF",X"00",X"EB",X"00",X"F0",X"03",X"82",X"00",X"83",X"01",X"03",X"00", + X"83",X"07",X"0E",X"4E",X"0F",X"4E",X"0F",X"44",X"61",X"30",X"38",X"80",X"6D",X"90",X"30",X"00", + X"00",X"00",X"00",X"BE",X"00",X"9C",X"00",X"FF",X"00",X"B1",X"01",X"C0",X"00",X"F0",X"03",X"00", + X"07",X"0B",X"0D",X"87",X"0B",X"0F",X"30",X"92",X"0C",X"00",X"0F",X"77",X"07",X"63",X"08",X"FF", + X"FF",X"00",X"63",X"00",X"FF",X"00",X"EB",X"00",X"40",X"83",X"B1",X"00",X"70",X"01",X"82",X"00", + X"85",X"0F",X"0E",X"4E",X"0F",X"46",X"0F",X"44",X"61",X"30",X"38",X"80",X"6D",X"90",X"30",X"00", + X"00",X"9C",X"00",X"FF",X"00",X"BE",X"00",X"6F",X"00",X"F1",X"01",X"C1",X"01",X"F1",X"81",X"63", + X"0F",X"8F",X"03",X"FF",X"0F",X"BF",X"0E",X"FF",X"00",X"30",X"08",X"0F",X"08",X"4F",X"0C",X"9F", + X"6F",X"00",X"BE",X"00",X"FF",X"00",X"9C",X"00",X"63",X"01",X"61",X"01",X"41",X"01",X"61",X"00", + X"FF",X"0E",X"BF",X"0F",X"FF",X"0B",X"8F",X"0F",X"9F",X"0C",X"4F",X"08",X"0F",X"08",X"0A",X"00", + X"00",X"9C",X"00",X"63",X"00",X"BE",X"00",X"FF",X"00",X"B1",X"02",X"81",X"01",X"B1",X"83",X"03", + X"0F",X"0F",X"0F",X"0F",X"09",X"0B",X"0E",X"0F",X"00",X"6F",X"08",X"30",X"08",X"F7",X"0C",X"F1", + X"FF",X"00",X"BE",X"00",X"63",X"00",X"9C",X"00",X"03",X"03",X"21",X"01",X"01",X"02",X"21",X"00", + X"0F",X"0E",X"0F",X"03",X"07",X"0F",X"0F",X"0F",X"F1",X"0C",X"F7",X"08",X"30",X"08",X"6F",X"00", + X"00",X"9C",X"00",X"63",X"00",X"BE",X"00",X"FF",X"00",X"B1",X"02",X"81",X"01",X"B1",X"83",X"03", + X"0F",X"0F",X"0F",X"0F",X"09",X"0B",X"0E",X"0F",X"00",X"6F",X"08",X"B0",X"08",X"F7",X"0C",X"F1", + X"FF",X"00",X"BE",X"00",X"63",X"00",X"9C",X"00",X"03",X"83",X"B1",X"01",X"81",X"02",X"B1",X"00", + X"0F",X"0E",X"0F",X"03",X"07",X"0F",X"0F",X"0F",X"F1",X"0C",X"F7",X"08",X"30",X"08",X"6F",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"63",X"00",X"FF",X"00",X"77",X"00",X"FF",X"00",X"88",X"00",X"BE",X"00",X"9C",X"00",X"FF", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FF",X"00",X"77",X"00",X"FF",X"00",X"63",X"00",X"FF",X"00",X"9C",X"00",X"BE",X"00",X"88",X"00", + X"00",X"00",X"00",X"80",X"00",X"00",X"00",X"90",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"63",X"00",X"FF",X"00",X"77",X"00",X"FC",X"00",X"FF",X"00",X"F8",X"00",X"FF",X"9C",X"B0", + X"90",X"00",X"00",X"00",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FC",X"00",X"77",X"00",X"FF",X"00",X"63",X"00",X"F0",X"9C",X"FF",X"00",X"F8",X"00",X"FF",X"00", + X"00",X"B0",X"00",X"E0",X"00",X"F0",X"10",X"F0",X"00",X"00",X"00",X"41",X"00",X"00",X"00",X"41", + X"00",X"77",X"00",X"FF",X"00",X"77",X"41",X"FC",X"00",X"9C",X"00",X"F0",X"00",X"FF",X"9C",X"F0", + X"F0",X"10",X"F0",X"00",X"D0",X"00",X"B0",X"00",X"41",X"00",X"00",X"00",X"41",X"00",X"00",X"00", + X"FC",X"41",X"77",X"00",X"FF",X"00",X"77",X"00",X"D0",X"9C",X"FF",X"00",X"F0",X"00",X"9C",X"00", + X"00",X"90",X"00",X"B0",X"00",X"B0",X"80",X"B0",X"00",X"00",X"00",X"63",X"00",X"41",X"00",X"63", + X"00",X"FF",X"00",X"BD",X"00",X"FF",X"77",X"B2",X"00",X"FC",X"00",X"68",X"00",X"B0",X"FE",X"6C", + X"A0",X"80",X"B0",X"00",X"B0",X"00",X"90",X"00",X"63",X"00",X"41",X"00",X"63",X"00",X"00",X"00", + X"B2",X"77",X"FF",X"00",X"BD",X"00",X"FF",X"00",X"6C",X"FE",X"B0",X"00",X"68",X"00",X"FC",X"00", + X"00",X"B0",X"80",X"F0",X"00",X"E0",X"90",X"F0",X"00",X"63",X"41",X"63",X"00",X"63",X"41",X"41", + X"63",X"FE",X"FF",X"F9",X"FF",X"FD",X"FF",X"F3",X"88",X"F0",X"F8",X"03",X"BC",X"0E",X"E0",X"0F", + X"F0",X"90",X"F0",X"00",X"D0",X"80",X"B0",X"00",X"41",X"41",X"63",X"00",X"63",X"41",X"63",X"00", + X"F3",X"FF",X"FD",X"FF",X"F9",X"FF",X"FE",X"63",X"0F",X"F0",X"0E",X"BC",X"03",X"D8",X"F0",X"88", + X"00",X"90",X"00",X"E0",X"00",X"B0",X"80",X"F0",X"00",X"77",X"63",X"77",X"41",X"77",X"63",X"62", + X"74",X"BD",X"FE",X"F7",X"FE",X"9B",X"FC",X"FF",X"90",X"4C",X"B0",X"03",X"30",X"0E",X"F0",X"0F", + X"D0",X"80",X"B0",X"00",X"F0",X"00",X"90",X"00",X"62",X"63",X"77",X"41",X"77",X"63",X"77",X"00", + X"FF",X"FC",X"9B",X"FE",X"F7",X"FE",X"BD",X"74",X"0F",X"F0",X"0E",X"B0",X"03",X"B0",X"4C",X"90", + X"00",X"80",X"00",X"F0",X"00",X"B0",X"80",X"F0",X"77",X"FE",X"FE",X"FC",X"77",X"FC",X"FE",X"F9", + X"70",X"B1",X"F0",X"FF",X"F0",X"97",X"F0",X"FF",X"90",X"4C",X"B0",X"03",X"B0",X"0E",X"F0",X"0F", + X"F0",X"80",X"B0",X"00",X"F0",X"00",X"80",X"00",X"F9",X"FE",X"FC",X"77",X"FC",X"FE",X"FE",X"77", + X"FF",X"F0",X"97",X"F0",X"FF",X"F0",X"B1",X"70",X"0F",X"F0",X"0E",X"B0",X"03",X"B0",X"4C",X"90", + X"00",X"90",X"00",X"E0",X"00",X"B0",X"80",X"F0",X"00",X"FE",X"C8",X"60",X"00",X"C8",X"FE",X"61", + X"70",X"B1",X"E0",X"FF",X"F0",X"97",X"F0",X"FF",X"90",X"4C",X"B0",X"03",X"30",X"0E",X"F0",X"0F", + X"D0",X"80",X"B0",X"00",X"F0",X"00",X"10",X"00",X"61",X"FE",X"C8",X"00",X"60",X"C8",X"FE",X"00", + X"FF",X"70",X"97",X"F0",X"FF",X"D0",X"B1",X"70",X"0F",X"F0",X"0E",X"B0",X"03",X"B0",X"4C",X"90", + X"15",X"52",X"17",X"13",X"17",X"2C",X"1F",X"1F",X"50",X"17",X"52",X"54",X"59",X"18",X"19",X"20", + X"61",X"54",X"68",X"1C",X"69",X"15",X"63",X"1B",X"1F",X"13",X"19",X"EC",X"20",X"09",X"1E",X"09", + X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"3A",X"32",X"66",X"E3",X"67",X"28",X"25",X"11",X"ED", + X"40",X"09",X"B4",X"09",X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"3A",X"32",X"66",X"E3",X"57", + X"28",X"25",X"11",X"EE",X"40",X"09",X"B4",X"09",X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"3A", + X"32",X"66",X"E3",X"77",X"28",X"25",X"11",X"EF",X"40",X"09",X"B4",X"09",X"3E",X"01",X"06",X"04", + X"E5",X"85",X"15",X"3A",X"32",X"66",X"FE",X"00",X"08",X"26",X"FB",X"3E",X"01",X"1A",X"00",X"50", + X"3E",X"02",X"E5",X"FF",X"14",X"C3",X"F1",X"02",X"1A",X"C0",X"50",X"30",X"FB",X"01",X"00",X"10", + X"AF",X"1A",X"C0",X"50",X"86",X"0B",X"57",X"23",X"79",X"98",X"7A",X"08",X"DF",X"FE",X"FF",X"28", + X"02",X"1F",X"E1",X"1F",X"3F",X"E1",X"20",X"CE",X"FC",X"20",X"CD",X"3E",X"11",X"E5",X"1D",X"05", + X"C9",X"CD",X"3E",X"0A",X"E5",X"1D",X"05",X"C9",X"CD",X"3E",X"44",X"E5",X"1D",X"05",X"C9",X"3E", + X"A0",X"E5",X"1D",X"05",X"E1",X"1A",X"C0",X"50",X"CD",X"CD",X"D1",X"13",X"01",X"FF",X"03",X"5F", + X"ED",X"98",X"C9",X"01",X"00",X"04",X"BE",X"C4",X"53",X"05",X"0B",X"77",X"23",X"79",X"98",X"7B", + X"08",X"DC",X"E1",X"77",X"7E",X"CE",X"27",X"57",X"7B",X"CE",X"27",X"BA",X"28",X"04",X"20",X"E3", + X"E7",X"20",X"7E",X"CE",X"D8",X"57",X"7B",X"CE",X"D8",X"BA",X"E0",X"20",X"E3",X"C7",X"20",X"7B", + X"E1",X"45",X"47",X"47",X"67",X"52",X"2C",X"43",X"67",X"50",X"71",X"52",X"61",X"47",X"60",X"54", + X"08",X"19",X"39",X"38",X"1B",X"54",X"45",X"64",X"63",X"67",X"08",X"61",X"66",X"43",X"1A",X"C0", + X"50",X"09",X"00",X"40",X"11",X"01",X"40",X"01",X"FE",X"07",X"1E",X"40",X"ED",X"98",X"1A",X"C0", + X"50",X"09",X"00",X"64",X"11",X"01",X"64",X"01",X"FE",X"03",X"1E",X"00",X"ED",X"98",X"1A",X"C0", + X"50",X"09",X"48",X"50",X"11",X"49",X"50",X"01",X"27",X"00",X"1E",X"00",X"ED",X"98",X"1A",X"C0", + X"50",X"09",X"D8",X"67",X"11",X"D9",X"67",X"01",X"27",X"00",X"1E",X"00",X"ED",X"98",X"1A",X"C0", + X"50",X"09",X"40",X"50",X"11",X"41",X"50",X"01",X"37",X"00",X"1E",X"00",X"ED",X"98",X"09",X"52", + X"64",X"11",X"53",X"64",X"01",X"67",X"00",X"1E",X"FF",X"ED",X"98",X"09",X"D6",X"0A",X"0A",X"F1", + X"00",X"00",X"00",X"88",X"88",X"00",X"00",X"00",X"00",X"00",X"00",X"11",X"11",X"00",X"00",X"00", + X"00",X"00",X"00",X"88",X"88",X"00",X"00",X"00",X"00",X"00",X"00",X"11",X"11",X"00",X"00",X"00", + X"15",X"7E",X"1A",X"E8",X"64",X"78",X"CE",X"18",X"09",X"B8",X"09",X"E5",X"48",X"15",X"0A",X"E9", + X"64",X"78",X"CE",X"18",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"1A",X"EB",X"64",X"78", + X"00",X"00",X"22",X"77",X"77",X"22",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"C2",X"47",X"11",X"C3",X"47",X"01",X"34",X"00",X"1E",X"05",X"ED",X"98",X"1A",X"C0",X"50",X"09", + X"CA",X"47",X"11",X"CB",X"47",X"01",X"34",X"00",X"1E",X"21",X"ED",X"98",X"1A",X"C0",X"50",X"09", + X"00",X"00",X"00",X"11",X"11",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"88",X"88",X"00",X"00",X"00",X"00",X"66",X"FF",X"FF",X"FF",X"FF",X"66",X"00", + X"FC",X"64",X"11",X"DA",X"43",X"E5",X"D7",X"27",X"09",X"02",X"40",X"11",X"03",X"40",X"01",X"3C", + X"00",X"1E",X"40",X"ED",X"98",X"1A",X"C0",X"50",X"09",X"02",X"44",X"11",X"03",X"44",X"01",X"34", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"22",X"77",X"77",X"22",X"00",X"00", + X"AF",X"1A",X"24",X"40",X"3A",X"C9",X"64",X"FE",X"00",X"08",X"23",X"09",X"8C",X"35",X"11",X"24", + X"40",X"01",X"21",X"00",X"ED",X"98",X"1A",X"C0",X"50",X"09",X"42",X"65",X"11",X"43",X"65",X"01", + X"FF",X"00",X"1E",X"00",X"ED",X"98",X"09",X"3E",X"30",X"0A",X"73",X"65",X"0A",X"43",X"65",X"09", + X"72",X"65",X"0A",X"62",X"65",X"09",X"58",X"30",X"0A",X"5E",X"65",X"0A",X"76",X"65",X"09",X"5D", + X"65",X"0A",X"4D",X"65",X"09",X"8A",X"30",X"0A",X"91",X"65",X"0A",X"79",X"65",X"09",X"90",X"65", + X"0A",X"80",X"65",X"09",X"D4",X"30",X"0A",X"AC",X"65",X"0A",X"94",X"65",X"09",X"AB",X"65",X"0A", + X"00",X"00",X"00",X"00",X"00",X"88",X"CC",X"88",X"00",X"00",X"00",X"00",X"00",X"11",X"33",X"11", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"09",X"6A",X"31",X"0A",X"FD",X"65",X"0A",X"CD",X"65",X"09",X"FC",X"65",X"0A",X"EC",X"65",X"09", + X"B4",X"31",X"0A",X"30",X"66",X"0A",X"00",X"66",X"09",X"17",X"66",X"0A",X"07",X"66",X"06",X"08", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"88",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"11", + X"CC",X"EE",X"EE",X"CC",X"88",X"00",X"00",X"00",X"33",X"77",X"77",X"33",X"11",X"00",X"00",X"00", + X"C0",X"21",X"09",X"F3",X"64",X"E3",X"8E",X"AF",X"1A",X"01",X"50",X"09",X"F4",X"64",X"E3",X"86", + X"E5",X"BA",X"15",X"1A",X"C0",X"50",X"3E",X"40",X"E5",X"AD",X"14",X"3E",X"21",X"E5",X"BD",X"14", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"88",X"CC",X"CC",X"88",X"00",X"00",X"00",X"00",X"11",X"33",X"33",X"11",X"00",X"00",X"00", + X"23",X"E5",X"B3",X"15",X"11",X"A5",X"44",X"09",X"B8",X"07",X"3E",X"20",X"06",X"30",X"E5",X"B3", + X"15",X"11",X"4A",X"46",X"09",X"B9",X"07",X"3E",X"04",X"06",X"04",X"E5",X"B3",X"15",X"11",X"1F", + X"45",X"09",X"B9",X"07",X"3E",X"04",X"06",X"04",X"E5",X"B3",X"15",X"11",X"20",X"41",X"09",X"A6", + X"36",X"3E",X"01",X"06",X"10",X"E5",X"85",X"15",X"11",X"B6",X"40",X"09",X"B6",X"36",X"3E",X"01", + X"06",X"23",X"E5",X"85",X"15",X"11",X"A5",X"40",X"09",X"A9",X"36",X"3E",X"20",X"06",X"30",X"E5", + X"85",X"15",X"11",X"81",X"40",X"09",X"69",X"37",X"3E",X"05",X"06",X"21",X"E5",X"85",X"15",X"11", + X"5F",X"42",X"09",X"69",X"37",X"3E",X"05",X"06",X"21",X"E5",X"85",X"15",X"11",X"4A",X"42",X"09", + X"96",X"37",X"3E",X"04",X"06",X"04",X"E5",X"85",X"15",X"11",X"1F",X"41",X"09",X"96",X"37",X"3E", + X"04",X"06",X"04",X"E5",X"85",X"15",X"3E",X"04",X"E5",X"FF",X"14",X"09",X"F3",X"64",X"E3",X"6E", + X"C2",X"C0",X"21",X"E5",X"2D",X"10",X"3E",X"07",X"E5",X"FF",X"14",X"09",X"F3",X"64",X"E3",X"6E", + X"C2",X"C0",X"21",X"3E",X"40",X"E5",X"AD",X"14",X"11",X"40",X"44",X"09",X"9B",X"07",X"3E",X"15", + X"06",X"34",X"E5",X"B3",X"15",X"11",X"87",X"46",X"09",X"9D",X"07",X"3E",X"26",X"06",X"05",X"E5", + X"B3",X"15",X"11",X"70",X"44",X"09",X"9D",X"07",X"3E",X"03",X"06",X"34",X"E5",X"B3",X"15",X"11", + X"73",X"44",X"09",X"9E",X"07",X"3E",X"03",X"06",X"34",X"E5",X"B3",X"15",X"11",X"C2",X"40",X"09", + X"8E",X"37",X"3E",X"01",X"06",X"13",X"E5",X"85",X"15",X"11",X"61",X"41",X"09",X"B9",X"37",X"3E", + X"24",X"06",X"25",X"E5",X"85",X"15",X"3A",X"C9",X"64",X"FE",X"01",X"08",X"27",X"11",X"31",X"41", + X"09",X"55",X"08",X"3E",X"01",X"06",X"27",X"E5",X"85",X"15",X"30",X"08",X"FE",X"02",X"08",X"27", + X"11",X"31",X"41",X"09",X"4C",X"08",X"3E",X"01",X"06",X"27",X"E5",X"85",X"15",X"30",X"25",X"11", + X"31",X"41",X"09",X"5B",X"08",X"3E",X"01",X"06",X"27",X"E5",X"85",X"15",X"11",X"B4",X"40",X"09", + X"82",X"08",X"3E",X"01",X"06",X"31",X"E5",X"85",X"15",X"3A",X"EB",X"64",X"FE",X"00",X"08",X"27", + X"11",X"7C",X"41",X"09",X"B3",X"08",X"3E",X"01",X"06",X"06",X"E5",X"85",X"15",X"30",X"1B",X"FE", + X"01",X"08",X"27",X"11",X"7C",X"41",X"09",X"89",X"08",X"3E",X"01",X"06",X"06",X"E5",X"85",X"15", + X"30",X"08",X"FE",X"02",X"08",X"27",X"11",X"7C",X"41",X"09",X"8F",X"08",X"3E",X"01",X"06",X"05", + X"E5",X"85",X"15",X"30",X"25",X"11",X"7C",X"41",X"09",X"AC",X"08",X"3E",X"01",X"06",X"05",X"E5", + X"85",X"15",X"3E",X"31",X"1A",X"4E",X"41",X"3E",X"07",X"1A",X"4E",X"45",X"3E",X"7C",X"1A",X"AA", + X"64",X"3E",X"3B",X"1A",X"AB",X"64",X"3E",X"44",X"1A",X"AC",X"64",X"3E",X"07",X"1A",X"AD",X"64", + X"3E",X"04",X"E5",X"FF",X"14",X"AF",X"1A",X"AA",X"64",X"09",X"F3",X"64",X"E3",X"6E",X"08",X"40", + X"E5",X"8A",X"0A",X"E5",X"96",X"0A",X"E5",X"AA",X"0A",X"E5",X"B2",X"0A",X"E5",X"AE",X"0A",X"AF", + X"1A",X"75",X"65",X"1A",X"78",X"65",X"1A",X"93",X"65",X"1A",X"AE",X"65",X"1A",X"E1",X"65",X"1A", + X"CC",X"65",X"1A",X"FF",X"65",X"E5",X"C5",X"15",X"1A",X"C0",X"50",X"09",X"F3",X"64",X"E3",X"6E", + X"08",X"26",X"09",X"F4",X"64",X"E3",X"66",X"08",X"02",X"30",X"E6",X"E3",X"A6",X"C3",X"88",X"07", + X"E5",X"BA",X"15",X"09",X"F3",X"64",X"E3",X"CE",X"E3",X"AE",X"09",X"F4",X"64",X"E3",X"A6",X"E3", + X"96",X"E3",X"B6",X"09",X"F5",X"64",X"E3",X"96",X"09",X"F4",X"64",X"E3",X"C6",X"09",X"52",X"64", + X"11",X"53",X"64",X"01",X"67",X"00",X"1E",X"FF",X"ED",X"98",X"3E",X"FF",X"1A",X"01",X"50",X"09", + X"F5",X"64",X"E3",X"56",X"08",X"27",X"3A",X"41",X"65",X"3C",X"1A",X"41",X"65",X"FE",X"14",X"08", + X"04",X"E3",X"D6",X"E3",X"F6",X"00",X"1A",X"C0",X"50",X"3E",X"40",X"E5",X"AD",X"14",X"3E",X"03", + X"E5",X"BD",X"14",X"3A",X"C9",X"64",X"FE",X"00",X"E2",X"B3",X"22",X"3A",X"C8",X"64",X"FE",X"02", + X"18",X"64",X"11",X"58",X"41",X"09",X"AD",X"35",X"3E",X"01",X"06",X"23",X"E5",X"85",X"15",X"3A", + X"40",X"50",X"E3",X"6F",X"08",X"5C",X"3A",X"C9",X"64",X"FE",X"00",X"28",X"15",X"3A",X"C8",X"64", + X"FE",X"02",X"38",X"4E",X"D6",X"02",X"1A",X"C8",X"64",X"3A",X"CB",X"64",X"D6",X"01",X"0F",X"1A", + X"CB",X"64",X"09",X"F4",X"64",X"E3",X"CE",X"3A",X"E8",X"64",X"1A",X"EC",X"64",X"E5",X"13",X"00", + X"3A",X"C9",X"64",X"FE",X"00",X"E2",X"DE",X"22",X"E5",X"E5",X"14",X"C3",X"DE",X"22",X"FE",X"04", + X"18",X"29",X"11",X"26",X"41",X"09",X"B8",X"35",X"3E",X"01",X"06",X"11",X"E5",X"85",X"15",X"11", + X"10",X"42",X"09",X"E1",X"35",X"3E",X"01",X"06",X"02",X"E5",X"85",X"15",X"11",X"5A",X"41",X"09", + X"AD",X"35",X"3E",X"01",X"06",X"23",X"E5",X"85",X"15",X"30",X"94",X"11",X"90",X"40",X"09",X"E3", + X"35",X"3E",X"01",X"06",X"31",X"E5",X"85",X"15",X"30",X"85",X"3A",X"40",X"50",X"E3",X"5F",X"08", + X"1B",X"3A",X"C9",X"64",X"FE",X"00",X"28",X"15",X"3A",X"C8",X"64",X"FE",X"04",X"38",X"0D",X"D6", + X"04",X"1A",X"C8",X"64",X"3A",X"CB",X"64",X"D6",X"02",X"0F",X"1A",X"CB",X"64",X"09",X"F4",X"64", + X"E3",X"8E",X"3A",X"E8",X"64",X"1A",X"EC",X"64",X"1A",X"ED",X"64",X"E5",X"13",X"00",X"E5",X"0C", + X"00",X"C3",X"48",X"22",X"1A",X"C0",X"50",X"09",X"F3",X"64",X"E3",X"5E",X"08",X"03",X"C3",X"2F", + X"22",X"E3",X"9E",X"C3",X"06",X"22",X"AF",X"09",X"EE",X"64",X"11",X"EF",X"64",X"01",X"05",X"00", + X"5F",X"ED",X"98",X"1A",X"DD",X"64",X"1A",X"DE",X"64",X"3E",X"40",X"09",X"CC",X"43",X"11",X"CD", + X"43",X"01",X"05",X"00",X"5F",X"ED",X"98",X"09",X"DE",X"43",X"11",X"DF",X"43",X"01",X"05",X"00", + X"5F",X"ED",X"98",X"AF",X"1A",X"CC",X"43",X"1A",X"DE",X"43",X"E5",X"8E",X"0A",X"E5",X"C6",X"0A", + X"09",X"F5",X"64",X"E3",X"E6",X"09",X"F4",X"64",X"E3",X"4E",X"28",X"02",X"30",X"32",X"3E",X"00", + X"1A",X"03",X"50",X"E5",X"DC",X"14",X"11",X"50",X"41",X"09",X"CC",X"35",X"3E",X"01",X"06",X"25", + X"E5",X"85",X"15",X"3E",X"03",X"E5",X"FF",X"14",X"09",X"F4",X"64",X"E3",X"EE",X"3A",X"EC",X"64", + X"3D",X"1A",X"EC",X"64",X"3E",X"40",X"09",X"16",X"40",X"11",X"17",X"40",X"01",X"20",X"00",X"5F", + X"ED",X"98",X"E5",X"13",X"00",X"E5",X"BA",X"0A",X"C3",X"DE",X"23",X"09",X"F4",X"64",X"E3",X"4E", + X"08",X"D6",X"E3",X"6E",X"28",X"B8",X"3A",X"F4",X"64",X"E3",X"7F",X"08",X"1F",X"E5",X"DC",X"14", + X"11",X"50",X"41",X"09",X"D9",X"35",X"3E",X"01",X"06",X"25",X"E5",X"85",X"15",X"3E",X"03",X"E5", + X"FF",X"14",X"09",X"F4",X"64",X"E3",X"AE",X"3A",X"ED",X"64",X"3D",X"1A",X"ED",X"64",X"3E",X"40", + X"09",X"02",X"40",X"11",X"03",X"40",X"01",X"20",X"00",X"5F",X"ED",X"98",X"E5",X"0C",X"00",X"E5", + X"C2",X"0A",X"30",X"1A",X"3E",X"01",X"1A",X"03",X"50",X"30",X"C2",X"E5",X"DC",X"14",X"09",X"F4", + X"64",X"E3",X"4E",X"08",X"A0",X"11",X"10",X"41",X"09",X"FE",X"35",X"3E",X"01",X"06",X"11",X"E5", + X"85",X"15",X"09",X"75",X"65",X"E3",X"C6",X"3E",X"01",X"E5",X"FF",X"14",X"09",X"F4",X"64",X"E3", + X"6E",X"28",X"9C",X"C3",X"75",X"23",X"E5",X"AA",X"0A",X"09",X"F5",X"64",X"E3",X"66",X"28",X"13", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"DE",X"30",X"05",X"3E",X"02",X"E5",X"FF",X"14",X"09",X"CC",X"65",X"E3",X"C6",X"E5",X"AE",X"0A", + X"00",X"EE",X"22",X"AA",X"AA",X"55",X"55",X"55",X"EE",X"11",X"EE",X"11",X"00",X"00",X"00",X"00", + X"55",X"55",X"55",X"AA",X"AA",X"22",X"EE",X"00",X"00",X"00",X"00",X"00",X"11",X"EE",X"11",X"EE", + X"77",X"88",X"77",X"88",X"00",X"00",X"00",X"00",X"00",X"77",X"44",X"55",X"55",X"AA",X"AA",X"AA", + X"00",X"00",X"00",X"00",X"88",X"77",X"88",X"77",X"AA",X"AA",X"AA",X"55",X"55",X"44",X"77",X"00", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"77",X"33",X"11",X"FF",X"77",X"33",X"11",X"00",X"00",X"00",X"00", + X"11",X"33",X"77",X"FF",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"11",X"33",X"77",X"FF", + X"00",X"00",X"00",X"00",X"88",X"CC",X"EE",X"FF",X"88",X"CC",X"EE",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"EE",X"CC",X"88",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"FF",X"EE",X"CC",X"88", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"03",X"03",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0F",X"0F",X"0B",X"0F",X"0F",X"0F",X"0F",X"0F",X"03",X"03",X"0F",X"0F",X"0F",X"0E",X"0F",X"0B", + X"00",X"00",X"00",X"00",X"08",X"08",X"38",X"38",X"0C",X"0C",X"0F",X"03",X"0F",X"0F",X"0F",X"0D", + X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"FF",X"FF",X"00",X"00",X"33",X"33",X"FF",X"FF",X"FF",X"FF", + X"CF",X"CF",X"FF",X"FF",X"F0",X"F0",X"F0",X"F0",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"FF",X"FF", + X"0F",X"0C",X"0F",X"0F",X"07",X"0F",X"0F",X"0F",X"0F",X"0F",X"C3",X"C3",X"C2",X"C3",X"C3",X"C3", + X"F0",X"F0",X"F0",X"F0",X"30",X"30",X"08",X"08",X"1E",X"1E",X"1E",X"1E",X"0E",X"02",X"0F",X"0F", + X"FF",X"FF",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"33",X"33",X"00",X"00", + X"F0",X"F0",X"F0",X"F0",X"FF",X"FF",X"CF",X"CF",X"FF",X"FF",X"00",X"00",X"FF",X"FF",X"FF",X"FF", + X"0F",X"07",X"0F",X"0D",X"0F",X"0F",X"0E",X"0F",X"C3",X"C3",X"C3",X"C3",X"C3",X"C2",X"0F",X"0F", + X"08",X"08",X"30",X"30",X"F0",X"F0",X"F0",X"F0",X"0F",X"0F",X"0A",X"0E",X"1E",X"1E",X"1E",X"1E", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"03",X"03",X"00",X"00",X"00",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0F",X"0F",X"09",X"0F",X"0F",X"03",X"0F",X"0F",X"0F",X"0F",X"0B",X"0F",X"0F",X"0E",X"03",X"03", + X"38",X"38",X"08",X"08",X"00",X"00",X"00",X"00",X"0F",X"0D",X"0F",X"0F",X"07",X"0F",X"0C",X"0C", + X"45",X"47",X"47",X"4F",X"52",X"2C",X"43",X"4F",X"50",X"59",X"52",X"49",X"47",X"48",X"54",X"20", + X"31",X"39",X"38",X"33",X"54",X"45",X"4C",X"4B",X"4F",X"20",X"49",X"4E",X"43",X"64",X"FD",X"21", + X"FD",X"5B",X"00",X"FD",X"5A",X"01",X"FD",X"5F",X"02",X"3C",X"13",X"FD",X"5B",X"03",X"FD",X"5A", + X"04",X"FD",X"5F",X"05",X"3A",X"8A",X"64",X"F5",X"5F",X"03",X"3A",X"8B",X"64",X"F5",X"5F",X"04", + X"E1",X"3A",X"51",X"64",X"FE",X"00",X"E2",X"73",X"26",X"3A",X"51",X"64",X"E3",X"0F",X"C6",X"27", + X"F5",X"46",X"05",X"80",X"C1",X"FD",X"09",X"52",X"64",X"FD",X"21",X"FD",X"5B",X"00",X"FD",X"5A", + X"01",X"FD",X"5F",X"02",X"3C",X"09",X"08",X"00",X"31",X"EB",X"FD",X"5B",X"03",X"FD",X"5A",X"04", + X"FD",X"5F",X"05",X"C3",X"CC",X"25",X"F5",X"7E",X"03",X"1A",X"8A",X"64",X"F5",X"7E",X"04",X"1A", + X"8B",X"64",X"C3",X"9D",X"25",X"E5",X"CC",X"26",X"F5",X"7E",X"03",X"80",X"C3",X"AC",X"25",X"E5", + X"CC",X"26",X"F5",X"7E",X"04",X"90",X"1A",X"8B",X"64",X"F5",X"7E",X"03",X"1A",X"8A",X"64",X"C3", + X"9D",X"25",X"E5",X"CC",X"26",X"F5",X"7E",X"04",X"80",X"30",X"EB",X"F5",X"7E",X"05",X"C1",X"FD", + X"09",X"52",X"64",X"FD",X"21",X"FD",X"5B",X"00",X"FD",X"5A",X"01",X"FD",X"5F",X"02",X"3A",X"8A", + X"64",X"F5",X"5F",X"03",X"3A",X"8B",X"64",X"F5",X"5F",X"04",X"F5",X"7E",X"00",X"09",X"A7",X"26", + X"E3",X"0F",X"E5",X"48",X"15",X"D5",X"76",X"0B",X"56",X"EB",X"D1",X"F5",X"7E",X"06",X"E9",X"B3", + X"26",X"B3",X"26",X"B4",X"26",X"8F",X"26",X"AA",X"26",X"99",X"26",X"E1",X"13",X"FD",X"5B",X"03", + X"FD",X"5A",X"04",X"FD",X"5F",X"05",X"E1",X"33",X"30",X"DB",X"09",X"08",X"00",X"31",X"EB",X"30", + X"EC",X"EB",X"11",X"08",X"00",X"1F",X"3F",X"ED",X"52",X"EB",X"30",X"C9",X"3A",X"8A",X"64",X"CE", + X"07",X"1A",X"50",X"64",X"3A",X"8B",X"64",X"CE",X"07",X"1A",X"51",X"64",X"3A",X"8A",X"64",X"E3", + X"3F",X"E3",X"3F",X"E3",X"3F",X"57",X"3A",X"8B",X"64",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"77", + X"E5",X"A7",X"14",X"E1",X"F5",X"7E",X"01",X"F5",X"86",X"02",X"47",X"CE",X"27",X"F5",X"5F",X"02", + X"E3",X"38",X"E3",X"38",X"E3",X"38",X"E3",X"38",X"E1",X"D5",X"1F",X"3F",X"09",X"26",X"01",X"16", + X"00",X"ED",X"52",X"7D",X"1F",X"3F",X"09",X"10",X"01",X"D1",X"72",X"16",X"00",X"ED",X"52",X"55", + X"77",X"E1",X"7D",X"EE",X"03",X"6F",X"E1",X"09",X"F4",X"64",X"E3",X"46",X"E0",X"E3",X"6E",X"28", + X"43",X"09",X"EE",X"64",X"7B",X"86",X"0F",X"5F",X"0B",X"7A",X"A6",X"0F",X"5F",X"0B",X"3E",X"00", + X"A6",X"0F",X"5F",X"38",X"02",X"30",X"1A",X"09",X"F4",X"64",X"E3",X"6E",X"28",X"13",X"09",X"DE", + X"43",X"11",X"DF",X"43",X"01",X"05",X"00",X"1E",X"40",X"ED",X"98",X"AF",X"1A",X"DE",X"43",X"30", + X"30",X"09",X"CC",X"43",X"11",X"CD",X"43",X"01",X"05",X"00",X"1E",X"40",X"ED",X"98",X"AF",X"1A", + X"CC",X"43",X"30",X"05",X"09",X"D9",X"64",X"30",X"BB",X"09",X"F4",X"64",X"E3",X"6E",X"28",X"74", + X"09",X"D8",X"64",X"11",X"FB",X"43",X"3A",X"DD",X"64",X"DD",X"E5",X"D7",X"27",X"0B",X"0B",X"0B", + X"EB",X"2A",X"E9",X"64",X"D9",X"FE",X"04",X"D0",X"E3",X"0F",X"E3",X"0F",X"3C",X"3C",X"E5",X"48", + X"15",X"E5",X"73",X"11",X"D0",X"3A",X"DC",X"64",X"3C",X"1A",X"DC",X"64",X"09",X"75",X"65",X"E3", + X"C6",X"09",X"F4",X"64",X"E3",X"6E",X"28",X"12",X"3A",X"DD",X"64",X"3C",X"1A",X"DD",X"64",X"3A", + X"EC",X"64",X"3C",X"1A",X"EC",X"64",X"E5",X"13",X"00",X"E1",X"3A",X"DE",X"64",X"3C",X"1A",X"DE", + X"64",X"3A",X"ED",X"64",X"3C",X"1A",X"ED",X"64",X"E5",X"0C",X"00",X"E1",X"09",X"DB",X"64",X"11", + X"E9",X"43",X"3A",X"DE",X"64",X"30",X"8A",X"3E",X"03",X"DD",X"7E",X"CE",X"D8",X"E3",X"3F",X"E3", + X"3F",X"E3",X"3F",X"E3",X"3F",X"47",X"3A",X"F4",X"64",X"E3",X"5F",X"28",X"0A",X"78",X"12",X"33", + X"7E",X"CE",X"27",X"47",X"3A",X"F4",X"64",X"E3",X"5F",X"1A",X"F4",X"64",X"28",X"08",X"78",X"12"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM1_DST.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM1_DST.vhd new file mode 100644 index 00000000..0450232c --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM1_DST.vhd @@ -0,0 +1,38 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity PROM1_DST is +port ( + clk : in std_logic; + addr : in std_logic_vector(7 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of PROM1_DST is + type rom is array(0 to 255) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"07",X"09",X"0A",X"0B",X"0C",X"0D",X"0D",X"0E",X"0E",X"0E",X"0D",X"0D",X"0C",X"0B",X"0A",X"09", + X"07",X"05",X"04",X"03",X"02",X"01",X"01",X"00",X"00",X"00",X"01",X"01",X"02",X"03",X"04",X"05", + X"07",X"0C",X"0E",X"0E",X"0D",X"0B",X"09",X"0A",X"0B",X"0B",X"0A",X"09",X"06",X"04",X"03",X"05", + X"07",X"09",X"0B",X"0A",X"08",X"05",X"04",X"03",X"03",X"04",X"05",X"03",X"01",X"00",X"00",X"02", + X"07",X"0A",X"0C",X"0D",X"0E",X"0D",X"0C",X"0A",X"07",X"04",X"02",X"01",X"00",X"01",X"02",X"04", + X"07",X"0B",X"0D",X"0E",X"0D",X"0B",X"07",X"03",X"01",X"00",X"01",X"03",X"07",X"0E",X"07",X"00", + X"07",X"0D",X"0B",X"08",X"0B",X"0D",X"09",X"06",X"0B",X"0E",X"0C",X"07",X"09",X"0A",X"06",X"02", + X"07",X"0C",X"08",X"04",X"05",X"07",X"02",X"00",X"03",X"08",X"05",X"01",X"03",X"06",X"03",X"01", + X"00",X"08",X"0F",X"07",X"01",X"08",X"0E",X"07",X"02",X"08",X"0D",X"07",X"03",X"08",X"0C",X"07", + X"04",X"08",X"0B",X"07",X"05",X"08",X"0A",X"07",X"06",X"08",X"09",X"07",X"07",X"08",X"08",X"07", + X"07",X"08",X"06",X"09",X"05",X"0A",X"04",X"0B",X"03",X"0C",X"02",X"0D",X"01",X"0E",X"00",X"0F", + X"00",X"0F",X"01",X"0E",X"02",X"0D",X"03",X"0C",X"04",X"0B",X"05",X"0A",X"06",X"09",X"07",X"08", + X"00",X"01",X"02",X"03",X"04",X"05",X"06",X"07",X"08",X"09",X"0A",X"0B",X"0C",X"0D",X"0E",X"0F", + X"0F",X"0E",X"0D",X"0C",X"0B",X"0A",X"09",X"08",X"07",X"06",X"05",X"04",X"03",X"02",X"01",X"00", + X"00",X"01",X"02",X"03",X"04",X"05",X"06",X"07",X"08",X"09",X"0A",X"0B",X"0C",X"0D",X"0E",X"0F", + X"00",X"01",X"02",X"03",X"04",X"05",X"06",X"07",X"08",X"09",X"0A",X"0B",X"0C",X"0D",X"0E",X"0F"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM3_DST.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM3_DST.vhd new file mode 100644 index 00000000..84462c00 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM3_DST.vhd @@ -0,0 +1,38 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity PROM3_DST is +port ( + clk : in std_logic; + addr : in std_logic_vector(7 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of PROM3_DST is + type rom is array(0 to 255) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F", + X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F", + X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F", + X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F",X"0F",X"0D",X"0F",X"0F", + X"07",X"0F",X"0E",X"0D",X"0F",X"0F",X"0E",X"0D",X"0F",X"0F",X"0E",X"0D",X"0F",X"0F",X"0E",X"0D", + X"0F",X"0F",X"0E",X"0D",X"0F",X"0F",X"0F",X"0B",X"07",X"0F",X"0E",X"0D",X"0F",X"0F",X"0E",X"0D", + X"0F",X"0F",X"0E",X"0D",X"0F",X"0F",X"0E",X"0D",X"0F",X"0F",X"0F",X"0B",X"07",X"0F",X"0E",X"0D", + X"0F",X"0F",X"0E",X"0D",X"0F",X"0F",X"0E",X"0D",X"0F",X"0F",X"0E",X"0D",X"0F",X"0F",X"0F",X"0B", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM4_DST.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM4_DST.vhd new file mode 100644 index 00000000..4bfa195f --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM4_DST.vhd @@ -0,0 +1,38 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity PROM4_DST is +port ( + clk : in std_logic; + addr : in std_logic_vector(7 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of PROM4_DST is + type rom is array(0 to 255) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"00",X"00",X"00",X"0F",X"0B",X"01",X"00",X"00",X"00",X"00",X"00",X"0F",X"0B",X"03", + X"00",X"00",X"00",X"00",X"00",X"0F",X"0B",X"05",X"00",X"00",X"00",X"00",X"00",X"0F",X"0B",X"07", + X"00",X"00",X"00",X"00",X"00",X"0B",X"01",X"09",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"0F",X"00",X"0E",X"00",X"01",X"0C",X"0F", + X"00",X"0E",X"00",X"0B",X"00",X"0C",X"0B",X"0E",X"00",X"0C",X"0F",X"01",X"00",X"00",X"00",X"00", + X"00",X"01",X"02",X"0F",X"00",X"07",X"0C",X"02",X"00",X"09",X"06",X"0F",X"00",X"0D",X"0C",X"0F", + X"00",X"05",X"03",X"09",X"00",X"0F",X"0B",X"00",X"00",X"0E",X"00",X"0B",X"00",X"0E",X"00",X"0B", + X"00",X"00",X"00",X"00",X"00",X"0F",X"0E",X"01",X"00",X"0F",X"0B",X"0E",X"00",X"0E",X"00",X"0F", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM7_DST.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM7_DST.vhd new file mode 100644 index 00000000..88b2ecb3 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/PROM7_DST.vhd @@ -0,0 +1,23 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity PROM7_DST is +port ( + clk : in std_logic; + addr : in std_logic_vector(3 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of PROM7_DST is + type rom is array(0 to 15) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"07",X"66",X"EF",X"00",X"F8",X"EA",X"6F",X"00",X"3F",X"00",X"C9",X"38",X"AA",X"AF",X"F6"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/ROM_PGM_0.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/ROM_PGM_0.vhd new file mode 100644 index 00000000..8b08a06a --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/ROM/ROM_PGM_0.vhd @@ -0,0 +1,1046 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity ROM_PGM_0 is +port ( + clk : in std_logic; + addr : in std_logic_vector(13 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of ROM_PGM_0 is + type rom is array(0 to 16383) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"DB",X"AF",X"06",X"20",X"09",X"00",X"50",X"5F",X"0B",X"10",X"FC",X"ED",X"56",X"19",X"D9",X"67", + X"C3",X"C7",X"02",X"3A",X"EC",X"64",X"FE",X"00",X"E0",X"47",X"3E",X"30",X"09",X"35",X"40",X"5F", + X"2B",X"10",X"FC",X"E1",X"3A",X"ED",X"64",X"FE",X"00",X"E0",X"47",X"3E",X"30",X"09",X"02",X"40", + X"5F",X"0B",X"10",X"FC",X"E1",X"E1",X"25",X"66",X"20",X"F1",X"F5",X"CD",X"FD",X"CD",X"AF",X"1A", + X"00",X"50",X"2A",X"52",X"64",X"3A",X"54",X"64",X"5F",X"2A",X"55",X"64",X"3A",X"57",X"64",X"5F", + X"2A",X"72",X"64",X"3A",X"74",X"64",X"5F",X"2A",X"75",X"64",X"3A",X"77",X"64",X"5F",X"2A",X"4A", + X"64",X"3A",X"4C",X"64",X"5F",X"2A",X"4D",X"64",X"3A",X"4F",X"64",X"5F",X"2A",X"6A",X"64",X"3A", + X"6C",X"64",X"5F",X"2A",X"6D",X"64",X"3A",X"6F",X"64",X"5F",X"2A",X"5A",X"64",X"3A",X"5C",X"64", + X"5F",X"2A",X"5D",X"64",X"3A",X"5F",X"64",X"5F",X"2A",X"7A",X"64",X"3A",X"7C",X"64",X"5F",X"2A", + X"7D",X"64",X"3A",X"7F",X"64",X"5F",X"2A",X"82",X"64",X"3A",X"84",X"64",X"5F",X"2A",X"85",X"64", + X"3A",X"87",X"64",X"5F",X"2A",X"A2",X"64",X"3A",X"A4",X"64",X"5F",X"2A",X"A5",X"64",X"3A",X"A7", + X"64",X"5F",X"2A",X"92",X"64",X"3A",X"94",X"64",X"5F",X"2A",X"95",X"64",X"3A",X"97",X"64",X"5F", + X"2A",X"B2",X"64",X"3A",X"B4",X"64",X"5F",X"2A",X"B5",X"64",X"3A",X"B7",X"64",X"5F",X"09",X"F4", + X"64",X"E3",X"7E",X"28",X"19",X"E3",X"6E",X"08",X"2D",X"06",X"06",X"09",X"AA",X"64",X"11",X"4A", + X"50",X"3E",X"06",X"26",X"02",X"ED",X"88",X"ED",X"88",X"E5",X"48",X"15",X"10",X"DB",X"06",X"06", + X"09",X"AC",X"64",X"11",X"DA",X"67",X"3E",X"06",X"26",X"02",X"ED",X"88",X"ED",X"88",X"E5",X"48", + X"15",X"10",X"DB",X"C3",X"7E",X"01",X"ED",X"73",X"AA",X"64",X"E5",X"F9",X"26",X"ED",X"53",X"4A", + X"50",X"ED",X"73",X"9A",X"64",X"E5",X"F9",X"26",X"ED",X"53",X"4C",X"50",X"ED",X"73",X"BA",X"64", + X"E5",X"F9",X"26",X"ED",X"53",X"4E",X"50",X"ED",X"73",X"C2",X"64",X"E5",X"F9",X"26",X"ED",X"53", + X"68",X"50",X"ED",X"73",X"E2",X"64",X"E5",X"F9",X"26",X"ED",X"53",X"6A",X"50",X"ED",X"73",X"D2", + X"64",X"E5",X"F9",X"26",X"ED",X"53",X"6C",X"50",X"2A",X"AC",X"64",X"E5",X"12",X"27",X"0A",X"DA", + X"67",X"2A",X"9C",X"64",X"E5",X"12",X"27",X"0A",X"DC",X"67",X"2A",X"BC",X"64",X"E5",X"12",X"27", + X"0A",X"DE",X"67",X"2A",X"C4",X"64",X"E5",X"12",X"27",X"0A",X"F8",X"67",X"2A",X"E4",X"64",X"E5", + X"12",X"27",X"0A",X"FA",X"67",X"2A",X"D4",X"64",X"E5",X"12",X"27",X"0A",X"FC",X"67",X"2A",X"F1", + X"64",X"0B",X"0A",X"F1",X"64",X"7E",X"FE",X"FF",X"08",X"06",X"09",X"D6",X"0A",X"0A",X"F1",X"64", + X"09",X"F3",X"64",X"E3",X"46",X"08",X"56",X"3A",X"00",X"50",X"E3",X"6F",X"E2",X"2A",X"02",X"E3", + X"A6",X"E3",X"56",X"08",X"3D",X"3A",X"00",X"50",X"E3",X"7F",X"E2",X"38",X"02",X"3A",X"F6",X"64", + X"FE",X"06",X"28",X"07",X"3C",X"1A",X"F6",X"64",X"C3",X"3D",X"02",X"AF",X"1A",X"F6",X"64",X"E3", + X"76",X"08",X"22",X"3A",X"F7",X"64",X"FE",X"00",X"08",X"23",X"C3",X"3D",X"02",X"AF",X"1A",X"07", + X"50",X"E3",X"B6",X"30",X"68",X"3D",X"1A",X"F7",X"64",X"3E",X"01",X"1A",X"07",X"50",X"E3",X"F6", + X"30",X"73",X"3A",X"00",X"50",X"E3",X"7F",X"28",X"C4",X"E3",X"96",X"30",X"10",X"3A",X"00",X"50", + X"E3",X"6F",X"28",X"AD",X"E3",X"86",X"3A",X"F7",X"64",X"3C",X"1A",X"F7",X"64",X"3A",X"C8",X"64", + X"FE",X"14",X"18",X"32",X"47",X"3A",X"CA",X"64",X"80",X"1A",X"C8",X"64",X"E3",X"3F",X"06",X"00", + X"80",X"0F",X"1A",X"CB",X"64",X"E5",X"E5",X"14",X"E3",X"4E",X"08",X"02",X"E3",X"EE",X"3A",X"42", + X"65",X"E3",X"C7",X"1A",X"42",X"65",X"E3",X"DE",X"30",X"83",X"E3",X"66",X"08",X"05",X"E3",X"E6", + X"C3",X"89",X"01",X"E3",X"C6",X"C3",X"B7",X"01",X"E3",X"D6",X"C3",X"AD",X"01",X"00",X"09",X"F4", + X"64",X"E3",X"46",X"28",X"16",X"E5",X"DA",X"15",X"09",X"F4",X"64",X"E3",X"7E",X"28",X"04",X"E3", + X"6E",X"28",X"05",X"E5",X"D2",X"15",X"30",X"03",X"E5",X"CA",X"15",X"3A",X"CD",X"64",X"3C",X"1A", + X"CD",X"64",X"3A",X"CC",X"64",X"3C",X"1A",X"CC",X"64",X"FE",X"3C",X"08",X"23",X"AF",X"1A",X"CC", + X"64",X"3A",X"CE",X"64",X"3C",X"1A",X"CE",X"64",X"09",X"F3",X"64",X"E3",X"BE",X"3A",X"00",X"50", + X"E3",X"5F",X"08",X"1D",X"AF",X"1A",X"01",X"50",X"09",X"4A",X"50",X"06",X"24",X"1E",X"00",X"0B", + X"10",X"FB",X"3E",X"40",X"E5",X"AD",X"14",X"3E",X"21",X"E5",X"BD",X"14",X"11",X"D0",X"41",X"09", + X"A2",X"36",X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"06",X"FF",X"09",X"FF",X"FF",X"2B",X"7D", + X"BC",X"1A",X"C0",X"50",X"08",X"F8",X"10",X"DB",X"5E",X"FB",X"3E",X"01",X"1A",X"00",X"50",X"FD", + X"C9",X"F5",X"C9",X"F1",X"20",X"ED",X"65",X"3A",X"00",X"50",X"E3",X"4F",X"C2",X"A6",X"05",X"AF", + X"06",X"20",X"09",X"00",X"50",X"5F",X"0B",X"10",X"FC",X"3E",X"00",X"1A",X"03",X"50",X"19",X"D9", + X"67",X"E5",X"BA",X"15",X"DB",X"20",X"AF",X"20",X"09",X"00",X"40",X"E5",X"16",X"05",X"20",X"E3", + X"47",X"28",X"02",X"E3",X"D7",X"E3",X"67",X"28",X"02",X"E3",X"F7",X"20",X"09",X"00",X"44",X"E5", + X"16",X"05",X"20",X"E3",X"47",X"28",X"02",X"E3",X"CF",X"E3",X"67",X"28",X"02",X"E3",X"EF",X"20", + X"19",X"FD",X"43",X"09",X"00",X"64",X"E5",X"16",X"05",X"20",X"E3",X"47",X"28",X"02",X"E3",X"DF", + X"E3",X"67",X"28",X"02",X"E3",X"FF",X"20",X"3E",X"01",X"E5",X"BD",X"14",X"09",X"00",X"40",X"11", + X"01",X"40",X"01",X"FE",X"03",X"1E",X"40",X"ED",X"98",X"11",X"4E",X"41",X"09",X"99",X"08",X"3E", + X"01",X"06",X"23",X"E5",X"85",X"15",X"11",X"A2",X"40",X"09",X"BC",X"08",X"3E",X"01",X"06",X"30", + X"E5",X"85",X"15",X"11",X"EC",X"40",X"09",X"D4",X"08",X"3E",X"01",X"06",X"14",X"E5",X"85",X"15", + X"11",X"ED",X"40",X"09",X"E8",X"08",X"3E",X"01",X"06",X"14",X"E5",X"85",X"15",X"11",X"EE",X"40", + X"09",X"FC",X"08",X"3E",X"01",X"06",X"14",X"E5",X"85",X"15",X"11",X"EF",X"40",X"09",X"10",X"09", + X"3E",X"01",X"06",X"14",X"E5",X"85",X"15",X"11",X"93",X"40",X"09",X"88",X"09",X"3E",X"01",X"06", + X"30",X"E5",X"85",X"15",X"11",X"DD",X"40",X"09",X"0C",X"09",X"3E",X"01",X"06",X"14",X"E5",X"85", + X"15",X"11",X"DE",X"40",X"09",X"38",X"09",X"3E",X"01",X"06",X"14",X"E5",X"85",X"15",X"11",X"DF", + X"40",X"09",X"64",X"09",X"3E",X"01",X"06",X"14",X"E5",X"85",X"15",X"11",X"F8",X"40",X"09",X"48", + X"09",X"3E",X"01",X"06",X"14",X"E5",X"85",X"15",X"11",X"F9",X"40",X"09",X"5C",X"09",X"3E",X"01", + X"06",X"14",X"E5",X"85",X"15",X"11",X"FA",X"40",X"09",X"A0",X"09",X"3E",X"01",X"06",X"14",X"E5", + X"85",X"15",X"20",X"1A",X"32",X"66",X"20",X"3A",X"32",X"66",X"E3",X"57",X"28",X"25",X"11",X"DD", + X"40",X"09",X"B4",X"09",X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"3A",X"32",X"66",X"E3",X"77", + X"28",X"25",X"11",X"DE",X"40",X"09",X"B4",X"09",X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"3A", + X"32",X"66",X"E3",X"4F",X"28",X"25",X"11",X"DF",X"40",X"09",X"B4",X"09",X"3E",X"01",X"06",X"04", + X"E5",X"85",X"15",X"3A",X"32",X"66",X"E3",X"6F",X"28",X"25",X"11",X"F8",X"40",X"09",X"B4",X"09", + X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"3A",X"32",X"66",X"E3",X"5F",X"28",X"25",X"11",X"F9", + X"40",X"09",X"B4",X"09",X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"3A",X"32",X"66",X"E3",X"7F", + X"28",X"25",X"11",X"FA",X"40",X"09",X"B4",X"09",X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"36", + X"00",X"09",X"00",X"00",X"E5",X"FD",X"04",X"18",X"02",X"E3",X"C3",X"09",X"00",X"10",X"E5",X"FD", + X"04",X"18",X"02",X"E3",X"E3",X"09",X"00",X"08",X"E5",X"FD",X"04",X"18",X"02",X"E3",X"D3",X"09", + X"00",X"18",X"E5",X"FD",X"04",X"18",X"02",X"E3",X"F3",X"3A",X"32",X"66",X"FE",X"00",X"28",X"02", + X"3E",X"80",X"9B",X"1A",X"32",X"66",X"E3",X"47",X"28",X"25",X"11",X"EC",X"40",X"09",X"B4",X"09", + X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"3A",X"32",X"66",X"E3",X"67",X"28",X"25",X"11",X"ED", + X"40",X"09",X"B4",X"09",X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"3A",X"32",X"66",X"E3",X"57", + X"28",X"25",X"11",X"EE",X"40",X"09",X"B4",X"09",X"3E",X"01",X"06",X"04",X"E5",X"85",X"15",X"3A", + X"32",X"66",X"E3",X"77",X"28",X"25",X"11",X"EF",X"40",X"09",X"B4",X"09",X"3E",X"01",X"06",X"04", + X"E5",X"85",X"15",X"3A",X"32",X"66",X"FE",X"00",X"08",X"26",X"FB",X"3E",X"01",X"1A",X"00",X"50", + X"3E",X"02",X"E5",X"FF",X"14",X"C3",X"F1",X"02",X"1A",X"C0",X"50",X"30",X"FB",X"01",X"00",X"10", + X"AF",X"1A",X"C0",X"50",X"86",X"0B",X"57",X"23",X"79",X"98",X"7A",X"08",X"DF",X"FE",X"FF",X"28", + X"02",X"1F",X"E1",X"1F",X"3F",X"E1",X"20",X"CE",X"FC",X"20",X"CD",X"3E",X"11",X"E5",X"1D",X"05", + X"C9",X"CD",X"3E",X"0A",X"E5",X"1D",X"05",X"C9",X"CD",X"3E",X"44",X"E5",X"1D",X"05",X"C9",X"3E", + X"A0",X"E5",X"1D",X"05",X"E1",X"1A",X"C0",X"50",X"CD",X"CD",X"D1",X"13",X"01",X"FF",X"03",X"5F", + X"ED",X"98",X"C9",X"01",X"00",X"04",X"BE",X"C4",X"53",X"05",X"0B",X"77",X"23",X"79",X"98",X"7B", + X"08",X"DC",X"E1",X"77",X"7E",X"CE",X"27",X"57",X"7B",X"CE",X"27",X"BA",X"28",X"04",X"20",X"E3", + X"E7",X"20",X"7E",X"CE",X"D8",X"57",X"7B",X"CE",X"D8",X"BA",X"E0",X"20",X"E3",X"C7",X"20",X"7B", + X"E1",X"45",X"47",X"47",X"67",X"52",X"2C",X"43",X"67",X"50",X"71",X"52",X"61",X"47",X"60",X"54", + X"08",X"19",X"39",X"38",X"1B",X"54",X"45",X"64",X"63",X"67",X"08",X"61",X"66",X"43",X"1A",X"C0", + X"50",X"09",X"00",X"40",X"11",X"01",X"40",X"01",X"FE",X"07",X"1E",X"40",X"ED",X"98",X"1A",X"C0", + X"50",X"09",X"00",X"64",X"11",X"01",X"64",X"01",X"FE",X"03",X"1E",X"00",X"ED",X"98",X"1A",X"C0", + X"50",X"09",X"48",X"50",X"11",X"49",X"50",X"01",X"27",X"00",X"1E",X"00",X"ED",X"98",X"1A",X"C0", + X"50",X"09",X"D8",X"67",X"11",X"D9",X"67",X"01",X"27",X"00",X"1E",X"00",X"ED",X"98",X"1A",X"C0", + X"50",X"09",X"40",X"50",X"11",X"41",X"50",X"01",X"37",X"00",X"1E",X"00",X"ED",X"98",X"09",X"52", + X"64",X"11",X"53",X"64",X"01",X"67",X"00",X"1E",X"FF",X"ED",X"98",X"09",X"D6",X"0A",X"0A",X"F1", + X"64",X"3A",X"80",X"50",X"47",X"CE",X"03",X"1A",X"C9",X"64",X"09",X"3A",X"0A",X"E5",X"48",X"15", + X"7E",X"1A",X"CA",X"64",X"78",X"CE",X"24",X"E3",X"3F",X"E3",X"3F",X"09",X"F8",X"09",X"E5",X"48", + X"15",X"7E",X"1A",X"E8",X"64",X"78",X"CE",X"18",X"09",X"B8",X"09",X"E5",X"48",X"15",X"0A",X"E9", + X"64",X"78",X"CE",X"18",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"1A",X"EB",X"64",X"78", + X"E3",X"5F",X"08",X"05",X"09",X"F4",X"64",X"E3",X"FE",X"FB",X"3E",X"01",X"1A",X"00",X"50",X"E5", + X"B6",X"0A",X"09",X"C2",X"43",X"11",X"C3",X"43",X"01",X"3C",X"00",X"1E",X"40",X"ED",X"98",X"09", + X"C2",X"47",X"11",X"C3",X"47",X"01",X"34",X"00",X"1E",X"05",X"ED",X"98",X"1A",X"C0",X"50",X"09", + X"CA",X"47",X"11",X"CB",X"47",X"01",X"34",X"00",X"1E",X"21",X"ED",X"98",X"1A",X"C0",X"50",X"09", + X"84",X"35",X"11",X"C3",X"43",X"01",X"32",X"00",X"ED",X"98",X"AF",X"1A",X"CC",X"43",X"1A",X"ED", + X"43",X"1A",X"DE",X"43",X"09",X"3E",X"0A",X"11",X"DF",X"64",X"01",X"3C",X"00",X"ED",X"98",X"09", + X"FC",X"64",X"11",X"DA",X"43",X"E5",X"D7",X"27",X"09",X"02",X"40",X"11",X"03",X"40",X"01",X"3C", + X"00",X"1E",X"40",X"ED",X"98",X"1A",X"C0",X"50",X"09",X"02",X"44",X"11",X"03",X"44",X"01",X"34", + X"00",X"1E",X"14",X"ED",X"98",X"09",X"0A",X"44",X"11",X"0B",X"44",X"01",X"34",X"00",X"1E",X"14", + X"ED",X"98",X"1A",X"C0",X"50",X"09",X"B6",X"35",X"11",X"27",X"40",X"01",X"06",X"00",X"ED",X"98", + X"AF",X"1A",X"24",X"40",X"3A",X"C9",X"64",X"FE",X"00",X"08",X"23",X"09",X"8C",X"35",X"11",X"24", + X"40",X"01",X"21",X"00",X"ED",X"98",X"1A",X"C0",X"50",X"09",X"42",X"65",X"11",X"43",X"65",X"01", + X"FF",X"00",X"1E",X"00",X"ED",X"98",X"09",X"3E",X"30",X"0A",X"73",X"65",X"0A",X"43",X"65",X"09", + X"72",X"65",X"0A",X"62",X"65",X"09",X"58",X"30",X"0A",X"5E",X"65",X"0A",X"76",X"65",X"09",X"5D", + X"65",X"0A",X"4D",X"65",X"09",X"8A",X"30",X"0A",X"91",X"65",X"0A",X"79",X"65",X"09",X"90",X"65", + X"0A",X"80",X"65",X"09",X"D4",X"30",X"0A",X"AC",X"65",X"0A",X"94",X"65",X"09",X"AB",X"65",X"0A", + X"B3",X"65",X"09",X"06",X"31",X"0A",X"C7",X"65",X"0A",X"AF",X"65",X"09",X"C6",X"65",X"0A",X"9E", + X"65",X"09",X"38",X"31",X"0A",X"CA",X"65",X"0A",X"E2",X"65",X"09",X"C9",X"65",X"0A",X"D1",X"65", + X"09",X"6A",X"31",X"0A",X"FD",X"65",X"0A",X"CD",X"65",X"09",X"FC",X"65",X"0A",X"EC",X"65",X"09", + X"B4",X"31",X"0A",X"30",X"66",X"0A",X"00",X"66",X"09",X"17",X"66",X"0A",X"07",X"66",X"06",X"08", + X"09",X"40",X"50",X"1E",X"00",X"0B",X"10",X"FB",X"3E",X"00",X"1A",X"03",X"50",X"09",X"F4",X"64", + X"E3",X"EE",X"3A",X"C9",X"64",X"FE",X"00",X"E2",X"C0",X"21",X"3A",X"C8",X"64",X"FE",X"00",X"C2", + X"C0",X"21",X"09",X"F3",X"64",X"E3",X"8E",X"AF",X"1A",X"01",X"50",X"09",X"F4",X"64",X"E3",X"86", + X"E5",X"BA",X"15",X"1A",X"C0",X"50",X"3E",X"40",X"E5",X"AD",X"14",X"3E",X"21",X"E5",X"BD",X"14", + X"C3",X"BA",X"07",X"12",X"03",X"05",X"07",X"10",X"01",X"14",X"11",X"20",X"45",X"09",X"9F",X"07", + X"3E",X"01",X"06",X"10",X"E5",X"B3",X"15",X"11",X"B6",X"44",X"09",X"9F",X"07",X"3E",X"01",X"06", + X"23",X"E5",X"B3",X"15",X"11",X"A5",X"44",X"09",X"B8",X"07",X"3E",X"20",X"06",X"30",X"E5",X"B3", + X"15",X"11",X"4A",X"46",X"09",X"B9",X"07",X"3E",X"04",X"06",X"04",X"E5",X"B3",X"15",X"11",X"1F", + X"45",X"09",X"B9",X"07",X"3E",X"04",X"06",X"04",X"E5",X"B3",X"15",X"11",X"20",X"41",X"09",X"A6", + X"36",X"3E",X"01",X"06",X"10",X"E5",X"85",X"15",X"11",X"B6",X"40",X"09",X"B6",X"36",X"3E",X"01", + X"06",X"23",X"E5",X"85",X"15",X"11",X"A5",X"40",X"09",X"A9",X"36",X"3E",X"20",X"06",X"30",X"E5", + X"85",X"15",X"11",X"81",X"40",X"09",X"69",X"37",X"3E",X"05",X"06",X"21",X"E5",X"85",X"15",X"11", + X"5F",X"42",X"09",X"69",X"37",X"3E",X"05",X"06",X"21",X"E5",X"85",X"15",X"11",X"4A",X"42",X"09", + X"96",X"37",X"3E",X"04",X"06",X"04",X"E5",X"85",X"15",X"11",X"1F",X"41",X"09",X"96",X"37",X"3E", + X"04",X"06",X"04",X"E5",X"85",X"15",X"3E",X"04",X"E5",X"FF",X"14",X"09",X"F3",X"64",X"E3",X"6E", + X"C2",X"C0",X"21",X"E5",X"2D",X"10",X"3E",X"07",X"E5",X"FF",X"14",X"09",X"F3",X"64",X"E3",X"6E", + X"C2",X"C0",X"21",X"3E",X"40",X"E5",X"AD",X"14",X"11",X"40",X"44",X"09",X"9B",X"07",X"3E",X"15", + X"06",X"34",X"E5",X"B3",X"15",X"11",X"87",X"46",X"09",X"9D",X"07",X"3E",X"26",X"06",X"05",X"E5", + X"B3",X"15",X"11",X"70",X"44",X"09",X"9D",X"07",X"3E",X"03",X"06",X"34",X"E5",X"B3",X"15",X"11", + X"73",X"44",X"09",X"9E",X"07",X"3E",X"03",X"06",X"34",X"E5",X"B3",X"15",X"11",X"C2",X"40",X"09", + X"8E",X"37",X"3E",X"01",X"06",X"13",X"E5",X"85",X"15",X"11",X"61",X"41",X"09",X"B9",X"37",X"3E", + X"24",X"06",X"25",X"E5",X"85",X"15",X"3A",X"C9",X"64",X"FE",X"01",X"08",X"27",X"11",X"31",X"41", + X"09",X"55",X"08",X"3E",X"01",X"06",X"27",X"E5",X"85",X"15",X"30",X"08",X"FE",X"02",X"08",X"27", + X"11",X"31",X"41",X"09",X"4C",X"08",X"3E",X"01",X"06",X"27",X"E5",X"85",X"15",X"30",X"25",X"11", + X"31",X"41",X"09",X"5B",X"08",X"3E",X"01",X"06",X"27",X"E5",X"85",X"15",X"11",X"B4",X"40",X"09", + X"82",X"08",X"3E",X"01",X"06",X"31",X"E5",X"85",X"15",X"3A",X"EB",X"64",X"FE",X"00",X"08",X"27", + X"11",X"7C",X"41",X"09",X"B3",X"08",X"3E",X"01",X"06",X"06",X"E5",X"85",X"15",X"30",X"1B",X"FE", + X"01",X"08",X"27",X"11",X"7C",X"41",X"09",X"89",X"08",X"3E",X"01",X"06",X"06",X"E5",X"85",X"15", + X"30",X"08",X"FE",X"02",X"08",X"27",X"11",X"7C",X"41",X"09",X"8F",X"08",X"3E",X"01",X"06",X"05", + X"E5",X"85",X"15",X"30",X"25",X"11",X"7C",X"41",X"09",X"AC",X"08",X"3E",X"01",X"06",X"05",X"E5", + X"85",X"15",X"3E",X"31",X"1A",X"4E",X"41",X"3E",X"07",X"1A",X"4E",X"45",X"3E",X"7C",X"1A",X"AA", + X"64",X"3E",X"3B",X"1A",X"AB",X"64",X"3E",X"44",X"1A",X"AC",X"64",X"3E",X"07",X"1A",X"AD",X"64", + X"3E",X"04",X"E5",X"FF",X"14",X"AF",X"1A",X"AA",X"64",X"09",X"F3",X"64",X"E3",X"6E",X"08",X"40", + X"E5",X"8A",X"0A",X"E5",X"96",X"0A",X"E5",X"AA",X"0A",X"E5",X"B2",X"0A",X"E5",X"AE",X"0A",X"AF", + X"1A",X"75",X"65",X"1A",X"78",X"65",X"1A",X"93",X"65",X"1A",X"AE",X"65",X"1A",X"E1",X"65",X"1A", + X"CC",X"65",X"1A",X"FF",X"65",X"E5",X"C5",X"15",X"1A",X"C0",X"50",X"09",X"F3",X"64",X"E3",X"6E", + X"08",X"26",X"09",X"F4",X"64",X"E3",X"66",X"08",X"02",X"30",X"E6",X"E3",X"A6",X"C3",X"88",X"07", + X"E5",X"BA",X"15",X"09",X"F3",X"64",X"E3",X"CE",X"E3",X"AE",X"09",X"F4",X"64",X"E3",X"A6",X"E3", + X"96",X"E3",X"B6",X"09",X"F5",X"64",X"E3",X"96",X"09",X"F4",X"64",X"E3",X"C6",X"09",X"52",X"64", + X"11",X"53",X"64",X"01",X"67",X"00",X"1E",X"FF",X"ED",X"98",X"3E",X"FF",X"1A",X"01",X"50",X"09", + X"F5",X"64",X"E3",X"56",X"08",X"27",X"3A",X"41",X"65",X"3C",X"1A",X"41",X"65",X"FE",X"14",X"08", + X"04",X"E3",X"D6",X"E3",X"F6",X"00",X"1A",X"C0",X"50",X"3E",X"40",X"E5",X"AD",X"14",X"3E",X"03", + X"E5",X"BD",X"14",X"3A",X"C9",X"64",X"FE",X"00",X"E2",X"B3",X"22",X"3A",X"C8",X"64",X"FE",X"02", + X"18",X"64",X"11",X"58",X"41",X"09",X"AD",X"35",X"3E",X"01",X"06",X"23",X"E5",X"85",X"15",X"3A", + X"40",X"50",X"E3",X"6F",X"08",X"5C",X"3A",X"C9",X"64",X"FE",X"00",X"28",X"15",X"3A",X"C8",X"64", + X"FE",X"02",X"38",X"4E",X"D6",X"02",X"1A",X"C8",X"64",X"3A",X"CB",X"64",X"D6",X"01",X"0F",X"1A", + X"CB",X"64",X"09",X"F4",X"64",X"E3",X"CE",X"3A",X"E8",X"64",X"1A",X"EC",X"64",X"E5",X"13",X"00", + X"3A",X"C9",X"64",X"FE",X"00",X"E2",X"DE",X"22",X"E5",X"E5",X"14",X"C3",X"DE",X"22",X"FE",X"04", + X"18",X"29",X"11",X"26",X"41",X"09",X"B8",X"35",X"3E",X"01",X"06",X"11",X"E5",X"85",X"15",X"11", + X"10",X"42",X"09",X"E1",X"35",X"3E",X"01",X"06",X"02",X"E5",X"85",X"15",X"11",X"5A",X"41",X"09", + X"AD",X"35",X"3E",X"01",X"06",X"23",X"E5",X"85",X"15",X"30",X"94",X"11",X"90",X"40",X"09",X"E3", + X"35",X"3E",X"01",X"06",X"31",X"E5",X"85",X"15",X"30",X"85",X"3A",X"40",X"50",X"E3",X"5F",X"08", + X"1B",X"3A",X"C9",X"64",X"FE",X"00",X"28",X"15",X"3A",X"C8",X"64",X"FE",X"04",X"38",X"0D",X"D6", + X"04",X"1A",X"C8",X"64",X"3A",X"CB",X"64",X"D6",X"02",X"0F",X"1A",X"CB",X"64",X"09",X"F4",X"64", + X"E3",X"8E",X"3A",X"E8",X"64",X"1A",X"EC",X"64",X"1A",X"ED",X"64",X"E5",X"13",X"00",X"E5",X"0C", + X"00",X"C3",X"48",X"22",X"1A",X"C0",X"50",X"09",X"F3",X"64",X"E3",X"5E",X"08",X"03",X"C3",X"2F", + X"22",X"E3",X"9E",X"C3",X"06",X"22",X"AF",X"09",X"EE",X"64",X"11",X"EF",X"64",X"01",X"05",X"00", + X"5F",X"ED",X"98",X"1A",X"DD",X"64",X"1A",X"DE",X"64",X"3E",X"40",X"09",X"CC",X"43",X"11",X"CD", + X"43",X"01",X"05",X"00",X"5F",X"ED",X"98",X"09",X"DE",X"43",X"11",X"DF",X"43",X"01",X"05",X"00", + X"5F",X"ED",X"98",X"AF",X"1A",X"CC",X"43",X"1A",X"DE",X"43",X"E5",X"8E",X"0A",X"E5",X"C6",X"0A", + X"09",X"F5",X"64",X"E3",X"E6",X"09",X"F4",X"64",X"E3",X"4E",X"28",X"02",X"30",X"32",X"3E",X"00", + X"1A",X"03",X"50",X"E5",X"DC",X"14",X"11",X"50",X"41",X"09",X"CC",X"35",X"3E",X"01",X"06",X"25", + X"E5",X"85",X"15",X"3E",X"03",X"E5",X"FF",X"14",X"09",X"F4",X"64",X"E3",X"EE",X"3A",X"EC",X"64", + X"3D",X"1A",X"EC",X"64",X"3E",X"40",X"09",X"16",X"40",X"11",X"17",X"40",X"01",X"20",X"00",X"5F", + X"ED",X"98",X"E5",X"13",X"00",X"E5",X"BA",X"0A",X"C3",X"DE",X"23",X"09",X"F4",X"64",X"E3",X"4E", + X"08",X"D6",X"E3",X"6E",X"28",X"B8",X"3A",X"F4",X"64",X"E3",X"7F",X"08",X"1F",X"E5",X"DC",X"14", + X"11",X"50",X"41",X"09",X"D9",X"35",X"3E",X"01",X"06",X"25",X"E5",X"85",X"15",X"3E",X"03",X"E5", + X"FF",X"14",X"09",X"F4",X"64",X"E3",X"AE",X"3A",X"ED",X"64",X"3D",X"1A",X"ED",X"64",X"3E",X"40", + X"09",X"02",X"40",X"11",X"03",X"40",X"01",X"20",X"00",X"5F",X"ED",X"98",X"E5",X"0C",X"00",X"E5", + X"C2",X"0A",X"30",X"1A",X"3E",X"01",X"1A",X"03",X"50",X"30",X"C2",X"E5",X"DC",X"14",X"09",X"F4", + X"64",X"E3",X"4E",X"08",X"A0",X"11",X"10",X"41",X"09",X"FE",X"35",X"3E",X"01",X"06",X"11",X"E5", + X"85",X"15",X"09",X"75",X"65",X"E3",X"C6",X"3E",X"01",X"E5",X"FF",X"14",X"09",X"F4",X"64",X"E3", + X"6E",X"28",X"9C",X"C3",X"75",X"23",X"E5",X"AA",X"0A",X"09",X"F5",X"64",X"E3",X"66",X"28",X"13", + X"E3",X"A6",X"09",X"FF",X"65",X"E3",X"C6",X"1A",X"C0",X"50",X"3A",X"FF",X"65",X"FE",X"00",X"08", + X"DE",X"30",X"05",X"3E",X"02",X"E5",X"FF",X"14",X"09",X"CC",X"65",X"E3",X"C6",X"E5",X"AE",X"0A", + X"E5",X"C5",X"15",X"09",X"F4",X"64",X"E3",X"66",X"28",X"DB",X"E3",X"A6",X"3E",X"01",X"E5",X"FF", + X"14",X"E5",X"BA",X"15",X"09",X"F4",X"64",X"E3",X"56",X"08",X"27",X"E5",X"9A",X"0A",X"E5",X"BA", + X"15",X"09",X"F4",X"64",X"E3",X"76",X"08",X"21",X"30",X"37",X"E3",X"96",X"E5",X"D2",X"0A",X"30", + X"EA",X"E3",X"B6",X"09",X"F5",X"64",X"E3",X"E6",X"09",X"F4",X"64",X"E3",X"6E",X"08",X"05",X"E5", + X"E6",X"0A",X"30",X"92",X"E5",X"E2",X"0A",X"30",X"A5",X"3A",X"DC",X"64",X"FE",X"00",X"08",X"2E", + X"09",X"F4",X"64",X"E3",X"6E",X"08",X"2F",X"3A",X"ED",X"64",X"FE",X"00",X"08",X"66",X"E5",X"DC", + X"14",X"11",X"90",X"41",X"09",X"27",X"36",X"3E",X"01",X"06",X"21",X"E5",X"85",X"15",X"3E",X"02", + X"E5",X"FF",X"14",X"E5",X"B6",X"11",X"09",X"F3",X"64",X"E3",X"DE",X"C3",X"78",X"07",X"D6",X"01", + X"1A",X"DC",X"64",X"C3",X"E3",X"23",X"3A",X"EC",X"64",X"FE",X"00",X"08",X"0D",X"09",X"F4",X"64", + X"E3",X"4E",X"08",X"E2",X"E5",X"DC",X"14",X"11",X"D8",X"40",X"09",X"30",X"36",X"3E",X"01",X"06", + X"14",X"E5",X"85",X"15",X"3E",X"03",X"E5",X"FF",X"14",X"C3",X"86",X"23",X"E5",X"BE",X"0A",X"C3", + X"7B",X"23",X"E5",X"9E",X"0A",X"C3",X"7B",X"23",X"2A",X"D7",X"64",X"EB",X"F5",X"09",X"00",X"00", + X"F5",X"31",X"F5",X"7E",X"01",X"F5",X"86",X"02",X"47",X"CE",X"27",X"F5",X"5F",X"02",X"E3",X"38", + X"E3",X"38",X"E3",X"38",X"E3",X"38",X"F5",X"7E",X"00",X"09",X"06",X"25",X"E3",X"0F",X"E5",X"48", + X"15",X"76",X"0B",X"56",X"EB",X"E9",X"12",X"25",X"12",X"25",X"13",X"25",X"33",X"25",X"0B",X"25", + X"2B",X"25",X"E1",X"F5",X"7E",X"04",X"90",X"F5",X"5F",X"04",X"E1",X"F5",X"7E",X"04",X"80",X"F5", + X"5F",X"04",X"E1",X"F5",X"7E",X"03",X"80",X"F5",X"5F",X"03",X"E1",X"F5",X"7E",X"03",X"90",X"F5", + X"5F",X"03",X"E1",X"2A",X"8C",X"64",X"EB",X"F5",X"09",X"00",X"00",X"F5",X"31",X"EB",X"01",X"00", + X"64",X"1F",X"3F",X"ED",X"42",X"CD",X"F5",X"7E",X"00",X"09",X"56",X"25",X"E3",X"0F",X"E5",X"48", + X"15",X"76",X"0B",X"56",X"EB",X"E9",X"0E",X"26",X"4A",X"25",X"8D",X"25",X"1D",X"26",X"3F",X"26", + X"52",X"26",X"F5",X"7E",X"03",X"1A",X"8A",X"64",X"F5",X"7E",X"04",X"1A",X"8B",X"64",X"E5",X"BC", + X"26",X"F5",X"7E",X"06",X"12",X"3A",X"50",X"64",X"FE",X"00",X"08",X"17",X"3A",X"51",X"64",X"FE", + X"00",X"08",X"17",X"C1",X"09",X"52",X"64",X"21",X"CD",X"D1",X"13",X"01",X"05",X"00",X"1E",X"FF", + X"ED",X"98",X"E1",X"F5",X"7E",X"06",X"13",X"12",X"30",X"E9",X"F5",X"7E",X"06",X"09",X"08",X"00", + X"31",X"EB",X"12",X"30",X"F6",X"E5",X"CC",X"26",X"F5",X"7E",X"03",X"90",X"1A",X"8A",X"64",X"F5", + X"7E",X"04",X"1A",X"8B",X"64",X"E5",X"BC",X"26",X"3A",X"50",X"64",X"FE",X"00",X"28",X"1A",X"3A", + X"50",X"64",X"E3",X"0F",X"F5",X"46",X"05",X"80",X"3D",X"C1",X"FD",X"09",X"52",X"64",X"FD",X"21", + X"FD",X"5B",X"00",X"FD",X"5A",X"01",X"FD",X"5F",X"02",X"3C",X"13",X"FD",X"5B",X"03",X"FD",X"5A", + X"04",X"FD",X"5F",X"05",X"3A",X"8A",X"64",X"F5",X"5F",X"03",X"3A",X"8B",X"64",X"F5",X"5F",X"04", + X"E1",X"3A",X"51",X"64",X"FE",X"00",X"E2",X"73",X"26",X"3A",X"51",X"64",X"E3",X"0F",X"C6",X"27", + X"F5",X"46",X"05",X"80",X"C1",X"FD",X"09",X"52",X"64",X"FD",X"21",X"FD",X"5B",X"00",X"FD",X"5A", + X"01",X"FD",X"5F",X"02",X"3C",X"09",X"08",X"00",X"31",X"EB",X"FD",X"5B",X"03",X"FD",X"5A",X"04", + X"FD",X"5F",X"05",X"C3",X"CC",X"25",X"F5",X"7E",X"03",X"1A",X"8A",X"64",X"F5",X"7E",X"04",X"1A", + X"8B",X"64",X"C3",X"9D",X"25",X"E5",X"CC",X"26",X"F5",X"7E",X"03",X"80",X"C3",X"AC",X"25",X"E5", + X"CC",X"26",X"F5",X"7E",X"04",X"90",X"1A",X"8B",X"64",X"F5",X"7E",X"03",X"1A",X"8A",X"64",X"C3", + X"9D",X"25",X"E5",X"CC",X"26",X"F5",X"7E",X"04",X"80",X"30",X"EB",X"F5",X"7E",X"05",X"C1",X"FD", + X"09",X"52",X"64",X"FD",X"21",X"FD",X"5B",X"00",X"FD",X"5A",X"01",X"FD",X"5F",X"02",X"3A",X"8A", + X"64",X"F5",X"5F",X"03",X"3A",X"8B",X"64",X"F5",X"5F",X"04",X"F5",X"7E",X"00",X"09",X"A7",X"26", + X"E3",X"0F",X"E5",X"48",X"15",X"D5",X"76",X"0B",X"56",X"EB",X"D1",X"F5",X"7E",X"06",X"E9",X"B3", + X"26",X"B3",X"26",X"B4",X"26",X"8F",X"26",X"AA",X"26",X"99",X"26",X"E1",X"13",X"FD",X"5B",X"03", + X"FD",X"5A",X"04",X"FD",X"5F",X"05",X"E1",X"33",X"30",X"DB",X"09",X"08",X"00",X"31",X"EB",X"30", + X"EC",X"EB",X"11",X"08",X"00",X"1F",X"3F",X"ED",X"52",X"EB",X"30",X"C9",X"3A",X"8A",X"64",X"CE", + X"07",X"1A",X"50",X"64",X"3A",X"8B",X"64",X"CE",X"07",X"1A",X"51",X"64",X"3A",X"8A",X"64",X"E3", + X"3F",X"E3",X"3F",X"E3",X"3F",X"57",X"3A",X"8B",X"64",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"77", + X"E5",X"A7",X"14",X"E1",X"F5",X"7E",X"01",X"F5",X"86",X"02",X"47",X"CE",X"27",X"F5",X"5F",X"02", + X"E3",X"38",X"E3",X"38",X"E3",X"38",X"E3",X"38",X"E1",X"D5",X"1F",X"3F",X"09",X"26",X"01",X"16", + X"00",X"ED",X"52",X"7D",X"1F",X"3F",X"09",X"10",X"01",X"D1",X"72",X"16",X"00",X"ED",X"52",X"55", + X"77",X"E1",X"7D",X"EE",X"03",X"6F",X"E1",X"09",X"F4",X"64",X"E3",X"46",X"E0",X"E3",X"6E",X"28", + X"43",X"09",X"EE",X"64",X"7B",X"86",X"0F",X"5F",X"0B",X"7A",X"A6",X"0F",X"5F",X"0B",X"3E",X"00", + X"A6",X"0F",X"5F",X"38",X"02",X"30",X"1A",X"09",X"F4",X"64",X"E3",X"6E",X"28",X"13",X"09",X"DE", + X"43",X"11",X"DF",X"43",X"01",X"05",X"00",X"1E",X"40",X"ED",X"98",X"AF",X"1A",X"DE",X"43",X"30", + X"30",X"09",X"CC",X"43",X"11",X"CD",X"43",X"01",X"05",X"00",X"1E",X"40",X"ED",X"98",X"AF",X"1A", + X"CC",X"43",X"30",X"05",X"09",X"D9",X"64",X"30",X"BB",X"09",X"F4",X"64",X"E3",X"6E",X"28",X"74", + X"09",X"D8",X"64",X"11",X"FB",X"43",X"3A",X"DD",X"64",X"DD",X"E5",X"D7",X"27",X"0B",X"0B",X"0B", + X"EB",X"2A",X"E9",X"64",X"D9",X"FE",X"04",X"D0",X"E3",X"0F",X"E3",X"0F",X"3C",X"3C",X"E5",X"48", + X"15",X"E5",X"73",X"11",X"D0",X"3A",X"DC",X"64",X"3C",X"1A",X"DC",X"64",X"09",X"75",X"65",X"E3", + X"C6",X"09",X"F4",X"64",X"E3",X"6E",X"28",X"12",X"3A",X"DD",X"64",X"3C",X"1A",X"DD",X"64",X"3A", + X"EC",X"64",X"3C",X"1A",X"EC",X"64",X"E5",X"13",X"00",X"E1",X"3A",X"DE",X"64",X"3C",X"1A",X"DE", + X"64",X"3A",X"ED",X"64",X"3C",X"1A",X"ED",X"64",X"E5",X"0C",X"00",X"E1",X"09",X"DB",X"64",X"11", + X"E9",X"43",X"3A",X"DE",X"64",X"30",X"8A",X"3E",X"03",X"DD",X"7E",X"CE",X"D8",X"E3",X"3F",X"E3", + X"3F",X"E3",X"3F",X"E3",X"3F",X"47",X"3A",X"F4",X"64",X"E3",X"5F",X"28",X"0A",X"78",X"12",X"33", + X"7E",X"CE",X"27",X"47",X"3A",X"F4",X"64",X"E3",X"5F",X"1A",X"F4",X"64",X"28",X"08",X"78",X"12", + X"2B",X"33",X"D9",X"3D",X"08",X"D3",X"3A",X"F4",X"64",X"E3",X"9F",X"1A",X"F4",X"64",X"E1",X"78", + X"FE",X"00",X"28",X"F3",X"3A",X"F4",X"64",X"E3",X"DF",X"1A",X"F4",X"64",X"30",X"E7",X"78",X"FE", + X"00",X"28",X"F5",X"3A",X"F4",X"64",X"E3",X"DF",X"1A",X"F4",X"64",X"30",X"D1",X"09",X"F5",X"64", + X"E3",X"76",X"28",X"2C",X"E3",X"B6",X"09",X"40",X"40",X"E5",X"52",X"10",X"FE",X"B3",X"08",X"24", + X"09",X"40",X"44",X"E5",X"52",X"10",X"FE",X"B5",X"08",X"02",X"30",X"14",X"AF",X"1A",X"C9",X"64", + X"30",X"26",X"AF",X"11",X"80",X"03",X"86",X"0B",X"33",X"47",X"7A",X"9B",X"78",X"08",X"DF",X"E1", + X"00",X"3E",X"40",X"E5",X"AD",X"14",X"3E",X"21",X"E5",X"BD",X"14",X"11",X"29",X"45",X"09",X"B7", + X"10",X"3E",X"15",X"06",X"23",X"E5",X"B3",X"15",X"11",X"45",X"41",X"09",X"2C",X"36",X"3E",X"01", + X"06",X"24",X"E5",X"85",X"15",X"09",X"FD",X"09",X"11",X"E2",X"42",X"01",X"FF",X"21",X"ED",X"88", + X"13",X"10",X"FB",X"AF",X"12",X"E5",X"9A",X"15",X"3E",X"01",X"12",X"E5",X"88",X"10",X"E1",X"03", + X"09",X"DF",X"64",X"11",X"6A",X"42",X"E5",X"C8",X"10",X"11",X"6C",X"42",X"E5",X"C8",X"10",X"11", + X"6E",X"42",X"E5",X"C8",X"10",X"11",X"58",X"42",X"E5",X"C8",X"10",X"11",X"5A",X"42",X"E5",X"C8", + X"10",X"11",X"5C",X"42",X"E5",X"C8",X"10",X"11",X"5E",X"42",X"E5",X"C8",X"10",X"11",X"78",X"42", + X"E5",X"C8",X"10",X"11",X"7A",X"42",X"E5",X"C8",X"10",X"11",X"7C",X"42",X"E5",X"C8",X"10",X"E1", + X"06",X"03",X"26",X"27",X"3E",X"09",X"ED",X"88",X"E5",X"79",X"15",X"10",X"DF",X"0B",X"0B",X"3E", + X"40",X"E5",X"79",X"15",X"E5",X"FD",X"10",X"3E",X"04",X"E5",X"48",X"15",X"E1",X"3E",X"03",X"DD", + X"7E",X"CE",X"D8",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"47",X"3A",X"F4",X"64",X"E3", + X"5F",X"28",X"2A",X"78",X"12",X"3E",X"08",X"E5",X"79",X"15",X"7E",X"CE",X"27",X"47",X"3A",X"F4", + X"64",X"E3",X"5F",X"1A",X"F4",X"64",X"28",X"0C",X"78",X"12",X"2B",X"3E",X"08",X"E5",X"79",X"15", + X"D9",X"3D",X"08",X"E3",X"3A",X"F4",X"64",X"E3",X"9F",X"1A",X"F4",X"64",X"E1",X"78",X"FE",X"00", + X"28",X"D3",X"3A",X"F4",X"64",X"E3",X"DF",X"1A",X"F4",X"64",X"30",X"C7",X"78",X"FE",X"00",X"28", + X"F1",X"3A",X"F4",X"64",X"E3",X"DF",X"1A",X"F4",X"64",X"30",X"E5",X"06",X"03",X"32",X"BE",X"38", + X"20",X"08",X"26",X"2B",X"33",X"10",X"DE",X"30",X"06",X"E5",X"5E",X"11",X"1F",X"3F",X"E1",X"1F", + X"E1",X"E5",X"5E",X"11",X"1F",X"E1",X"78",X"FE",X"00",X"E0",X"2B",X"33",X"3D",X"08",X"FB",X"E1", + X"5C",X"45",X"47",X"47",X"67",X"52",X"2C",X"43",X"67",X"50",X"71",X"52",X"61",X"47",X"60",X"54", + X"08",X"19",X"39",X"38",X"1B",X"54",X"45",X"64",X"63",X"67",X"08",X"61",X"66",X"43",X"09",X"F4", + X"64",X"E3",X"EE",X"09",X"EE",X"64",X"11",X"39",X"65",X"01",X"03",X"00",X"ED",X"98",X"E5",X"E0", + X"11",X"09",X"F4",X"64",X"E3",X"4E",X"C0",X"E3",X"AE",X"09",X"D9",X"64",X"11",X"39",X"65",X"01", + X"03",X"00",X"ED",X"98",X"E5",X"E0",X"11",X"E1",X"01",X"00",X"22",X"09",X"1D",X"65",X"11",X"3B", + X"65",X"2B",X"2B",X"2B",X"C5",X"E5",X"73",X"11",X"C1",X"18",X"22",X"3E",X"06",X"81",X"67",X"10", + X"ED",X"2B",X"2B",X"30",X"20",X"79",X"FE",X"00",X"E0",X"0B",X"0B",X"0B",X"0B",X"C5",X"CD",X"06", + X"00",X"09",X"1A",X"65",X"11",X"38",X"65",X"ED",X"B8",X"3E",X"40",X"E5",X"AD",X"14",X"09",X"F4", + X"64",X"E3",X"6E",X"08",X"33",X"11",X"4A",X"41",X"09",X"DC",X"35",X"3E",X"01",X"06",X"22",X"E5", + X"85",X"15",X"09",X"F4",X"64",X"E3",X"7E",X"28",X"31",X"3E",X"01",X"1A",X"03",X"50",X"30",X"12", + X"11",X"4A",X"41",X"09",X"CF",X"35",X"3E",X"01",X"06",X"22",X"E5",X"85",X"15",X"3E",X"00",X"1A", + X"03",X"50",X"11",X"40",X"44",X"09",X"A3",X"14",X"3E",X"23",X"06",X"34",X"E5",X"B3",X"15",X"11", + X"64",X"44",X"09",X"A4",X"14",X"3E",X"03",X"06",X"34",X"E5",X"B3",X"15",X"11",X"51",X"44",X"09", + X"A5",X"14",X"3E",X"10",X"06",X"34",X"E5",X"B3",X"15",X"11",X"50",X"44",X"09",X"A6",X"14",X"3E", + X"02",X"06",X"34",X"E5",X"B3",X"15",X"D1",X"D5",X"3E",X"40",X"D5",X"C9",X"13",X"01",X"03",X"00", + X"5F",X"ED",X"98",X"1E",X"00",X"01",X"02",X"00",X"ED",X"98",X"D1",X"C1",X"D5",X"78",X"09",X"7A", + X"0A",X"E3",X"0F",X"E5",X"48",X"15",X"66",X"0B",X"46",X"C5",X"09",X"80",X"04",X"21",X"26",X"01", + X"06",X"27",X"59",X"3E",X"08",X"E5",X"6F",X"15",X"10",X"F8",X"11",X"C3",X"40",X"09",X"38",X"36", + X"3E",X"01",X"06",X"14",X"E5",X"85",X"15",X"11",X"8D",X"41",X"09",X"64",X"36",X"3E",X"01",X"06", + X"07",X"E5",X"85",X"15",X"11",X"8F",X"40",X"09",X"53",X"36",X"3E",X"01",X"06",X"16",X"E5",X"85", + X"15",X"11",X"A8",X"40",X"09",X"69",X"36",X"3E",X"01",X"06",X"16",X"E5",X"85",X"15",X"11",X"69", + X"42",X"09",X"7F",X"36",X"3E",X"01",X"06",X"20",X"E5",X"85",X"15",X"11",X"64",X"40",X"09",X"87", + X"36",X"3E",X"03",X"06",X"01",X"E5",X"85",X"15",X"11",X"A5",X"40",X"09",X"08",X"0A",X"3E",X"01", + X"06",X"32",X"E5",X"85",X"15",X"3E",X"01",X"11",X"AD",X"47",X"12",X"AF",X"1A",X"3D",X"65",X"1A", + X"3E",X"65",X"09",X"AD",X"47",X"0A",X"3F",X"65",X"11",X"59",X"41",X"09",X"2C",X"36",X"3E",X"01", + X"06",X"24",X"E5",X"85",X"15",X"09",X"FD",X"09",X"11",X"DC",X"42",X"01",X"21",X"00",X"ED",X"98", + X"AF",X"12",X"E5",X"9A",X"15",X"3E",X"01",X"12",X"09",X"DF",X"64",X"11",X"94",X"42",X"E5",X"C8", + X"10",X"11",X"95",X"42",X"E5",X"C8",X"10",X"11",X"96",X"42",X"E5",X"C8",X"10",X"11",X"97",X"42", + X"E5",X"C8",X"10",X"11",X"B0",X"42",X"E5",X"C8",X"10",X"11",X"B1",X"42",X"E5",X"C8",X"10",X"11", + X"B2",X"42",X"E5",X"C8",X"10",X"11",X"B3",X"42",X"E5",X"C8",X"10",X"11",X"B4",X"42",X"E5",X"C8", + X"10",X"11",X"B5",X"42",X"E5",X"C8",X"10",X"3A",X"3C",X"65",X"E3",X"67",X"E2",X"DB",X"13",X"E3", + X"57",X"E2",X"2B",X"14",X"3A",X"3C",X"65",X"E3",X"4F",X"C2",X"6C",X"14",X"3A",X"3D",X"65",X"FE", + X"33",X"28",X"37",X"09",X"06",X"0A",X"E5",X"48",X"15",X"7E",X"C9",X"D1",X"12",X"13",X"5F",X"3E", + X"08",X"E5",X"6F",X"15",X"D5",X"CD",X"3A",X"3E",X"65",X"3C",X"1A",X"3E",X"65",X"FE",X"03",X"C2", + X"7F",X"14",X"09",X"A6",X"0A",X"3A",X"3E",X"65",X"E5",X"48",X"15",X"7E",X"C9",X"D1",X"CD",X"E5", + X"4D",X"15",X"09",X"39",X"65",X"01",X"03",X"00",X"ED",X"98",X"3A",X"3E",X"65",X"FE",X"00",X"28", + X"0D",X"09",X"92",X"0A",X"E5",X"48",X"15",X"7E",X"D1",X"E5",X"79",X"15",X"09",X"3B",X"65",X"E5", + X"FD",X"10",X"09",X"FC",X"64",X"11",X"DA",X"43",X"E5",X"D7",X"27",X"09",X"F5",X"64",X"E3",X"86", + X"3E",X"01",X"E5",X"FF",X"14",X"E1",X"D1",X"3E",X"80",X"E5",X"79",X"15",X"3E",X"08",X"E5",X"79", + X"15",X"30",X"F1",X"3A",X"3D",X"65",X"FE",X"00",X"E2",X"5C",X"13",X"3D",X"1A",X"3D",X"65",X"FE", + X"32",X"28",X"14",X"3E",X"05",X"2A",X"3F",X"65",X"5F",X"3E",X"08",X"E5",X"48",X"15",X"0A",X"3F", + X"65",X"3E",X"01",X"5F",X"C3",X"5C",X"13",X"3D",X"1A",X"3D",X"65",X"3E",X"05",X"2A",X"3F",X"65", + X"2B",X"5F",X"0B",X"5F",X"0B",X"5F",X"2B",X"3E",X"40",X"30",X"C8",X"3A",X"3D",X"65",X"FE",X"33", + X"E2",X"5C",X"13",X"3C",X"1A",X"3D",X"65",X"FE",X"32",X"28",X"14",X"3E",X"05",X"2A",X"3F",X"65", + X"5F",X"3E",X"08",X"E5",X"6F",X"15",X"0A",X"3F",X"65",X"3E",X"01",X"5F",X"C3",X"5C",X"13",X"3C", + X"1A",X"3D",X"65",X"3E",X"05",X"2A",X"3F",X"65",X"5F",X"3E",X"40",X"E5",X"6F",X"15",X"0A",X"3F", + X"65",X"3E",X"01",X"2B",X"5F",X"0B",X"5F",X"0B",X"5F",X"C3",X"5C",X"13",X"3E",X"20",X"E5",X"63", + X"15",X"1A",X"C0",X"50",X"06",X"14",X"E5",X"17",X"15",X"F2",X"8A",X"13",X"C3",X"4F",X"13",X"3A", + X"3C",X"65",X"E3",X"4F",X"1A",X"C0",X"50",X"28",X"DE",X"30",X"CE",X"21",X"05",X"10",X"01",X"D5", + X"AF",X"E3",X"0B",X"17",X"E3",X"0B",X"17",X"E3",X"0B",X"17",X"E3",X"0B",X"17",X"E3",X"0B",X"17", + X"57",X"EB",X"01",X"40",X"40",X"21",X"06",X"00",X"D1",X"62",X"21",X"EB",X"E1",X"09",X"40",X"40", + X"11",X"41",X"40",X"01",X"7F",X"03",X"5F",X"ED",X"98",X"1A",X"C0",X"50",X"E1",X"09",X"40",X"44", + X"11",X"41",X"44",X"01",X"7F",X"03",X"5F",X"ED",X"98",X"1A",X"C0",X"50",X"E1",X"3A",X"C9",X"64", + X"FE",X"00",X"E0",X"3A",X"CB",X"64",X"CE",X"D8",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F", + X"FE",X"00",X"28",X"24",X"1A",X"25",X"40",X"3A",X"CB",X"64",X"CE",X"27",X"1A",X"24",X"40",X"E1", + X"3E",X"40",X"30",X"D8",X"3E",X"21",X"E5",X"BD",X"14",X"3E",X"40",X"E5",X"AD",X"14",X"E1",X"47", + X"AF",X"1A",X"CC",X"64",X"1A",X"CE",X"64",X"3A",X"CE",X"64",X"B8",X"E0",X"09",X"F3",X"64",X"E3", + X"6E",X"C0",X"1A",X"C0",X"50",X"30",X"D8",X"3A",X"F5",X"64",X"E3",X"47",X"28",X"25",X"3A",X"CF", + X"64",X"47",X"3A",X"CE",X"64",X"B8",X"18",X"31",X"1F",X"3F",X"E1",X"78",X"1A",X"CF",X"64",X"3A", + X"F5",X"64",X"E3",X"C7",X"1A",X"F5",X"64",X"AF",X"1A",X"CE",X"64",X"1A",X"CC",X"64",X"1F",X"3F", + X"E1",X"3A",X"F5",X"64",X"E3",X"87",X"1A",X"F5",X"64",X"1F",X"E1",X"47",X"AF",X"1A",X"CD",X"64", + X"3A",X"CD",X"64",X"B8",X"E0",X"09",X"F3",X"64",X"E3",X"6E",X"C0",X"1A",X"C0",X"50",X"30",X"D8", + X"85",X"6F",X"D0",X"0C",X"E1",X"83",X"77",X"D0",X"14",X"E1",X"81",X"67",X"D0",X"04",X"E1",X"D5", + X"16",X"00",X"77",X"1F",X"3F",X"ED",X"52",X"D1",X"E1",X"CD",X"EB",X"16",X"00",X"77",X"1F",X"3F", + X"ED",X"52",X"EB",X"C9",X"E1",X"1A",X"8E",X"64",X"D5",X"3A",X"8E",X"64",X"67",X"ED",X"88",X"79", + X"FE",X"00",X"08",X"F9",X"D1",X"E5",X"9A",X"15",X"10",X"EE",X"E1",X"1A",X"8E",X"64",X"D5",X"3A", + X"8E",X"64",X"67",X"ED",X"88",X"2B",X"79",X"FE",X"00",X"08",X"F8",X"D1",X"E5",X"9A",X"15",X"10", + X"ED",X"E1",X"CD",X"09",X"08",X"00",X"31",X"EB",X"C9",X"E1",X"09",X"8F",X"64",X"06",X"2F",X"1E", + X"00",X"0B",X"10",X"FB",X"E1",X"09",X"F3",X"64",X"E3",X"FE",X"E3",X"7E",X"E0",X"1A",X"C0",X"50", + X"30",X"F8",X"3A",X"00",X"50",X"CE",X"27",X"47",X"3A",X"40",X"50",X"CE",X"D8",X"98",X"1A",X"3C", + X"65",X"E1",X"3A",X"40",X"50",X"47",X"CE",X"27",X"E3",X"78",X"28",X"02",X"E3",X"CF",X"1A",X"3C", + X"65",X"E1",X"F5",X"09",X"42",X"65",X"F5",X"E3",X"00",X"46",X"C4",X"0B",X"17",X"F5",X"E3",X"00", + X"56",X"28",X"10",X"E5",X"2B",X"17",X"FD",X"09",X"51",X"50",X"E5",X"FA",X"16",X"F5",X"7E",X"06", + X"1A",X"45",X"50",X"F5",X"09",X"75",X"65",X"F5",X"E3",X"00",X"46",X"C4",X"0B",X"17",X"F5",X"E3", + X"00",X"56",X"28",X"10",X"E5",X"2B",X"17",X"FD",X"09",X"51",X"50",X"E5",X"FA",X"16",X"F5",X"7E", + X"06",X"1A",X"45",X"50",X"F5",X"09",X"78",X"65",X"F5",X"E3",X"00",X"46",X"C4",X"0B",X"17",X"F5", + X"E3",X"00",X"56",X"28",X"10",X"E5",X"2B",X"17",X"FD",X"09",X"51",X"50",X"E5",X"FA",X"16",X"F5", + X"7E",X"06",X"1A",X"45",X"50",X"F5",X"09",X"93",X"65",X"F5",X"E3",X"00",X"46",X"C4",X"0B",X"17", + X"F5",X"E3",X"00",X"56",X"28",X"10",X"E5",X"2B",X"17",X"FD",X"09",X"56",X"50",X"E5",X"FA",X"16", + X"F5",X"7E",X"06",X"1A",X"62",X"50",X"F5",X"09",X"AE",X"65",X"F5",X"E3",X"00",X"46",X"C4",X"0B", + X"17",X"F5",X"E3",X"00",X"56",X"28",X"10",X"E5",X"2B",X"17",X"FD",X"09",X"56",X"50",X"E5",X"FA", + X"16",X"F5",X"7E",X"06",X"1A",X"62",X"50",X"F5",X"09",X"E1",X"65",X"F5",X"E3",X"00",X"46",X"C4", + X"0B",X"17",X"F5",X"E3",X"00",X"56",X"28",X"10",X"E5",X"2B",X"17",X"FD",X"09",X"56",X"50",X"E5", + X"FA",X"16",X"F5",X"7E",X"06",X"1A",X"62",X"50",X"F5",X"09",X"CC",X"65",X"F5",X"E3",X"00",X"46", + X"C4",X"0B",X"17",X"F5",X"E3",X"00",X"56",X"28",X"10",X"E5",X"2B",X"17",X"FD",X"09",X"73",X"50", + X"E5",X"FA",X"16",X"F5",X"7E",X"06",X"1A",X"67",X"50",X"F5",X"09",X"FF",X"65",X"F5",X"E3",X"00", + X"46",X"C4",X"0B",X"17",X"F5",X"E3",X"00",X"56",X"E0",X"E5",X"2B",X"17",X"FD",X"09",X"73",X"50", + X"E5",X"FA",X"16",X"F5",X"7E",X"06",X"1A",X"67",X"50",X"E1",X"F5",X"7E",X"03",X"FD",X"5F",X"00", + X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"FD",X"5F",X"01",X"F5",X"7E",X"04",X"FD",X"5F", + X"02",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"E3",X"3F",X"FD",X"5F",X"03",X"F5",X"7E",X"05",X"FD", + X"5F",X"04",X"E1",X"E5",X"FF",X"17",X"F5",X"E3",X"00",X"D6",X"E1",X"F5",X"E3",X"00",X"66",X"C2", + X"FF",X"17",X"F5",X"6E",X"01",X"F5",X"4E",X"02",X"7E",X"E3",X"0F",X"11",X"61",X"17",X"E5",X"4D", + X"15",X"0B",X"CD",X"32",X"6F",X"13",X"32",X"4F",X"E9",X"4B",X"17",X"4F",X"17",X"5D",X"17",X"7E", + X"17",X"94",X"17",X"89",X"17",X"BB",X"17",X"D4",X"17",X"DE",X"17",X"FE",X"17",X"35",X"30",X"29", + X"30",X"1D",X"30",X"C9",X"C3",X"38",X"17",X"C9",X"7E",X"F5",X"5F",X"03",X"0B",X"7E",X"0B",X"F5", + X"5F",X"04",X"C3",X"38",X"17",X"C9",X"7E",X"F5",X"5F",X"05",X"0B",X"C3",X"38",X"17",X"C9",X"7E", + X"F5",X"46",X"03",X"80",X"F5",X"5F",X"03",X"0B",X"7E",X"0B",X"F5",X"46",X"04",X"A0",X"F5",X"5F", + X"04",X"C3",X"38",X"17",X"C9",X"7E",X"F5",X"46",X"05",X"80",X"F5",X"5F",X"05",X"0B",X"C3",X"38", + X"17",X"C9",X"7E",X"F5",X"BE",X"07",X"28",X"23",X"F5",X"1C",X"07",X"2B",X"F5",X"5D",X"01",X"F5", + X"5C",X"02",X"E1",X"F5",X"1E",X"07",X"00",X"0B",X"C3",X"38",X"17",X"F5",X"6E",X"20",X"F5",X"4E", + X"21",X"D1",X"D5",X"2B",X"5A",X"2B",X"5B",X"2B",X"1E",X"00",X"F5",X"5D",X"20",X"F5",X"5C",X"21", + X"C9",X"C3",X"38",X"17",X"D1",X"32",X"F5",X"6E",X"20",X"F5",X"4E",X"21",X"BE",X"28",X"21",X"1C", + X"0B",X"76",X"0B",X"56",X"EB",X"C3",X"38",X"17",X"0B",X"0B",X"0B",X"F5",X"5D",X"20",X"F5",X"5C", + X"21",X"13",X"EB",X"C3",X"38",X"17",X"C9",X"76",X"0B",X"56",X"EB",X"C3",X"38",X"17",X"C9",X"F5", + X"CD",X"F5",X"CD",X"C9",X"D1",X"13",X"1E",X"00",X"01",X"30",X"00",X"ED",X"98",X"32",X"F5",X"5F", + X"01",X"13",X"32",X"F5",X"5F",X"02",X"F5",X"5D",X"20",X"F5",X"5C",X"21",X"E1",X"C9",X"F5",X"5D", + X"01",X"F5",X"5C",X"02",X"F5",X"1E",X"00",X"00",X"E1",X"C9",X"76",X"0B",X"56",X"EB",X"1E",X"06", + X"13",X"EB",X"C3",X"38",X"17",X"C9",X"7E",X"F5",X"5F",X"06",X"0B",X"C3",X"38",X"17",X"23",X"75", + X"65",X"23",X"78",X"65",X"24",X"02",X"01",X"43",X"00",X"02",X"20",X"05",X"04",X"01",X"54",X"00", + X"05",X"04",X"01",X"1A",X"00",X"05",X"04",X"01",X"85",X"00",X"05",X"04",X"01",X"8F",X"00",X"05", + X"04",X"01",X"4C",X"00",X"05",X"04",X"01",X"23",X"01",X"05",X"04",X"21",X"00",X"E2",X"7B",X"30", + X"23",X"42",X"65",X"23",X"78",X"65",X"01",X"D8",X"00",X"24",X"02",X"06",X"02",X"20",X"05",X"03", + X"02",X"00",X"05",X"03",X"07",X"20",X"21",X"E5",X"0B",X"14",X"E5",X"DD",X"23",X"44",X"65",X"E5", + X"94",X"15",X"26",X"29",X"E5",X"0B",X"14",X"C3",X"F2",X"30",X"E5",X"E6",X"23",X"CE",X"40",X"FE", + X"00",X"C2",X"23",X"42",X"65",X"23",X"75",X"65",X"24",X"02",X"02",X"22",X"06",X"01",X"80",X"00", + X"06",X"03",X"18",X"00",X"05",X"01",X"07",X"20",X"04",X"FE",X"07",X"04",X"21",X"07",X"01",X"56", + X"13",X"E5",X"99",X"15",X"C3",X"F2",X"30",X"26",X"28",X"E5",X"0B",X"14",X"E5",X"DD",X"23",X"0B", + X"44",X"65",X"E5",X"94",X"23",X"AE",X"65",X"06",X"24",X"04",X"06",X"01",X"90",X"00",X"06",X"03", + X"20",X"00",X"04",X"05",X"05",X"02",X"07",X"02",X"02",X"00",X"07",X"02",X"24",X"03",X"02",X"06", + X"06",X"03",X"20",X"00",X"04",X"05",X"05",X"02",X"07",X"02",X"05",X"07",X"02",X"00",X"07",X"02", + X"21",X"36",X"9D",X"E2",X"21",X"31",X"23",X"93",X"65",X"24",X"06",X"01",X"80",X"00",X"02",X"27", + X"06",X"03",X"08",X"00",X"05",X"02",X"07",X"20",X"21",X"4B",X"31",X"2A",X"25",X"00",X"EB",X"2A", + X"A4",X"20",X"31",X"0A",X"BA",X"23",X"2A",X"BA",X"23",X"76",X"0B",X"56",X"EB",X"0A",X"A4",X"20", + X"E5",X"D6",X"23",X"D6",X"01",X"C6",X"FF",X"B7",X"23",X"93",X"65",X"23",X"AE",X"65",X"23",X"CC", + X"65",X"24",X"02",X"02",X"27",X"06",X"01",X"00",X"01",X"06",X"03",X"30",X"00",X"05",X"01",X"07", + X"24",X"05",X"02",X"04",X"FF",X"07",X"26",X"21",X"29",X"21",X"66",X"0B",X"46",X"E5",X"DB",X"14", + X"C3",X"27",X"31",X"2A",X"4A",X"07",X"0A",X"91",X"20",X"3E",X"24",X"02",X"01",X"00",X"D8",X"02", + X"07",X"06",X"03",X"68",X"00",X"05",X"01",X"07",X"20",X"03",X"00",X"07",X"20",X"59",X"31",X"23", + X"2A",X"BA",X"23",X"76",X"0B",X"56",X"EB",X"0A",X"91",X"20",X"E5",X"D6",X"23",X"6F",X"0E",X"00", + X"0A",X"A6",X"20",X"2A",X"A6",X"20",X"01",X"48",X"05",X"29",X"21",X"66",X"23",X"CC",X"65",X"24", + X"02",X"01",X"95",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"04",X"01",X"C7",X"00", + X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"04",X"01",X"C7",X"00",X"02",X"26",X"06",X"04", + X"FE",X"05",X"02",X"07",X"04",X"01",X"FA",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07", + X"02",X"01",X"C7",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"02",X"01",X"FA",X"00", + X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"02",X"01",X"2A",X"01",X"02",X"26",X"06",X"04", + X"FE",X"05",X"02",X"07",X"06",X"01",X"FA",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07", + X"04",X"01",X"C7",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"04",X"01",X"95",X"00", + X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"02",X"01",X"95",X"00",X"02",X"26",X"06",X"04", + X"FE",X"05",X"02",X"07",X"02",X"01",X"C7",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07", + X"04",X"01",X"C7",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"04",X"01",X"FA",X"00", + X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"02",X"01",X"C7",X"00",X"02",X"26",X"06",X"04", + X"FE",X"05",X"02",X"07",X"02",X"01",X"FA",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07", + X"04",X"01",X"C8",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"20",X"05",X"20",X"01", + X"95",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"02",X"01",X"95",X"00",X"02",X"26", + X"06",X"04",X"FE",X"05",X"02",X"07",X"02",X"01",X"C7",X"00",X"02",X"26",X"06",X"04",X"FE",X"05", + X"02",X"07",X"04",X"01",X"C7",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"04",X"01", + X"FA",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"02",X"01",X"C7",X"00",X"02",X"26", + X"06",X"04",X"FE",X"05",X"02",X"07",X"02",X"01",X"FA",X"00",X"02",X"26",X"06",X"04",X"FE",X"05", + X"02",X"07",X"02",X"01",X"2A",X"01",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"06",X"01", + X"FA",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"04",X"01",X"C7",X"00",X"02",X"26", + X"06",X"04",X"FE",X"05",X"02",X"07",X"04",X"01",X"95",X"00",X"02",X"26",X"06",X"04",X"FE",X"05", + X"02",X"07",X"02",X"01",X"95",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"02",X"01", + X"95",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"04",X"01",X"95",X"00",X"02",X"26", + X"06",X"04",X"FE",X"05",X"02",X"07",X"04",X"01",X"95",X"00",X"02",X"26",X"06",X"04",X"FE",X"05", + X"02",X"07",X"04",X"01",X"8F",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"02",X"01", + X"BC",X"00",X"02",X"26",X"06",X"04",X"FE",X"05",X"02",X"07",X"02",X"01",X"C7",X"00",X"02",X"26", + X"06",X"04",X"FE",X"05",X"02",X"07",X"06",X"21",X"67",X"33",X"09",X"B5",X"07",X"1E",X"00",X"3A", + X"41",X"04",X"FE",X"1A",X"F2",X"75",X"33",X"E5",X"16",X"27",X"C3",X"4E",X"33",X"E5",X"F6",X"15", + X"E5",X"F6",X"15",X"E5",X"F6",X"15",X"01",X"4E",X"07",X"E5",X"03",X"27",X"01",X"4E",X"07",X"E5", + X"23",X"21",X"3E",X"00",X"11",X"23",X"00",X"E5",X"18",X"36",X"9D",X"C2",X"90",X"33",X"E5",X"F6", + X"15",X"01",X"D6",X"07",X"E5",X"03",X"27",X"01",X"D6",X"07",X"E5",X"23",X"21",X"C3",X"CB",X"33", + X"E5",X"F6",X"15",X"2A",X"23",X"00",X"44",X"65",X"11",X"A9",X"07",X"E5",X"FF",X"25",X"3E",X"01", + X"11",X"23",X"00",X"E5",X"18",X"36",X"9D",X"C2",X"AF",X"33",X"09",X"9C",X"07",X"1E",X"08",X"3E", + X"00",X"11",X"D4",X"04",X"E5",X"18",X"36",X"9D",X"E2",X"C6",X"33",X"2A",X"D4",X"04",X"44",X"65", + X"11",X"BE",X"07",X"E5",X"FF",X"25",X"3E",X"01",X"11",X"D4",X"04",X"E5",X"18",X"36",X"9D",X"C2", + X"D7",X"33",X"09",X"D4",X"07",X"1E",X"08",X"01",X"A9",X"07",X"E5",X"03",X"27",X"01",X"A9",X"07", + X"E5",X"23",X"21",X"E1",X"09",X"94",X"20",X"58",X"2B",X"59",X"3E",X"FF",X"37",X"D2",X"7E",X"34", + X"2A",X"93",X"20",X"3E",X"00",X"E5",X"3B",X"36",X"9D",X"C2",X"17",X"34",X"01",X"25",X"00",X"11", + X"BA",X"23",X"E5",X"0B",X"36",X"CD",X"2A",X"93",X"20",X"C1",X"59",X"0B",X"58",X"2A",X"BA",X"23", + X"3E",X"00",X"5F",X"0B",X"1E",X"00",X"E1",X"2A",X"93",X"20",X"11",X"25",X"00",X"E5",X"AC",X"35", + X"2B",X"CD",X"E5",X"D8",X"23",X"44",X"65",X"36",X"00",X"E5",X"CE",X"22",X"67",X"06",X"00",X"09", + X"5D",X"34",X"21",X"21",X"76",X"0B",X"56",X"EB",X"E9",X"2A",X"93",X"20",X"11",X"25",X"00",X"E5", + X"AC",X"35",X"0A",X"93",X"20",X"C3",X"7B",X"34",X"01",X"5F",X"13",X"E5",X"23",X"21",X"C3",X"7B", + X"34",X"2A",X"93",X"20",X"CD",X"2A",X"BA",X"23",X"CB",X"66",X"0B",X"46",X"C9",X"59",X"0B",X"58", + X"01",X"25",X"00",X"11",X"BA",X"23",X"E5",X"0B",X"36",X"CD",X"2A",X"93",X"20",X"C1",X"59",X"0B", + X"58",X"E1",X"C3",X"7B",X"34",X"39",X"34",X"60",X"34",X"51",X"34",X"C3",X"EA",X"33",X"E1",X"2A", + X"25",X"00",X"0B",X"0B",X"76",X"0B",X"56",X"EB",X"0A",X"76",X"05",X"09",X"95",X"20",X"1E",X"00", + X"3E",X"27",X"09",X"95",X"20",X"BE",X"F2",X"FE",X"34",X"2A",X"95",X"20",X"0E",X"00",X"01",X"02", + X"00",X"29",X"21",X"EB",X"2A",X"25",X"00",X"31",X"11",X"25",X"00",X"E5",X"AC",X"35",X"0A",X"BA", + X"23",X"09",X"01",X"00",X"0A",X"96",X"20",X"2A",X"BA",X"23",X"3E",X"00",X"E5",X"3B",X"36",X"9D", + X"E2",X"F1",X"34",X"2A",X"BA",X"23",X"11",X"25",X"00",X"E5",X"AC",X"35",X"0A",X"BA",X"23",X"2A", + X"96",X"20",X"0B",X"0A",X"96",X"20",X"C3",X"9F",X"34",X"2A",X"95",X"20",X"0E",X"00",X"01",X"04", + X"00",X"29",X"21",X"EB",X"2A",X"25",X"00",X"31",X"CD",X"2A",X"BA",X"23",X"CB",X"66",X"0B",X"46", + X"C9",X"59",X"0B",X"58",X"3A",X"95",X"20",X"3C",X"1A",X"95",X"20",X"C2",X"90",X"34",X"2A",X"BA", + X"23",X"3E",X"00",X"5F",X"0B",X"1E",X"00",X"3E",X"00",X"11",X"76",X"05",X"E5",X"18",X"36",X"9D", + X"E2",X"A9",X"35",X"2A",X"25",X"00",X"EB",X"2A",X"76",X"05",X"31",X"0A",X"BA",X"23",X"2A",X"BA", + X"23",X"76",X"0B",X"56",X"EB",X"0A",X"76",X"05",X"E5",X"E2",X"23",X"D6",X"05",X"D6",X"01",X"B7", + X"DD",X"E5",X"E2",X"23",X"D6",X"06",X"D6",X"01",X"B7",X"C1",X"60",X"99",X"37",X"D2",X"61",X"35", + X"01",X"48",X"07",X"E5",X"CC",X"33",X"C3",X"8E",X"35",X"E5",X"E2",X"23",X"D6",X"01",X"D6",X"01", + X"B7",X"DD",X"E5",X"E2",X"23",X"D6",X"07",X"D6",X"01",X"B7",X"C1",X"60",X"99",X"37",X"D2",X"B0", + X"35",X"E5",X"D2",X"23",X"CE",X"03",X"FE",X"03",X"C2",X"5C",X"35",X"01",X"4A",X"07",X"E5",X"CC", + X"33",X"C3",X"95",X"35",X"E5",X"D2",X"23",X"CE",X"80",X"FE",X"00",X"E2",X"85",X"35",X"2A",X"D4", + X"04",X"0B",X"0A",X"D4",X"1A",X"40",X"52",X"45",X"71",X"41",X"64",X"50",X"40",X"45",X"52",X"67", + X"43",X"53",X"50",X"67",X"54",X"40",X"19",X"40",X"52",X"45",X"71",X"41",X"64",X"50",X"54",X"61", + X"44",X"45",X"52",X"43",X"71",X"41",X"64",X"50",X"45",X"45",X"52",X"46",X"40",X"66",X"61",X"67", + X"43",X"40",X"54",X"52",X"45",X"53",X"66",X"61",X"52",X"45",X"71",X"41",X"64",X"50",X"40",X"45", + X"66",X"67",X"40",X"54",X"43",X"45",X"64",X"45",X"53",X"52",X"67",X"53",X"52",X"45",X"71",X"41", + X"64",X"50",X"40",X"67",X"57",X"54",X"40",X"52",X"67",X"40",X"45",X"66",X"67",X"40",X"54",X"43", + X"45",X"64",X"45",X"53",X"50",X"55",X"40",X"45",X"66",X"67",X"40",X"52",X"45",X"71",X"41",X"64", + X"50",X"50",X"55",X"40",X"67",X"57",X"54",X"40",X"52",X"45",X"71",X"41",X"64",X"50",X"66",X"61", + X"41",X"47",X"41",X"40",X"52",X"45",X"71",X"41",X"64",X"50",X"40",X"45",X"65",X"41",X"53",X"52", + X"45",X"56",X"67",X"40",X"45",X"65",X"41",X"47",X"52",X"45",X"56",X"67",X"40",X"45",X"65",X"41", + X"47",X"40",X"45",X"66",X"67",X"40",X"52",X"45",X"71",X"41",X"64",X"50",X"45",X"65",X"41",X"46", + X"40",X"46",X"67",X"40",X"64",X"64",X"41",X"60",X"45",X"60",X"54",X"40",X"66",X"61",X"40",X"53", + X"61",X"40",X"45",X"52",X"67",X"43",X"53",X"40",X"52",X"55",X"67",X"71",X"66",X"45",X"54",X"40", + X"50",X"67",X"54",X"54",X"43",X"45",X"64",X"45",X"53",X"40",X"67",X"54",X"40",X"63",X"43",X"61", + X"54",X"53",X"71",X"67",X"62",X"40",X"45",X"53",X"55",X"66",X"67",X"54",X"54",X"55",X"42",X"40", + X"45",X"52",X"61",X"46",X"40",X"44",X"66",X"41",X"40",X"52",X"45",X"54",X"54",X"45",X"64",X"54", + X"66",X"61",X"52",X"50",X"40",X"67",X"54",X"45",X"66",X"44",X"65",X"41",X"64",X"53",X"53",X"54", + X"66",X"45",X"53",X"45",X"52",X"50",X"40",X"72",X"45",X"60",X"43",X"66",X"41",X"53",X"67",X"63", + X"64",X"45",X"54",X"40",X"1B",X"38",X"39",X"19",X"2F",X"E0",X"40",X"40",X"40",X"40",X"40",X"40", + X"40",X"C6",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"C7",X"E1",X"40",X"40",X"40",X"40",X"40", + X"40",X"C7",X"C6",X"C6",X"C6",X"C6",X"C6",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40", + X"40",X"E0",X"C6",X"C6",X"C6",X"C6",X"E1",X"40",X"40",X"C6",X"40",X"40",X"40",X"40",X"C6",X"40", + X"40",X"C6",X"40",X"40",X"40",X"40",X"C6",X"40",X"40",X"C7",X"C6",X"C6",X"C6",X"C6",X"E2",X"40", + X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"E0",X"C6",X"C6",X"C6",X"C6",X"C6",X"C6", + X"C6",X"C6",X"40",X"40",X"40",X"C6",X"40",X"40",X"C6",X"C6",X"E1",X"40",X"40",X"C6",X"40",X"C7", + X"E2",X"C7",X"C6",X"C6",X"C6",X"E2",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40", + X"40",X"E0",X"C6",X"C6",X"C6",X"C6",X"C6",X"C6",X"C6",X"C6",X"40",X"40",X"40",X"C6",X"40",X"40", + X"C6",X"C6",X"E1",X"40",X"40",X"C6",X"40",X"C7",X"E2",X"C7",X"C6",X"C6",X"C6",X"E2",X"40",X"40", + X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"E0",X"C6",X"E1",X"40",X"E0",X"E1",X"40", + X"40",X"C6",X"40",X"C6",X"40",X"40",X"C6",X"40",X"40",X"C6",X"40",X"C6",X"40",X"40",X"C6",X"40", + X"40",X"C7",X"C6",X"C6",X"C6",X"C6",X"E2",X"40",X"40",X"E1",X"40",X"40",X"40",X"40",X"C6",X"40", + X"40",X"40",X"40",X"C6",X"40",X"E1",X"40",X"40",X"C6",X"40",X"C6",X"40",X"40",X"C7",X"40",X"C6", + X"40",X"E1",X"40",X"40",X"C6",X"40",X"C6",X"40",X"40",X"C7",X"40",X"C6",X"40",X"40",X"40",X"40", + X"C6",X"40",X"40",X"40",X"40",X"C7",X"E3",X"E4",X"E5",X"E6",X"E7",X"D0",X"D1",X"D2",X"D3",X"D4", + X"D5",X"D6",X"D7",X"F0",X"F1",X"F2",X"45",X"64",X"42",X"41",X"54",X"40",X"45",X"43",X"66",X"41", + X"56",X"44",X"41",X"40",X"45",X"52",X"67",X"43",X"53",X"18",X"18",X"18",X"18",X"18",X"18",X"18", + X"18",X"18",X"18",X"18",X"18",X"18",X"1D",X"18",X"1D",X"18",X"1D",X"18",X"1D",X"18",X"1D",X"18", + X"1D",X"18",X"1A",X"1D",X"1F",X"18",X"1A",X"1D",X"1F",X"18",X"1A",X"1D",X"1F",X"19",X"19",X"19", + X"19",X"1A",X"1A",X"1A",X"1A",X"1B",X"1B",X"1B",X"1B",X"40",X"40",X"40",X"40",X"40",X"40",X"40", + X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40", + X"40",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18", + X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"19",X"1A",X"1B",X"1C",X"1D",X"1E",X"1F", + X"38",X"39",X"18",X"19",X"1A",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"19",X"19", + X"19",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"19",X"1A",X"1B", + X"1C",X"1D",X"1E",X"1F",X"38",X"39",X"18",X"19",X"1A",X"40",X"40",X"40",X"40",X"40",X"40",X"40", + X"40",X"40",X"19",X"19",X"19",X"40",X"71",X"41",X"64",X"50",X"40",X"19",X"40",X"53",X"66",X"61", + X"67",X"43",X"40",X"1A",X"53",X"71",X"41",X"64",X"50",X"40",X"1A",X"40",X"40",X"66",X"61",X"67", + X"43",X"40",X"19",X"40",X"71",X"41",X"64",X"50",X"40",X"19",X"40",X"40",X"66",X"61",X"67",X"43", + X"40",X"19",X"53",X"54",X"66",X"61",X"67",X"50",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40", + X"71",X"52",X"45",X"56",X"45",X"40",X"53",X"55",X"66",X"67",X"42",X"18",X"18",X"18",X"1D",X"1A", + X"19",X"18",X"18",X"18",X"18",X"18",X"19",X"18",X"18",X"18",X"1D",X"1F",X"18",X"18",X"18",X"18", + X"1D",X"53",X"43",X"61",X"54",X"53",X"67",X"66",X"47",X"41",X"61",X"44",X"66",X"67",X"61",X"54", + X"61",X"44",X"66",X"67",X"43",X"40",X"40",X"66",X"67",X"61",X"54",X"41",X"43",X"67",X"64",X"40", + X"40",X"65",X"67",X"52",X"44",X"67",X"67",X"47",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"44", + X"1F",X"40",X"40",X"40",X"40",X"40",X"40",X"19",X"44",X"67",X"67",X"47",X"40",X"40",X"40",X"40", + X"40",X"40",X"40",X"46",X"1F",X"40",X"40",X"40",X"40",X"40",X"40",X"1A",X"44",X"67",X"67",X"47", + X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"60",X"1F",X"40",X"40",X"40",X"40",X"40",X"40",X"1B", + X"44",X"67",X"67",X"47",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"62",X"1F",X"40",X"40",X"40", + X"40",X"40",X"40",X"1C",X"44",X"67",X"67",X"47",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"60", + X"1C",X"40",X"40",X"40",X"40",X"40",X"40",X"19",X"44",X"67",X"67",X"47",X"40",X"40",X"40",X"40", + X"40",X"40",X"40",X"64",X"1C",X"40",X"40",X"40",X"40",X"40",X"40",X"1A",X"44",X"67",X"67",X"47", + X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"62",X"1C",X"40",X"40",X"40",X"40",X"40",X"40",X"1B", + X"44",X"67",X"67",X"47",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"65",X"1C",X"40",X"40",X"40", + X"40",X"40",X"40",X"1C",X"44",X"67",X"67",X"47",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"63", + X"1C",X"40",X"40",X"40",X"40",X"40",X"40",X"1D",X"44",X"67",X"67",X"47",X"40",X"40",X"40",X"40", + X"40",X"40",X"40",X"66",X"1C",X"40",X"40",X"40",X"40",X"40",X"40",X"1E",X"44",X"41",X"42",X"40", + X"66",X"67",X"61",X"54",X"61",X"44",X"66",X"67",X"43",X"40",X"40",X"66",X"67",X"61",X"54",X"41", + X"43",X"67",X"64",X"40",X"40",X"65",X"41",X"52",X"00",X"50",X"12",X"00",X"00",X"00",X"0D",X"00", + X"00",X"50",X"1F",X"00",X"00",X"00",X"50",X"00",X"00",X"00",X"10",X"00",X"00",X"00",X"08",X"00", + X"00",X"00",X"18",X"00",X"00",X"00",X"40",X"00",X"00",X"50",X"07",X"00",X"00",X"00",X"15",X"00", + X"00",X"50",X"0A",X"00",X"00",X"00",X"18",X"00",X"00",X"00",X"05",X"00",X"00",X"00",X"10",X"00", + X"00",X"00",X"15",X"00",X"00",X"00",X"08",X"00",X"05",X"04",X"03",X"02",X"00",X"01",X"02",X"03", + X"04",X"05",X"06",X"07",X"20",X"21",X"41",X"42",X"43",X"44",X"45",X"46",X"47",X"60",X"61",X"62", + X"63",X"64",X"65",X"66",X"67",X"50",X"51",X"52",X"53",X"54",X"55",X"56",X"57",X"70",X"71",X"72", + X"72",X"71",X"70",X"57",X"56",X"55",X"54",X"53",X"52",X"51",X"50",X"67",X"66",X"65",X"64",X"63", + X"62",X"61",X"60",X"47",X"46",X"45",X"44",X"43",X"42",X"41",X"00",X"01",X"04",X"02",X"64",X"52", + X"53",X"40",X"4D",X"02",X"65",X"43",X"53",X"80",X"11",X"02",X"62",X"65",X"53",X"08",X"4B",X"01", + X"42",X"67",X"40",X"80",X"31",X"01",X"62",X"53",X"40",X"18",X"96",X"00",X"62",X"46",X"53",X"48", + X"82",X"00",X"46",X"53",X"65",X"50",X"5F",X"00",X"43",X"53",X"65",X"10",X"5C",X"00",X"43",X"44", + X"40",X"58",X"68",X"00",X"60",X"44",X"43",X"90",X"52",X"00",X"94",X"42",X"95",X"42",X"96",X"42", + X"97",X"42",X"B0",X"42",X"B1",X"42",X"B2",X"42",X"B3",X"42",X"B4",X"42",X"B5",X"42",X"03",X"02", + X"01",X"00",X"00",X"80",X"48",X"40",X"E5",X"F0",X"0A",X"E1",X"E5",X"F7",X"0A",X"E1",X"E5",X"5C", + X"0B",X"E1",X"E5",X"5D",X"0B",X"E1",X"E5",X"81",X"0B",X"E1",X"E5",X"F3",X"0B",X"E1",X"E5",X"F1", + X"2C",X"E1",X"E5",X"65",X"3D",X"E1",X"E5",X"66",X"3D",X"E1",X"E5",X"67",X"3D",X"E1",X"E5",X"4A", + X"3D",X"E1",X"E5",X"4B",X"3D",X"E1",X"E5",X"5E",X"3D",X"E1",X"E5",X"5F",X"3D",X"E1",X"E5",X"89", + X"3D",X"E1",X"E5",X"E3",X"3D",X"E1",X"00",X"FF",X"09",X"2B",X"0B",X"0A",X"50",X"67",X"E1",X"3E", + X"10",X"1A",X"D0",X"64",X"3E",X"08",X"1A",X"66",X"67",X"3A",X"67",X"67",X"FE",X"07",X"C2",X"6D", + X"0B",X"AF",X"1A",X"67",X"67",X"3A",X"3C",X"65",X"EE",X"10",X"1A",X"3C",X"65",X"2A",X"50",X"67", + X"7E",X"FE",X"00",X"28",X"26",X"0B",X"46",X"3A",X"D2",X"64",X"B8",X"28",X"14",X"2B",X"0A",X"50", + X"67",X"30",X"17",X"0B",X"46",X"3A",X"D3",X"64",X"B8",X"28",X"06",X"2B",X"0A",X"50",X"67",X"30", + X"21",X"0B",X"7E",X"1A",X"3C",X"65",X"0B",X"0A",X"50",X"67",X"E1",X"01",X"6B",X"26",X"00",X"14", + X"23",X"01",X"EB",X"07",X"00",X"C4",X"25",X"01",X"D3",X"07",X"00",X"CC",X"25",X"01",X"BB",X"07", + X"00",X"FC",X"25",X"01",X"53",X"26",X"00",X"CC",X"25",X"01",X"3B",X"26",X"00",X"AC",X"25",X"01", + X"0B",X"26",X"00",X"64",X"23",X"01",X"53",X"26",X"00",X"14",X"23",X"01",X"BB",X"07",X"00",X"64", + X"23",X"01",X"D3",X"07",X"00",X"CC",X"25",X"01",X"8B",X"26",X"00",X"14",X"25",X"3C",X"1A",X"67", + X"67",X"C3",X"FD",X"0A",X"E1",X"09",X"57",X"66",X"0A",X"CF",X"66",X"09",X"EC",X"66",X"0A",X"3C", + X"67",X"09",X"7D",X"3A",X"11",X"57",X"66",X"01",X"60",X"00",X"ED",X"98",X"09",X"7D",X"3A",X"11", + X"B7",X"66",X"01",X"60",X"00",X"ED",X"98",X"AF",X"1A",X"42",X"67",X"1A",X"43",X"67",X"1A",X"44", + X"67",X"3A",X"34",X"66",X"E3",X"A7",X"1A",X"34",X"66",X"3E",X"31",X"1A",X"3E",X"67",X"1A",X"3F", + X"67",X"1A",X"40",X"67",X"1A",X"41",X"67",X"AF",X"1A",X"45",X"67",X"1A",X"E9",X"66",X"09",X"A7", + X"3B",X"11",X"EC",X"66",X"01",X"28",X"00",X"ED",X"98",X"09",X"A7",X"3B",X"11",X"14",X"67",X"01", + X"28",X"00",X"ED",X"98",X"09",X"57",X"66",X"0A",X"CF",X"66",X"E1",X"09",X"A5",X"0C",X"11",X"8F", + X"64",X"01",X"18",X"00",X"ED",X"98",X"09",X"2F",X"66",X"11",X"18",X"66",X"01",X"35",X"00",X"1E", + X"00",X"ED",X"98",X"09",X"9F",X"3B",X"0A",X"37",X"66",X"09",X"56",X"3C",X"0A",X"09",X"66",X"09", + X"15",X"3D",X"0A",X"0B",X"66",X"09",X"19",X"3D",X"0A",X"0D",X"66",X"3E",X"80",X"1A",X"2D",X"66", + X"3E",X"08",X"1A",X"55",X"66",X"3E",X"40",X"1A",X"06",X"64",X"1A",X"26",X"64",X"1A",X"16",X"64", + X"1A",X"36",X"64",X"1A",X"0E",X"64",X"1A",X"2E",X"64",X"1A",X"1E",X"64",X"1A",X"3E",X"64",X"1A", + X"46",X"64",X"1A",X"66",X"64",X"3E",X"48",X"1A",X"05",X"64",X"1A",X"25",X"64",X"1A",X"15",X"64", + X"1A",X"35",X"64",X"1A",X"0D",X"64",X"1A",X"2D",X"64",X"1A",X"1D",X"64",X"1A",X"3D",X"64",X"1A", + X"45",X"64",X"1A",X"65",X"64",X"09",X"2C",X"01",X"0A",X"64",X"67",X"30",X"48",X"03",X"00",X"00", + X"0B",X"1C",X"28",X"07",X"25",X"03",X"00",X"00",X"0B",X"CC",X"28",X"07",X"25",X"04",X"00",X"00", + X"87",X"14",X"28",X"07",X"FD",X"03",X"00",X"00",X"EB",X"1C",X"28",X"07",X"00",X"03",X"00",X"00", + X"EB",X"CC",X"28",X"07",X"00",X"05",X"10",X"00",X"87",X"7C",X"0E",X"14",X"DF",X"03",X"00",X"00", + X"00",X"1C",X"28",X"07",X"25",X"03",X"00",X"00",X"00",X"CC",X"28",X"07",X"25",X"04",X"00",X"00", + X"00",X"14",X"28",X"07",X"FD",X"03",X"00",X"00",X"00",X"1C",X"28",X"07",X"00",X"03",X"00",X"00", + X"00",X"CC",X"28",X"07",X"00",X"05",X"10",X"00",X"87",X"7C",X"0E",X"14",X"DF",X"3E",X"40",X"E5", + X"AD",X"14",X"11",X"82",X"40",X"09",X"13",X"2B",X"3E",X"34",X"06",X"02",X"E5",X"85",X"15",X"3E", + X"26",X"1A",X"C2",X"40",X"1A",X"F4",X"40",X"3E",X"27",X"1A",X"C3",X"40",X"1A",X"F5",X"40",X"11", + X"CA",X"40",X"09",X"63",X"2B",X"3E",X"34",X"06",X"02",X"E5",X"85",X"15",X"3E",X"26",X"1A",X"29", + X"41",X"1A",X"2F",X"41",X"1A",X"1D",X"41",X"3E",X"27",X"1A",X"2A",X"41",X"1A",X"18",X"41",X"1A", + X"1E",X"41",X"11",X"42",X"41",X"09",X"83",X"2B",X"3E",X"34",X"06",X"02",X"E5",X"85",X"15",X"11", + X"8A",X"41",X"09",X"BB",X"2B",X"3E",X"34",X"06",X"01",X"E5",X"85",X"15",X"11",X"C2",X"41",X"09", + X"D7",X"2B",X"3E",X"34",X"06",X"01",X"E5",X"85",X"15",X"11",X"CA",X"41",X"09",X"D7",X"2B",X"3E", + X"34",X"06",X"01",X"E5",X"85",X"15",X"11",X"02",X"42",X"09",X"D7",X"2B",X"3E",X"34",X"06",X"01", + X"E5",X"85",X"15",X"11",X"0A",X"42",X"09",X"D7",X"2B",X"3E",X"34",X"06",X"01",X"E5",X"85",X"15", + X"11",X"42",X"42",X"09",X"DB",X"2B",X"3E",X"34",X"06",X"01",X"E5",X"85",X"15",X"11",X"82",X"42", + X"09",X"27",X"2C",X"3E",X"34",X"06",X"02",X"E5",X"85",X"15",X"3E",X"26",X"1A",X"E1",X"42",X"1A", + X"E7",X"42",X"1A",X"D5",X"42",X"3E",X"27",X"1A",X"E2",X"42",X"1A",X"D0",X"42",X"1A",X"D6",X"42", + X"11",X"CA",X"42",X"09",X"47",X"2C",X"3E",X"34",X"06",X"02",X"E5",X"85",X"15",X"3E",X"26",X"1A", + X"0A",X"43",X"1A",X"3C",X"43",X"3E",X"27",X"1A",X"0B",X"43",X"1A",X"3D",X"43",X"11",X"42",X"43", + X"09",X"7F",X"2C",X"3E",X"34",X"06",X"02",X"E5",X"85",X"15",X"11",X"40",X"40",X"09",X"9F",X"2C", + X"3E",X"08",X"06",X"01",X"E5",X"B3",X"15",X"11",X"88",X"43",X"09",X"B8",X"2C",X"3E",X"08",X"06", + X"01",X"E5",X"B3",X"15",X"11",X"40",X"40",X"09",X"B9",X"2C",X"3E",X"01",X"06",X"34",X"E5",X"B3", + X"15",X"11",X"77",X"40",X"09",X"BA",X"2C",X"3E",X"01",X"06",X"34",X"E5",X"B3",X"15",X"3E",X"C4", + X"1A",X"40",X"40",X"3E",X"C5",X"1A",X"88",X"43",X"3E",X"C2",X"1A",X"77",X"40",X"3E",X"C3",X"1A", + X"BF",X"43",X"AF",X"1A",X"45",X"67",X"1A",X"E9",X"66",X"1A",X"56",X"66",X"1A",X"4A",X"67",X"3A", + X"44",X"67",X"09",X"27",X"0E",X"E3",X"0F",X"E5",X"48",X"15",X"76",X"0B",X"56",X"EB",X"E9",X"0F", + X"0E",X"6F",X"0E",X"9F",X"0E",X"FF",X"0E",X"47",X"0F",X"A7",X"0F",X"D7",X"0F",X"37",X"28",X"4F", + X"28",X"AF",X"28",X"DF",X"28",X"3F",X"29",X"09",X"00",X"01",X"0A",X"65",X"66",X"09",X"00",X"05", + X"0A",X"53",X"66",X"3E",X"01",X"E5",X"BD",X"14",X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A", + X"EA",X"66",X"3E",X"01",X"1A",X"A8",X"64",X"3E",X"03",X"1A",X"98",X"64",X"3E",X"05",X"1A",X"B8", + X"64",X"3E",X"07",X"1A",X"C0",X"64",X"3E",X"21",X"1A",X"E0",X"64",X"3E",X"FF",X"1A",X"63",X"67", + X"3E",X"18",X"1A",X"66",X"67",X"06",X"40",X"3E",X"01",X"E5",X"03",X"2B",X"C3",X"84",X"29",X"09", + X"00",X"02",X"0A",X"65",X"66",X"09",X"50",X"07",X"0A",X"53",X"66",X"3E",X"10",X"E5",X"BD",X"14", + X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A",X"EA",X"66",X"3E",X"02",X"1A",X"A8",X"64",X"3E", + X"04",X"1A",X"98",X"64",X"3E",X"06",X"1A",X"B8",X"64",X"3E",X"20",X"1A",X"C0",X"64",X"3E",X"22", + X"1A",X"E0",X"64",X"3E",X"EF",X"1A",X"63",X"67",X"3E",X"15",X"1A",X"66",X"67",X"06",X"40",X"3E", + X"02",X"E5",X"03",X"2B",X"C3",X"84",X"29",X"09",X"00",X"03",X"0A",X"65",X"66",X"09",X"00",X"10", + X"0A",X"53",X"66",X"3E",X"05",X"E5",X"BD",X"14",X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A", + X"EA",X"66",X"3E",X"03",X"1A",X"A8",X"64",X"3E",X"05",X"1A",X"98",X"64",X"3E",X"07",X"1A",X"B8", + X"64",X"3E",X"21",X"1A",X"C0",X"64",X"3E",X"23",X"1A",X"E0",X"64",X"3E",X"F7",X"1A",X"63",X"67", + X"3E",X"08",X"1A",X"66",X"67",X"06",X"40",X"3E",X"03",X"E5",X"03",X"2B",X"C3",X"84",X"29",X"09", + X"00",X"04",X"0A",X"65",X"66",X"09",X"50",X"12",X"0A",X"53",X"66",X"3E",X"35",X"E5",X"BD",X"14", + X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A",X"EA",X"66",X"3E",X"04",X"1A",X"A8",X"64",X"3E", + X"06",X"1A",X"98",X"64",X"3E",X"20",X"1A",X"B8",X"64",X"3E",X"22",X"1A",X"C0",X"64",X"3E",X"24", + X"1A",X"E0",X"64",X"3E",X"E7",X"1A",X"63",X"67",X"3E",X"10",X"1A",X"66",X"67",X"06",X"40",X"3E", + X"04",X"E5",X"03",X"2B",X"C3",X"84",X"29",X"09",X"00",X"05",X"0A",X"65",X"66",X"09",X"00",X"15", + X"0A",X"53",X"66",X"3E",X"21",X"E5",X"BD",X"14",X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A", + X"EA",X"66",X"3E",X"05",X"1A",X"A8",X"64",X"3E",X"07",X"1A",X"98",X"64",X"3E",X"21",X"1A",X"B8", + X"64",X"3E",X"23",X"1A",X"C0",X"64",X"3E",X"25",X"1A",X"E0",X"64",X"3E",X"BF",X"1A",X"63",X"67", + X"3E",X"06",X"1A",X"66",X"67",X"06",X"40",X"3E",X"05",X"E5",X"03",X"2B",X"C3",X"84",X"29",X"09", + X"00",X"06",X"0A",X"65",X"66",X"09",X"50",X"17",X"0A",X"53",X"66",X"3E",X"01",X"E5",X"BD",X"14", + X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A",X"EA",X"66",X"3E",X"06",X"1A",X"A8",X"64",X"3E", + X"20",X"1A",X"98",X"64",X"3E",X"22",X"1A",X"B8",X"64",X"3E",X"24",X"1A",X"C0",X"64",X"3E",X"26", + X"1A",X"E0",X"64",X"3E",X"BF",X"1A",X"63",X"67",X"3E",X"01",X"1A",X"66",X"67",X"06",X"40",X"3E", + X"06",X"E5",X"03",X"2B",X"C3",X"84",X"29",X"09",X"00",X"07",X"0A",X"65",X"66",X"09",X"00",X"08", + X"0A",X"53",X"66",X"3E",X"10",X"E5",X"BD",X"14",X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A", + X"EA",X"66",X"3E",X"07",X"1A",X"A8",X"64",X"3E",X"21",X"1A",X"98",X"64",X"3E",X"23",X"1A",X"B8", + X"64",X"3E",X"25",X"1A",X"C0",X"64",X"3E",X"27",X"1A",X"E0",X"64",X"3E",X"BF",X"1A",X"63",X"67", + X"3E",X"01",X"1A",X"66",X"67",X"06",X"40",X"3E",X"07",X"E5",X"03",X"2B",X"C3",X"84",X"29",X"09", + X"00",X"20",X"0A",X"65",X"66",X"09",X"50",X"0A",X"0A",X"53",X"66",X"3E",X"05",X"E5",X"BD",X"14", + X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A",X"EA",X"66",X"3E",X"20",X"1A",X"A8",X"64",X"3E", + X"22",X"1A",X"98",X"64",X"3E",X"24",X"1A",X"B8",X"64",X"3E",X"26",X"1A",X"C0",X"64",X"3E",X"10", + X"1A",X"E0",X"64",X"3E",X"BF",X"1A",X"63",X"67",X"3E",X"01",X"1A",X"66",X"67",X"06",X"40",X"3E", + X"20",X"E5",X"03",X"2B",X"C3",X"84",X"29",X"09",X"00",X"21",X"0A",X"65",X"66",X"09",X"00",X"0D", + X"0A",X"53",X"66",X"3E",X"35",X"E5",X"BD",X"14",X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A", + X"EA",X"66",X"3E",X"20",X"1A",X"A8",X"64",X"3E",X"22",X"1A",X"98",X"64",X"3E",X"24",X"1A",X"B8", + X"64",X"3E",X"26",X"1A",X"C0",X"64",X"3E",X"10",X"1A",X"E0",X"64",X"3E",X"BF",X"1A",X"63",X"67", + X"3E",X"01",X"1A",X"66",X"67",X"06",X"40",X"3E",X"21",X"E5",X"03",X"2B",X"C3",X"84",X"29",X"09", + X"00",X"10",X"0A",X"65",X"66",X"09",X"50",X"0F",X"0A",X"53",X"66",X"3E",X"21",X"E5",X"BD",X"14", + X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A",X"EA",X"66",X"3E",X"20",X"1A",X"A8",X"64",X"3E", + X"22",X"1A",X"98",X"64",X"3E",X"24",X"1A",X"B8",X"64",X"3E",X"26",X"1A",X"C0",X"64",X"3E",X"10", + X"1A",X"E0",X"64",X"3E",X"BF",X"1A",X"63",X"67",X"3E",X"01",X"1A",X"66",X"67",X"06",X"01",X"3E", + X"00",X"E5",X"03",X"2B",X"C3",X"84",X"29",X"09",X"00",X"11",X"0A",X"65",X"66",X"09",X"00",X"18", + X"0A",X"53",X"66",X"3E",X"01",X"E5",X"BD",X"14",X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A", + X"EA",X"66",X"3E",X"20",X"1A",X"A8",X"64",X"3E",X"22",X"1A",X"98",X"64",X"3E",X"24",X"1A",X"B8", + X"64",X"3E",X"26",X"1A",X"C0",X"64",X"3E",X"10",X"1A",X"E0",X"64",X"3E",X"BF",X"1A",X"63",X"67", + X"3E",X"01",X"1A",X"66",X"67",X"06",X"01",X"3E",X"01",X"E5",X"03",X"2B",X"C3",X"84",X"29",X"09", + X"00",X"12",X"0A",X"65",X"66",X"09",X"50",X"1A",X"0A",X"53",X"66",X"3E",X"10",X"E5",X"BD",X"14", + X"3E",X"07",X"1A",X"EB",X"66",X"3E",X"31",X"1A",X"EA",X"66",X"3E",X"20",X"1A",X"A8",X"64",X"3E", + X"22",X"1A",X"98",X"64",X"3E",X"24",X"1A",X"B8",X"64",X"3E",X"26",X"1A",X"C0",X"64",X"3E",X"10", + X"1A",X"E0",X"64",X"3E",X"BF",X"1A",X"63",X"67",X"3E",X"01",X"1A",X"66",X"67",X"06",X"01",X"3E", + X"02",X"E5",X"03",X"2B",X"11",X"49",X"44",X"09",X"EB",X"66",X"3E",X"36",X"06",X"01",X"E5",X"B3", + X"15",X"11",X"C4",X"44",X"09",X"EB",X"66",X"3E",X"30",X"06",X"01",X"E5",X"B3",X"15",X"11",X"1F", + X"45",X"09",X"EB",X"66",X"3E",X"20",X"06",X"01",X"E5",X"B3",X"15",X"11",X"19",X"45",X"09",X"EB", + X"66",X"3E",X"04",X"06",X"01",X"E5",X"B3",X"15",X"11",X"2B",X"45",X"09",X"EB",X"66",X"3E",X"04", + X"06",X"01",X"E5",X"B3",X"15",X"11",X"09",X"45",X"09",X"EB",X"66",X"3E",X"20",X"06",X"01",X"E5", + X"B3",X"15",X"11",X"81",X"45",X"09",X"EB",X"66",X"3E",X"36",X"06",X"01",X"E5",X"B3",X"15",X"11", + X"49",X"46",X"09",X"EB",X"66",X"3E",X"36",X"06",X"01",X"E5",X"B3",X"15",X"11",X"D7",X"46",X"09", + X"EB",X"66",X"3E",X"05",X"06",X"01",X"E5",X"B3",X"15",X"11",X"D1",X"46",X"09",X"EB",X"66",X"3E", + X"04",X"06",X"01",X"E5",X"B3",X"15",X"11",X"E3",X"46",X"09",X"EB",X"66",X"3E",X"04",X"06",X"01", + X"E5",X"B3",X"15",X"11",X"C1",X"46",X"09",X"EB",X"66",X"3E",X"20",X"06",X"01",X"E5",X"B3",X"15", + X"11",X"0C",X"47",X"09",X"EB",X"66",X"3E",X"30",X"06",X"01",X"E5",X"B3",X"15",X"11",X"81",X"47", + X"09",X"EB",X"66",X"3E",X"36",X"06",X"01",X"E5",X"B3",X"15",X"11",X"49",X"44",X"09",X"EB",X"66", + X"3E",X"01",X"06",X"32",X"E5",X"B3",X"15",X"11",X"C4",X"44",X"09",X"EB",X"66",X"3E",X"01",X"06", + X"14",X"E5",X"B3",X"15",X"11",X"68",X"44",X"09",X"EB",X"66",X"3E",X"01",X"06",X"32",X"E5",X"B3", + X"15",X"11",X"E3",X"46",X"09",X"EB",X"66",X"3E",X"01",X"06",X"07",X"E5",X"B3",X"15",X"11",X"A3", + X"45",X"09",X"EB",X"66",X"3E",X"01",X"06",X"20",X"E5",X"B3",X"15",X"11",X"6B",X"44",X"09",X"EB", + X"66",X"3E",X"01",X"06",X"07",X"E5",X"B3",X"15",X"11",X"E6",X"44",X"09",X"EB",X"66",X"3E",X"01", + X"06",X"14",X"E5",X"B3",X"15",X"11",X"D1",X"44",X"09",X"EB",X"66",X"3E",X"01",X"06",X"14",X"E5", + X"B3",X"15",X"11",X"D4",X"46",X"09",X"EB",X"66",X"3E",X"01",X"06",X"07",X"E5",X"B3",X"15",X"11", + X"94",X"45",X"09",X"EB",X"66",X"3E",X"01",X"06",X"20",X"E5",X"B3",X"15",X"11",X"5C",X"44",X"09", + X"EB",X"66",X"3E",X"01",X"06",X"07",X"E5",X"B3",X"15",X"11",X"5F",X"44",X"09",X"EB",X"66",X"3E", + X"01",X"06",X"32",X"E5",X"B3",X"15",X"11",X"F3",X"44",X"09",X"EB",X"66",X"3E",X"01",X"06",X"14", + X"E5",X"B3",X"15",X"11",X"7E",X"44",X"09",X"EB",X"66",X"3E",X"01",X"06",X"32",X"E5",X"B3",X"15", + X"3A",X"EA",X"66",X"1A",X"3E",X"67",X"1A",X"3F",X"67",X"1A",X"40",X"67",X"1A",X"41",X"67",X"E5", + X"BD",X"1F",X"E1",X"1A",X"F9",X"41",X"78",X"1A",X"31",X"42",X"3E",X"21",X"1A",X"F9",X"45",X"1A", + X"31",X"46",X"E1",X"23",X"11",X"11",X"11",X"11",X"25",X"40",X"23",X"25",X"40",X"23",X"11",X"11", + X"11",X"11",X"11",X"11",X"25",X"40",X"23",X"25",X"40",X"23",X"11",X"11",X"11",X"11",X"25",X"26", + X"C4",X"10",X"10",X"10",X"24",X"40",X"22",X"24",X"40",X"22",X"10",X"10",X"10",X"10",X"10",X"10", + X"24",X"40",X"22",X"24",X"40",X"22",X"10",X"10",X"10",X"C2",X"27",X"26",X"27",X"40",X"23",X"11", + X"25",X"40",X"23",X"25",X"40",X"23",X"25",X"40",X"23",X"25",X"40",X"23",X"25",X"40",X"23",X"25", + X"40",X"23",X"11",X"25",X"40",X"26",X"27",X"22",X"24",X"40",X"22",X"10",X"24",X"40",X"26",X"27", + X"40",X"22",X"24",X"40",X"26",X"27",X"40",X"22",X"24",X"40",X"26",X"27",X"40",X"22",X"10",X"24", + X"40",X"22",X"24",X"23",X"25",X"40",X"23",X"11",X"25",X"40",X"26",X"C5",X"11",X"11",X"25",X"40", + X"26",X"27",X"40",X"23",X"11",X"11",X"C3",X"27",X"40",X"23",X"11",X"25",X"40",X"23",X"25",X"22", + X"24",X"40",X"22",X"10",X"24",X"40",X"22",X"10",X"10",X"10",X"24",X"40",X"22",X"24",X"40",X"22", + X"10",X"10",X"10",X"24",X"40",X"22",X"10",X"24",X"40",X"22",X"24",X"23",X"25",X"40",X"23",X"11", + X"25",X"40",X"23",X"25",X"40",X"23",X"25",X"40",X"23",X"25",X"40",X"23",X"25",X"40",X"23",X"25", + X"40",X"23",X"11",X"25",X"40",X"23",X"25",X"26",X"27",X"40",X"26",X"2E",X"27",X"40",X"26",X"27", + X"40",X"26",X"27",X"40",X"26",X"27",X"40",X"26",X"27",X"40",X"26",X"27",X"40",X"26",X"40",X"27", + X"40",X"26",X"27",X"22",X"24",X"40",X"22",X"10",X"24",X"40",X"22",X"24",X"40",X"22",X"24",X"40", + X"22",X"24",X"40",X"22",X"24",X"40",X"22",X"24",X"40",X"22",X"10",X"24",X"40",X"22",X"24",X"23", + X"25",X"40",X"23",X"11",X"25",X"40",X"23",X"11",X"11",X"11",X"25",X"40",X"23",X"25",X"40",X"23", + X"11",X"11",X"11",X"25",X"40",X"23",X"11",X"25",X"40",X"23",X"25",X"22",X"24",X"40",X"22",X"10", + X"24",X"40",X"26",X"C4",X"10",X"10",X"24",X"40",X"26",X"27",X"40",X"22",X"10",X"10",X"C2",X"27", + X"40",X"22",X"10",X"24",X"40",X"22",X"24",X"23",X"25",X"40",X"23",X"11",X"25",X"40",X"26",X"27", + X"40",X"23",X"25",X"40",X"26",X"27",X"40",X"23",X"25",X"40",X"26",X"27",X"40",X"23",X"11",X"25", + X"40",X"23",X"25",X"26",X"27",X"40",X"22",X"10",X"24",X"40",X"22",X"24",X"40",X"22",X"24",X"40", + X"22",X"24",X"40",X"22",X"24",X"40",X"22",X"24",X"40",X"22",X"10",X"24",X"40",X"26",X"27",X"26", + X"C5",X"11",X"11",X"11",X"25",X"40",X"23",X"25",X"40",X"23",X"11",X"11",X"11",X"11",X"11",X"11", + X"25",X"40",X"23",X"25",X"40",X"23",X"11",X"11",X"11",X"C3",X"27",X"22",X"10",X"10",X"10",X"10", + X"24",X"40",X"22",X"24",X"40",X"22",X"10",X"10",X"10",X"10",X"10",X"10",X"24",X"40",X"22",X"24", + X"40",X"22",X"10",X"10",X"10",X"10",X"24",X"10",X"11",X"27",X"26",X"45",X"47",X"47",X"67",X"52", + X"2C",X"43",X"67",X"50",X"71",X"52",X"61",X"47",X"60",X"54",X"08",X"19",X"39",X"38",X"1B",X"54", + X"45",X"64",X"63",X"67",X"08",X"61",X"66",X"43",X"5F",X"09",X"4A",X"67",X"E3",X"46",X"C2",X"09", + X"2D",X"3E",X"0B",X"1A",X"AA",X"64",X"1A",X"9A",X"64",X"3E",X"87",X"1A",X"BA",X"64",X"3E",X"EB", + X"1A",X"C2",X"64",X"1A",X"E2",X"64",X"0B",X"7E",X"FE",X"20",X"08",X"0A",X"AF",X"5F",X"3A",X"AC", + X"64",X"C6",X"04",X"1A",X"AC",X"64",X"1A",X"9C",X"64",X"1A",X"BC",X"64",X"1A",X"C4",X"64",X"1A", + X"E4",X"64",X"FE",X"44",X"C0",X"2B",X"E3",X"C6",X"09",X"AE",X"65",X"E3",X"C6",X"E1",X"3C",X"5F", + X"E1",X"09",X"62",X"66",X"E3",X"46",X"C2",X"2C",X"1B",X"09",X"00",X"00",X"0A",X"67",X"66",X"09", + X"E7",X"64",X"0A",X"D7",X"64",X"F5",X"09",X"E7",X"64",X"F5",X"7E",X"07",X"FE",X"80",X"D2",X"99", + X"2D",X"2A",X"0B",X"66",X"E3",X"0F",X"E5",X"48",X"15",X"0A",X"0F",X"66",X"3A",X"3C",X"65",X"CE", + X"27",X"47",X"FE",X"27",X"28",X"0E",X"3E",X"10",X"1A",X"D0",X"64",X"78",X"E3",X"47",X"08",X"0D", + X"2A",X"0F",X"66",X"46",X"F5",X"7E",X"04",X"B8",X"E2",X"54",X"2E",X"F5",X"1E",X"00",X"02",X"06", + X"34",X"26",X"36",X"E5",X"D6",X"1C",X"E5",X"F0",X"24",X"C3",X"09",X"2E",X"F5",X"7E",X"00",X"FE", + X"03",X"28",X"06",X"30",X"F3",X"E3",X"77",X"08",X"35",X"2A",X"0F",X"66",X"0B",X"46",X"F5",X"7E", + X"04",X"B8",X"E2",X"54",X"2E",X"F5",X"1E",X"00",X"03",X"06",X"08",X"26",X"0A",X"E5",X"D6",X"1C", + X"E5",X"F0",X"24",X"C3",X"09",X"2E",X"F5",X"46",X"04",X"E5",X"E6",X"1B",X"18",X"E6",X"C3",X"1D", + X"2D",X"CE",X"27",X"2A",X"0D",X"66",X"E3",X"0F",X"E5",X"48",X"15",X"0A",X"0F",X"66",X"3A",X"3C", + X"65",X"CE",X"27",X"47",X"FE",X"27",X"28",X"0E",X"3E",X"10",X"1A",X"D0",X"64",X"78",X"E3",X"67", + X"08",X"0D",X"2A",X"0F",X"66",X"46",X"F5",X"7E",X"03",X"B8",X"E2",X"54",X"2E",X"F5",X"1E",X"00", + X"05",X"06",X"16",X"26",X"32",X"E5",X"D6",X"1C",X"E5",X"F0",X"24",X"C3",X"09",X"2E",X"F5",X"7E", + X"00",X"FE",X"04",X"28",X"06",X"30",X"F3",X"E3",X"57",X"08",X"33",X"2A",X"0F",X"66",X"0B",X"46", + X"F5",X"7E",X"03",X"B8",X"28",X"66",X"F5",X"1E",X"00",X"04",X"06",X"14",X"26",X"30",X"E5",X"D6", + X"1C",X"E5",X"F0",X"24",X"30",X"23",X"F5",X"46",X"03",X"E5",X"E6",X"1B",X"18",X"D0",X"C3",X"1D", + X"2D",X"3E",X"DB",X"F5",X"46",X"03",X"90",X"1A",X"60",X"66",X"F5",X"7E",X"04",X"D6",X"24",X"1A", + X"61",X"66",X"3A",X"74",X"67",X"FE",X"05",X"08",X"15",X"AF",X"1A",X"74",X"67",X"3A",X"D4",X"64", + X"01",X"24",X"00",X"09",X"75",X"1C",X"ED",X"99",X"7E",X"1A",X"D4",X"64",X"30",X"22",X"3C",X"1A", + X"74",X"67",X"30",X"04",X"F5",X"1E",X"05",X"0E",X"09",X"75",X"0C",X"F5",X"09",X"8F",X"64",X"FD", + X"09",X"4C",X"67",X"E5",X"86",X"1C",X"FD",X"09",X"2F",X"66",X"FD",X"E3",X"02",X"46",X"28",X"25", + X"11",X"46",X"67",X"E5",X"D9",X"1C",X"09",X"33",X"66",X"E3",X"86",X"30",X"0B",X"09",X"8F",X"64", + X"0A",X"D7",X"64",X"E5",X"C9",X"1F",X"3A",X"75",X"67",X"E5",X"1D",X"1C",X"1A",X"75",X"67",X"3E", + X"DB",X"F5",X"46",X"03",X"90",X"1A",X"2F",X"66",X"F5",X"7E",X"04",X"D6",X"24",X"1A",X"18",X"66", + X"09",X"19",X"66",X"F5",X"09",X"28",X"64",X"FD",X"09",X"8F",X"64",X"E5",X"C9",X"1D",X"09",X"4D", + X"0C",X"F5",X"09",X"AF",X"64",X"FD",X"09",X"4D",X"67",X"E5",X"86",X"1C",X"FD",X"09",X"1C",X"66", + X"FD",X"E3",X"02",X"46",X"28",X"25",X"11",X"47",X"67",X"E5",X"D9",X"1C",X"09",X"33",X"66",X"E3", + X"86",X"30",X"0B",X"09",X"AF",X"64",X"0A",X"D7",X"64",X"E5",X"C9",X"1F",X"3A",X"76",X"67",X"E5", + X"1D",X"1C",X"1A",X"76",X"67",X"3E",X"DB",X"F5",X"46",X"03",X"90",X"1A",X"1C",X"66",X"F5",X"7E", + X"04",X"D6",X"24",X"1A",X"1D",X"66",X"09",X"1E",X"66",X"F5",X"09",X"18",X"64",X"FD",X"09",X"AF", + X"64",X"E5",X"C9",X"1D",X"09",X"6D",X"0C",X"F5",X"09",X"9F",X"64",X"FD",X"09",X"4E",X"67",X"E5", + X"86",X"1C",X"FD",X"09",X"39",X"66",X"FD",X"E3",X"02",X"46",X"28",X"25",X"11",X"60",X"67",X"E5", + X"D9",X"1C",X"09",X"33",X"66",X"E3",X"86",X"30",X"0B",X"09",X"9F",X"64",X"0A",X"D7",X"64",X"E5", + X"C9",X"1F",X"3A",X"77",X"67",X"E5",X"1D",X"1C",X"1A",X"77",X"67",X"3E",X"DB",X"F5",X"46",X"03", + X"90",X"1A",X"39",X"66",X"F5",X"7E",X"04",X"D6",X"24",X"1A",X"3A",X"66",X"09",X"3B",X"66",X"F5", + X"09",X"38",X"64",X"FD",X"09",X"9F",X"64",X"E5",X"C9",X"1D",X"09",X"5D",X"0C",X"F5",X"09",X"BF", + X"64",X"FD",X"09",X"4F",X"67",X"E5",X"86",X"1C",X"FD",X"09",X"3E",X"66",X"FD",X"E3",X"02",X"46", + X"28",X"25",X"11",X"61",X"67",X"E5",X"D9",X"1C",X"09",X"33",X"66",X"E3",X"86",X"30",X"0B",X"09", + X"BF",X"64",X"0A",X"D7",X"64",X"E5",X"C9",X"1F",X"3A",X"48",X"67",X"E5",X"1D",X"1C",X"1A",X"48", + X"67",X"3E",X"DB",X"F5",X"46",X"03",X"90",X"1A",X"3E",X"66",X"F5",X"7E",X"04",X"D6",X"24",X"1A", + X"3F",X"66",X"09",X"40",X"66",X"F5",X"09",X"40",X"64",X"FD",X"09",X"BF",X"64",X"E5",X"C9",X"1D", + X"09",X"7D",X"0C",X"F5",X"09",X"C7",X"64",X"FD",X"09",X"68",X"67",X"E5",X"86",X"1C",X"FD",X"09", + X"43",X"66",X"FD",X"E3",X"02",X"46",X"28",X"25",X"11",X"62",X"67",X"E5",X"D9",X"1C",X"09",X"33", + X"66",X"E3",X"86",X"30",X"0B",X"09",X"C7",X"64",X"0A",X"D7",X"64",X"E5",X"C9",X"1F",X"3A",X"49", + X"67",X"E5",X"1D",X"1C",X"1A",X"49",X"67",X"3E",X"DB",X"F5",X"46",X"03",X"90",X"1A",X"43",X"66", + X"F5",X"7E",X"04",X"D6",X"24",X"1A",X"44",X"66",X"09",X"45",X"66",X"F5",X"09",X"60",X"64",X"FD", + X"09",X"C7",X"64",X"E5",X"C9",X"1D",X"09",X"33",X"66",X"E3",X"56",X"C2",X"5C",X"19",X"3A",X"3C", + X"65",X"E3",X"4F",X"C2",X"DB",X"18",X"F5",X"09",X"00",X"64",X"F5",X"E3",X"06",X"7E",X"28",X"17", + X"F5",X"09",X"20",X"64",X"F5",X"E3",X"06",X"7E",X"28",X"25",X"F5",X"09",X"10",X"64",X"F5",X"E3", + X"06",X"7E",X"28",X"03",X"C3",X"DB",X"18",X"F5",X"E3",X"06",X"FE",X"E3",X"D6",X"3A",X"E7",X"64", + X"F5",X"5F",X"00",X"3A",X"2D",X"66",X"F5",X"5F",X"01",X"3A",X"E7",X"64",X"FE",X"02",X"28",X"26", + X"FE",X"03",X"28",X"0F",X"3A",X"61",X"66",X"CE",X"F8",X"F5",X"5F",X"03",X"30",X"3B",X"3A",X"61", + X"66",X"CE",X"F8",X"F5",X"5F",X"03",X"3A",X"D6",X"64",X"CE",X"27",X"E3",X"0F",X"2A",X"0B",X"66", + X"E5",X"48",X"15",X"7E",X"D6",X"24",X"F5",X"5F",X"07",X"30",X"0F",X"3A",X"61",X"66",X"CE",X"F8", + X"F5",X"5F",X"03",X"3A",X"D6",X"64",X"CE",X"27",X"E3",X"0F",X"2A",X"0B",X"66",X"E5",X"48",X"15", + X"0B",X"7E",X"D6",X"24",X"F5",X"5F",X"07",X"30",X"21",X"3A",X"E7",X"64",X"FE",X"04",X"28",X"24", + X"30",X"29",X"3A",X"60",X"66",X"CE",X"F8",X"F5",X"5F",X"04",X"30",X"3B",X"3A",X"60",X"66",X"CE", + X"F8",X"F5",X"5F",X"04",X"3A",X"D6",X"64",X"CE",X"27",X"E3",X"0F",X"2A",X"0D",X"66",X"E5",X"48", + X"15",X"0B",X"3E",X"DB",X"46",X"90",X"F5",X"5F",X"07",X"30",X"34",X"3A",X"60",X"66",X"CE",X"F8", + X"F5",X"5F",X"04",X"3A",X"D6",X"64",X"CE",X"27",X"E3",X"0F",X"2A",X"0D",X"66",X"E5",X"48",X"15", + X"3E",X"DB",X"46",X"90",X"F5",X"5F",X"07",X"3A",X"75",X"65",X"FE",X"00",X"08",X"05",X"09",X"78", + X"65",X"E3",X"C6",X"F5",X"09",X"00",X"64",X"F5",X"E3",X"06",X"7E",X"28",X"27",X"E5",X"21",X"3A", + X"E5",X"93",X"19",X"09",X"00",X"64",X"0A",X"8C",X"64",X"E5",X"1B",X"25",X"F5",X"09",X"20",X"64", + X"F5",X"E3",X"06",X"7E",X"28",X"27",X"E5",X"21",X"3A",X"E5",X"93",X"19",X"09",X"20",X"64",X"0A", + X"8C",X"64",X"E5",X"1B",X"25",X"F5",X"09",X"10",X"64",X"F5",X"E3",X"06",X"7E",X"28",X"27",X"E5", + X"21",X"3A",X"E5",X"93",X"19",X"09",X"10",X"64",X"0A",X"8C",X"64",X"E5",X"1B",X"25",X"F5",X"09", + X"30",X"64",X"F5",X"E3",X"06",X"7E",X"28",X"27",X"E5",X"21",X"3A",X"E5",X"93",X"19",X"09",X"30", + X"64",X"0A",X"8C",X"64",X"E5",X"1B",X"25",X"F5",X"09",X"08",X"64",X"F5",X"E3",X"06",X"7E",X"E2", + X"46",X"1A",X"E5",X"21",X"3A",X"E5",X"93",X"19",X"09",X"08",X"64",X"0A",X"8C",X"64",X"E5",X"1B", + X"25",X"C3",X"46",X"1A",X"3A",X"2E",X"66",X"FE",X"20",X"08",X"11",X"3A",X"3C",X"65",X"E3",X"4F", + X"E2",X"DB",X"18",X"E3",X"96",X"AF",X"1A",X"2E",X"66",X"C3",X"DB",X"18",X"3C",X"1A",X"2E",X"66", + X"C3",X"DB",X"18",X"F5",X"7E",X"00",X"FE",X"04",X"18",X"12",X"F5",X"7E",X"03",X"F5",X"BE",X"07", + X"08",X"27",X"F5",X"1E",X"00",X"01",X"F5",X"E3",X"06",X"BE",X"30",X"05",X"F5",X"7E",X"04",X"30", + X"EC",X"09",X"19",X"66",X"E3",X"46",X"08",X"07",X"2B",X"E5",X"12",X"1A",X"F4",X"DF",X"19",X"09", + X"1E",X"66",X"E3",X"46",X"08",X"07",X"2B",X"E5",X"12",X"1A",X"F4",X"DF",X"19",X"09",X"3B",X"66", + X"E3",X"46",X"08",X"07",X"2B",X"E5",X"12",X"1A",X"F4",X"DF",X"19",X"09",X"40",X"66",X"E3",X"46", + X"08",X"07",X"2B",X"E5",X"12",X"1A",X"F4",X"DF",X"19",X"09",X"45",X"66",X"E3",X"46",X"C0",X"2B", + X"E5",X"12",X"1A",X"F4",X"DF",X"19",X"E1",X"E3",X"C6",X"09",X"93",X"65",X"E3",X"C6",X"F5",X"1E", + X"00",X"01",X"F5",X"E3",X"06",X"BE",X"2A",X"65",X"66",X"ED",X"73",X"67",X"66",X"31",X"0A",X"67", + X"66",X"E1",X"F5",X"7E",X"03",X"46",X"B8",X"38",X"31",X"90",X"FE",X"22",X"18",X"11",X"F5",X"7E", + X"04",X"2B",X"46",X"B8",X"38",X"16",X"90",X"FE",X"22",X"18",X"04",X"0B",X"0B",X"1F",X"E1",X"1F", + X"3F",X"E1",X"67",X"78",X"41",X"90",X"FE",X"22",X"38",X"CC",X"30",X"DB",X"67",X"78",X"41",X"90", + X"FE",X"22",X"38",X"CF",X"30",X"E9",X"00",X"E5",X"BD",X"1F",X"2A",X"64",X"67",X"2B",X"0A",X"64", + X"67",X"7D",X"9C",X"28",X"02",X"30",X"55",X"3A",X"66",X"67",X"FE",X"04",X"38",X"05",X"D6",X"03", + X"1A",X"66",X"67",X"3A",X"A8",X"64",X"3C",X"FE",X"21",X"18",X"03",X"1A",X"A8",X"64",X"3A",X"98", + X"64",X"3C",X"FE",X"22",X"18",X"03",X"1A",X"98",X"64",X"3A",X"B8",X"64",X"3C",X"FE",X"23",X"18", + X"03",X"1A",X"B8",X"64",X"3A",X"C0",X"64",X"3C",X"FE",X"25",X"18",X"03",X"1A",X"C0",X"64",X"3A", + X"E0",X"64",X"3C",X"FE",X"10",X"18",X"03",X"1A",X"E0",X"64",X"09",X"2C",X"01",X"0A",X"64",X"67", + X"3A",X"63",X"67",X"D6",X"08",X"FE",X"0D",X"38",X"03",X"1A",X"63",X"67",X"00",X"09",X"55",X"3B", + X"3A",X"44",X"67",X"E5",X"48",X"15",X"46",X"3A",X"45",X"67",X"3C",X"1A",X"45",X"67",X"B8",X"C2", + X"E9",X"1A",X"AF",X"1A",X"45",X"67",X"3A",X"E9",X"66",X"47",X"3A",X"EA",X"66",X"80",X"1A",X"3E", + X"67",X"1A",X"3F",X"67",X"1A",X"40",X"67",X"1A",X"41",X"67",X"78",X"FE",X"02",X"28",X"06",X"3C", + X"1A",X"E9",X"66",X"30",X"04",X"AF",X"1A",X"E9",X"66",X"00",X"2A",X"67",X"66",X"EB",X"E5",X"17", + X"27",X"AF",X"06",X"28",X"2A",X"3C",X"67",X"9E",X"0B",X"10",X"FC",X"FE",X"00",X"C0",X"E5",X"C5", + X"15",X"E5",X"D8",X"1E",X"09",X"F4",X"64",X"E3",X"E6",X"E3",X"F6",X"E5",X"BD",X"1F",X"3E",X"0E", + X"1A",X"D4",X"64",X"3E",X"44",X"1A",X"AC",X"64",X"1A",X"9C",X"64",X"1A",X"BC",X"64",X"1A",X"C4", + X"64",X"1A",X"E4",X"64",X"09",X"CC",X"65",X"E3",X"E6",X"C3",X"5A",X"1B",X"3A",X"F4",X"64",X"E3", + X"B7",X"1A",X"F4",X"64",X"E3",X"66",X"28",X"0E",X"3A",X"63",X"66",X"FE",X"06",X"08",X"32",X"AF", + X"1A",X"63",X"66",X"3A",X"E7",X"64",X"FE",X"23",X"28",X"6D",X"3C",X"1A",X"E7",X"64",X"09",X"D5", + X"1D",X"E5",X"48",X"15",X"7E",X"1A",X"D4",X"64",X"E1",X"3C",X"1A",X"63",X"66",X"E1",X"E3",X"E6", + X"E5",X"C5",X"15",X"E5",X"D8",X"1E",X"E5",X"BD",X"1F",X"3E",X"17",X"1A",X"D4",X"64",X"AF",X"1A", + X"E7",X"64",X"AF",X"09",X"19",X"66",X"E3",X"46",X"28",X"03",X"1A",X"AA",X"64",X"09",X"1E",X"66", + X"E3",X"46",X"28",X"03",X"1A",X"9A",X"64",X"09",X"3B",X"66",X"E3",X"46",X"28",X"03",X"1A",X"BA", + X"64",X"09",X"40",X"66",X"E3",X"46",X"28",X"03",X"1A",X"C2",X"64",X"09",X"45",X"66",X"E3",X"46", + X"28",X"03",X"1A",X"E2",X"64",X"3E",X"44",X"1A",X"AC",X"64",X"1A",X"9C",X"64",X"1A",X"BC",X"64", + X"1A",X"C4",X"64",X"1A",X"E4",X"64",X"E1",X"AF",X"1A",X"D2",X"64",X"09",X"2F",X"66",X"11",X"18", + X"66",X"01",X"35",X"00",X"1E",X"00",X"ED",X"98",X"09",X"F4",X"64",X"E3",X"E6",X"E1",X"2A",X"37", + X"66",X"F5",X"7E",X"07",X"FE",X"80",X"38",X"03",X"2A",X"09",X"66",X"CE",X"27",X"E3",X"0F",X"E3", + X"0F",X"E5",X"48",X"15",X"7E",X"DD",X"0B",X"76",X"0B",X"56",X"EB",X"7E",X"B8",X"28",X"25",X"0B", + X"0B",X"D9",X"3D",X"DD",X"28",X"02",X"30",X"DB",X"D9",X"1F",X"3F",X"E1",X"D9",X"2B",X"7E",X"DD", + X"2A",X"0B",X"66",X"FE",X"80",X"38",X"03",X"2A",X"0D",X"66",X"CE",X"27",X"E3",X"0F",X"E5",X"48", + X"15",X"3A",X"3C",X"65",X"E3",X"67",X"28",X"15",X"E3",X"47",X"28",X"05",X"0B",X"E3",X"57",X"28", + X"24",X"7E",X"F5",X"BE",X"04",X"28",X"D1",X"D9",X"F5",X"5F",X"07",X"1F",X"E1",X"7E",X"F5",X"BE", + X"03",X"28",X"C5",X"30",X"DA",X"67",X"F5",X"7E",X"05",X"FE",X"44",X"E0",X"F5",X"7E",X"01",X"09", + X"5D",X"1C",X"E5",X"48",X"15",X"7E",X"B9",X"38",X"03",X"79",X"3C",X"E1",X"F5",X"7E",X"05",X"01", + X"24",X"00",X"09",X"69",X"1C",X"ED",X"99",X"7E",X"F5",X"5F",X"05",X"AF",X"E1",X"34",X"36",X"34", + X"08",X"0A",X"08",X"16",X"32",X"16",X"14",X"30",X"14",X"24",X"26",X"24",X"10",X"12",X"10",X"04", + X"20",X"04",X"06",X"22",X"06",X"00",X"10",X"27",X"26",X"25",X"24",X"23",X"22",X"21",X"20",X"07", + X"06",X"05",X"04",X"03",X"02",X"01",X"F5",X"E3",X"06",X"7E",X"28",X"36",X"F5",X"E3",X"06",X"5E", + X"08",X"2A",X"3E",X"40",X"FD",X"BE",X"00",X"08",X"36",X"FD",X"1E",X"00",X"00",X"F5",X"E3",X"06", + X"DE",X"CD",X"09",X"85",X"0C",X"0A",X"35",X"66",X"C9",X"E1",X"FD",X"1E",X"00",X"00",X"CD",X"09", + X"E7",X"64",X"0A",X"35",X"66",X"C9",X"E1",X"FD",X"1C",X"00",X"30",X"DA",X"3E",X"40",X"FD",X"BE", + X"00",X"08",X"26",X"FD",X"1E",X"00",X"00",X"F5",X"E3",X"06",X"9E",X"F5",X"E3",X"06",X"BE",X"30", + X"F5",X"FD",X"1C",X"00",X"30",X"E3",X"2A",X"35",X"66",X"7D",X"FE",X"E7",X"08",X"20",X"F5",X"E3", + X"06",X"9E",X"F5",X"E3",X"06",X"BE",X"F5",X"7E",X"05",X"B8",X"E0",X"B9",X"E0",X"F5",X"58",X"05", + X"E1",X"FD",X"E3",X"02",X"66",X"08",X"52",X"FD",X"E3",X"02",X"56",X"28",X"0E",X"FD",X"7E",X"03", + X"FE",X"06",X"08",X"32",X"FD",X"1E",X"03",X"00",X"F5",X"7E",X"00",X"FE",X"23",X"28",X"19",X"3C", + X"F5",X"5F",X"00",X"09",X"E1",X"1D",X"E5",X"48",X"15",X"7E",X"F5",X"5F",X"05",X"E1",X"3C",X"FD", + X"5F",X"03",X"E1",X"F5",X"1E",X"05",X"07",X"F5",X"7E",X"01",X"12",X"F5",X"1E",X"01",X"00",X"F5", + X"1E",X"00",X"00",X"FD",X"1E",X"03",X"00",X"FD",X"1E",X"04",X"00",X"FD",X"E3",X"02",X"D6",X"E1", + X"FD",X"E3",X"02",X"E6",X"F5",X"1E",X"03",X"00",X"E1",X"FD",X"46",X"03",X"3A",X"63",X"67",X"B8", + X"38",X"05",X"04",X"FD",X"58",X"03",X"E1",X"F5",X"7E",X"03",X"FE",X"00",X"08",X"36",X"F5",X"CD", + X"CD",X"F5",X"C9",X"F5",X"7E",X"07",X"FE",X"FD",X"28",X"18",X"3A",X"D2",X"64",X"F5",X"46",X"03", + X"B8",X"F5",X"C9",X"E0",X"F5",X"7E",X"03",X"FE",X"00",X"E4",X"8A",X"1D",X"FD",X"7E",X"04",X"FE", + X"20",X"08",X"12",X"AF",X"FD",X"1E",X"04",X"00",X"F5",X"7E",X"05",X"FE",X"44",X"28",X"0D",X"C6", + X"04",X"F5",X"5F",X"05",X"E1",X"3C",X"FD",X"5F",X"04",X"E1",X"3A",X"D3",X"64",X"F5",X"46",X"04", + X"30",X"E6",X"D5",X"F5",X"CD",X"D1",X"01",X"20",X"00",X"ED",X"98",X"D1",X"CD",X"09",X"AE",X"65", + X"E3",X"C6",X"C9",X"E1",X"FD",X"1E",X"00",X"00",X"FD",X"1E",X"01",X"00",X"FD",X"1E",X"02",X"00", + X"FD",X"1E",X"03",X"00",X"32",X"F5",X"5F",X"01",X"E1",X"07",X"25",X"05",X"21",X"07",X"25",X"05", + X"21",X"07",X"25",X"05",X"21",X"17",X"35",X"15",X"31",X"17",X"35",X"15",X"31",X"17",X"35",X"15", + X"31",X"F5",X"E3",X"06",X"7E",X"28",X"1C",X"F5",X"7E",X"00",X"FE",X"04",X"18",X"28",X"F5",X"7E", + X"03",X"F5",X"BE",X"07",X"08",X"27",X"F5",X"1E",X"00",X"01",X"F5",X"E3",X"06",X"BE",X"3A",X"56", + X"66",X"3D",X"1A",X"56",X"66",X"09",X"61",X"66",X"E5",X"12",X"1A",X"F2",X"E8",X"1E",X"F5",X"0A", + X"8C",X"64",X"E5",X"1B",X"25",X"E1",X"F5",X"7E",X"04",X"30",X"D6",X"E3",X"46",X"C0",X"3A",X"33", + X"66",X"E3",X"47",X"28",X"3A",X"0B",X"7E",X"3D",X"5F",X"FE",X"00",X"C0",X"3A",X"66",X"67",X"5F", + X"2B",X"3A",X"56",X"66",X"FE",X"02",X"E0",X"3C",X"1A",X"56",X"66",X"F5",X"E3",X"06",X"FE",X"FD", + X"7E",X"00",X"F5",X"5F",X"00",X"3A",X"55",X"66",X"F5",X"5F",X"01",X"2B",X"FD",X"7E",X"00",X"FE", + X"02",X"28",X"12",X"FE",X"03",X"28",X"2A",X"7E",X"CE",X"F8",X"F5",X"5F",X"03",X"30",X"3F",X"3A", + X"66",X"67",X"0B",X"5F",X"E1",X"CD",X"7E",X"CE",X"F8",X"F5",X"5F",X"03",X"FD",X"7E",X"07",X"CE", + X"27",X"E3",X"0F",X"2A",X"0B",X"66",X"E5",X"48",X"15",X"7E",X"D6",X"24",X"F5",X"5F",X"07",X"30", + X"0F",X"CD",X"7E",X"CE",X"F8",X"F5",X"5F",X"03",X"FD",X"7E",X"07",X"CE",X"27",X"E3",X"0F",X"2A", + X"0B",X"66",X"E5",X"48",X"15",X"0B",X"7E",X"D6",X"24",X"F5",X"5F",X"07",X"30",X"22",X"2B",X"FD", + X"7E",X"00",X"FE",X"04",X"28",X"23",X"30",X"0D",X"C9",X"2B",X"7E",X"CE",X"F8",X"F5",X"5F",X"04", + X"E1",X"7E",X"CE",X"F8",X"F5",X"5F",X"04",X"FD",X"7E",X"07",X"CE",X"27",X"E3",X"0F",X"2A",X"0D", + X"66",X"E5",X"48",X"15",X"0B",X"3E",X"DB",X"46",X"90",X"F5",X"5F",X"07",X"E1",X"7E",X"CE",X"F8", + X"F5",X"5F",X"04",X"FD",X"7E",X"07",X"CE",X"27",X"E3",X"0F",X"2A",X"0D",X"66",X"E5",X"48",X"15", + X"3E",X"DB",X"46",X"90",X"F5",X"5F",X"07",X"E1",X"E3",X"C6",X"09",X"E1",X"65",X"E3",X"C6",X"E1", + X"F5",X"09",X"00",X"64",X"F5",X"E3",X"06",X"7E",X"28",X"27",X"F5",X"1E",X"00",X"01",X"F5",X"E3", + X"06",X"BE",X"F5",X"0A",X"8C",X"64",X"E5",X"1B",X"25",X"F5",X"09",X"20",X"64",X"F5",X"E3",X"06", + X"7E",X"28",X"27",X"F5",X"1E",X"00",X"01",X"F5",X"E3",X"06",X"BE",X"F5",X"0A",X"8C",X"64",X"E5", + X"1B",X"25",X"F5",X"09",X"10",X"64",X"F5",X"E3",X"06",X"7E",X"28",X"27",X"F5",X"1E",X"00",X"01", + X"F5",X"E3",X"06",X"BE",X"F5",X"0A",X"8C",X"64",X"E5",X"1B",X"25",X"F5",X"09",X"28",X"64",X"F5", + X"E3",X"06",X"7E",X"28",X"27",X"F5",X"1E",X"00",X"01",X"F5",X"E3",X"06",X"BE",X"F5",X"0A",X"8C", + X"64",X"E5",X"1B",X"25",X"F5",X"09",X"18",X"64",X"F5",X"E3",X"06",X"7E",X"28",X"27",X"F5",X"1E", + X"00",X"01",X"F5",X"E3",X"06",X"BE",X"F5",X"0A",X"8C",X"64",X"E5",X"1B",X"25",X"F5",X"09",X"38", + X"64",X"F5",X"E3",X"06",X"7E",X"28",X"27",X"F5",X"1E",X"00",X"01",X"F5",X"E3",X"06",X"BE",X"F5", + X"0A",X"8C",X"64",X"E5",X"1B",X"25",X"F5",X"09",X"40",X"64",X"F5",X"E3",X"06",X"7E",X"28",X"27", + X"F5",X"1E",X"00",X"01",X"F5",X"E3",X"06",X"BE",X"F5",X"0A",X"8C",X"64",X"E5",X"1B",X"25",X"F5", + X"09",X"60",X"64",X"F5",X"E3",X"06",X"7E",X"28",X"27",X"F5",X"1E",X"00",X"01",X"F5",X"E3",X"06", + X"BE",X"F5",X"0A",X"8C",X"64",X"E5",X"1B",X"25",X"AF",X"1A",X"56",X"66",X"E1",X"2A",X"CF",X"66", + X"3A",X"3E",X"67",X"06",X"04",X"E5",X"C5",X"3A",X"3A",X"3F",X"67",X"06",X"24",X"E5",X"C5",X"3A", + X"3A",X"40",X"67",X"06",X"10",X"E5",X"C5",X"3A",X"3A",X"41",X"67",X"06",X"04",X"E5",X"C5",X"3A", + X"E1",X"09",X"33",X"66",X"E3",X"86",X"E3",X"A6",X"2A",X"35",X"66",X"EB",X"FD",X"09",X"00",X"00", + X"FD",X"31",X"2A",X"D7",X"64",X"EB",X"F5",X"09",X"00",X"00",X"F5",X"31",X"F5",X"7E",X"07",X"FE", + X"80",X"D2",X"EC",X"38",X"F5",X"46",X"04",X"FD",X"7E",X"04",X"B8",X"F2",X"9F",X"38",X"F5",X"7E", + X"07",X"FD",X"46",X"07",X"B8",X"E2",X"5F",X"38",X"E5",X"D4",X"39",X"09",X"33",X"66",X"E3",X"66", + X"C4",X"B7",X"38",X"2A",X"29",X"66",X"7E",X"FD",X"46",X"04",X"2A",X"2B",X"66",X"DD",X"30",X"07", + X"0B",X"0B",X"D9",X"3D",X"DD",X"28",X"20",X"7E",X"B8",X"28",X"06",X"18",X"DB",X"30",X"02",X"2B", + X"2B",X"D9",X"F5",X"46",X"04",X"7E",X"B8",X"28",X"08",X"38",X"27",X"F5",X"1E",X"00",X"03",X"06", + X"10",X"26",X"12",X"E5",X"D6",X"1C",X"E5",X"F0",X"24",X"E1",X"F5",X"1E",X"00",X"02",X"06",X"24", + X"26",X"26",X"E5",X"D6",X"1C",X"E5",X"F0",X"24",X"E1",X"2B",X"7E",X"F5",X"5F",X"07",X"F5",X"1E", + X"05",X"44",X"F5",X"E3",X"06",X"FE",X"E1",X"09",X"33",X"66",X"E3",X"C6",X"F5",X"1E",X"00",X"03", + X"06",X"10",X"26",X"12",X"E5",X"D6",X"1C",X"E5",X"F0",X"24",X"E1",X"09",X"33",X"66",X"E3",X"C6", + X"F5",X"1E",X"00",X"02",X"06",X"24",X"26",X"26",X"E5",X"D6",X"1C",X"E5",X"F0",X"24",X"E1",X"FD", + X"7E",X"03",X"F5",X"46",X"03",X"B8",X"38",X"22",X"90",X"FE",X"21",X"D0",X"09",X"33",X"66",X"E3", + X"C6",X"E1",X"67",X"78",X"41",X"30",X"D9",X"F5",X"7E",X"07",X"FD",X"46",X"07",X"B8",X"E2",X"A3", + X"38",X"E5",X"D4",X"39",X"09",X"33",X"66",X"E3",X"66",X"C4",X"B7",X"38",X"2A",X"29",X"66",X"7E", + X"FD",X"46",X"04",X"2A",X"2B",X"66",X"DD",X"30",X"07",X"0B",X"0B",X"D9",X"3D",X"DD",X"28",X"07", + X"7E",X"B8",X"E2",X"41",X"38",X"18",X"DA",X"2B",X"2B",X"C3",X"41",X"38",X"F5",X"46",X"03",X"FD", + X"7E",X"03",X"B8",X"F2",X"B7",X"39",X"F5",X"7E",X"07",X"FD",X"46",X"07",X"B8",X"E2",X"77",X"39", + X"E5",X"D4",X"39",X"09",X"33",X"66",X"E3",X"66",X"C4",X"87",X"39",X"2A",X"29",X"66",X"7E",X"FD", + X"46",X"03",X"2A",X"2B",X"66",X"DD",X"30",X"07",X"0B",X"0B",X"D9",X"3D",X"DD",X"28",X"20",X"7E", + X"B8",X"28",X"06",X"18",X"DB",X"30",X"02",X"2B",X"2B",X"D9",X"F5",X"46",X"03",X"7E",X"B8",X"28", + X"08",X"38",X"27",X"F5",X"1E",X"00",X"04",X"06",X"04",X"26",X"20",X"E5",X"D6",X"1C",X"E5",X"F0", + X"24",X"E1",X"F5",X"1E",X"00",X"05",X"06",X"06",X"26",X"22",X"E5",X"D6",X"1C",X"E5",X"F0",X"24", + X"E1",X"2B",X"7E",X"F5",X"5F",X"07",X"F5",X"1E",X"05",X"44",X"F5",X"E3",X"06",X"FE",X"E1",X"09", + X"33",X"66",X"E3",X"C6",X"F5",X"1E",X"00",X"04",X"06",X"04",X"26",X"20",X"E5",X"D6",X"1C",X"E5", + X"F0",X"24",X"E1",X"09",X"33",X"66",X"E3",X"C6",X"F5",X"1E",X"00",X"05",X"06",X"06",X"26",X"22", + X"E5",X"D6",X"1C",X"E5",X"F0",X"24",X"E1",X"FD",X"7E",X"04",X"F5",X"46",X"04",X"B8",X"38",X"22", + X"90",X"FE",X"21",X"D0",X"09",X"33",X"66",X"E3",X"C6",X"E1",X"67",X"78",X"41",X"30",X"D9",X"F5", + X"7E",X"07",X"FD",X"46",X"07",X"B8",X"E2",X"5B",X"39",X"E5",X"D4",X"39",X"09",X"33",X"66",X"E3", + X"66",X"C4",X"87",X"39",X"2A",X"29",X"66",X"7E",X"FD",X"46",X"03",X"2A",X"2B",X"66",X"DD",X"30", + X"07",X"0B",X"0B",X"D9",X"3D",X"DD",X"28",X"07",X"7E",X"B8",X"E2",X"29",X"39",X"18",X"DA",X"2B", + X"2B",X"C3",X"29",X"39",X"2A",X"37",X"66",X"F5",X"7E",X"07",X"FE",X"80",X"38",X"03",X"2A",X"09", + X"66",X"CE",X"27",X"E3",X"0F",X"E3",X"0F",X"E5",X"48",X"15",X"0A",X"29",X"66",X"46",X"FD",X"7E", + X"07",X"0B",X"76",X"0B",X"56",X"EB",X"0A",X"2B",X"66",X"2B",X"66",X"B9",X"28",X"05",X"0B",X"0B", + X"10",X"F8",X"E1",X"09",X"33",X"66",X"E3",X"E6",X"E1",X"06",X"22",X"F5",X"7E",X"03",X"09",X"75", + X"3B",X"BE",X"28",X"06",X"0B",X"10",X"FA",X"C3",X"7C",X"3A",X"78",X"3E",X"22",X"90",X"2A",X"3C", + X"67",X"E3",X"0F",X"E3",X"0F",X"E5",X"48",X"15",X"F5",X"7E",X"04",X"46",X"B8",X"28",X"12",X"0B", + X"46",X"B8",X"28",X"25",X"0B",X"46",X"B8",X"28",X"20",X"0B",X"46",X"B8",X"28",X"03",X"C3",X"7C", + X"3A",X"1E",X"00",X"F5",X"1E",X"00",X"01",X"F5",X"E3",X"06",X"BE",X"1F",X"3F",X"ED",X"73",X"3C", + X"67",X"ED",X"52",X"EB",X"09",X"4F",X"3B",X"31",X"7E",X"2A",X"CF",X"66",X"E3",X"0F",X"E5",X"48", + X"15",X"76",X"1E",X"FF",X"0B",X"56",X"1E",X"FF",X"EB",X"1E",X"40",X"2A",X"53",X"66",X"ED",X"73", + X"67",X"66",X"31",X"0A",X"67",X"66",X"09",X"2C",X"01",X"0A",X"64",X"67",X"E1",X"A6",X"41",X"91", + X"41",X"59",X"42",X"6E",X"42",X"A0",X"41",X"2B",X"41",X"E6",X"40",X"D1",X"40",X"1C",X"41",X"97", + X"41",X"5F",X"42",X"D4",X"42",X"19",X"43",X"2E",X"43",X"E3",X"42",X"68",X"42",X"81",X"41",X"0C", + X"41",X"E0",X"40",X"6B",X"40",X"5C",X"40",X"D7",X"40",X"3B",X"41",X"B6",X"41",X"7E",X"42",X"F3", + X"42",X"1F",X"43",X"94",X"43",X"A3",X"43",X"28",X"43",X"C4",X"42",X"49",X"42",X"49",X"40",X"7E", + X"40",X"B6",X"43",X"81",X"43",X"76",X"0B",X"56",X"12",X"0B",X"10",X"F9",X"E1",X"3E",X"21",X"1A", + X"52",X"67",X"AF",X"1A",X"AA",X"64",X"1A",X"9A",X"64",X"1A",X"BA",X"64",X"1A",X"C2",X"64",X"1A", + X"E2",X"64",X"1A",X"D2",X"64",X"3E",X"02",X"1A",X"53",X"67",X"3E",X"20",X"1A",X"54",X"67",X"1A", + X"56",X"67",X"3E",X"20",X"1A",X"55",X"67",X"1A",X"71",X"67",X"3E",X"16",X"1A",X"57",X"67",X"1A", + X"73",X"67",X"3E",X"12",X"1A",X"70",X"67",X"1A",X"72",X"67",X"ED",X"73",X"54",X"67",X"E5",X"46", + X"3B",X"ED",X"73",X"56",X"67",X"E5",X"46",X"3B",X"ED",X"73",X"70",X"67",X"E5",X"46",X"3B",X"ED", + X"73",X"72",X"67",X"E5",X"46",X"3B",X"3A",X"53",X"67",X"C6",X"02",X"1A",X"53",X"67",X"06",X"20", + X"09",X"54",X"67",X"1D",X"0B",X"10",X"FC",X"3E",X"05",X"E5",X"63",X"15",X"3A",X"52",X"67",X"3D", + X"1A",X"52",X"67",X"08",X"C5",X"E1",X"E5",X"A7",X"14",X"09",X"54",X"3B",X"3A",X"53",X"67",X"47", + X"E5",X"B3",X"15",X"E1",X"2E",X"05",X"04",X"03",X"22",X"06",X"03",X"22",X"05",X"20",X"08",X"40", + X"70",X"58",X"A0",X"88",X"B8",X"F0",X"D8",X"08",X"10",X"37",X"0B",X"11",X"36",X"00",X"00",X"12", + X"04",X"27",X"35",X"13",X"05",X"26",X"34",X"06",X"00",X"03",X"25",X"07",X"01",X"02",X"24",X"14", + X"20",X"23",X"33",X"15",X"21",X"22",X"32",X"16",X"31",X"00",X"00",X"09",X"17",X"30",X"0A",X"20", + X"50",X"A0",X"D0",X"38",X"88",X"00",X"00",X"08",X"50",X"A0",X"B8",X"20",X"38",X"88",X"D0",X"08", + X"50",X"A0",X"B8",X"08",X"50",X"A0",X"B8",X"20",X"38",X"88",X"D0",X"08",X"50",X"A0",X"B8",X"38", + X"88",X"00",X"00",X"20",X"50",X"A0",X"D0",X"06",X"EF",X"3B",X"00",X"20",X"FB",X"3B",X"00",X"03", + X"23",X"3C",X"00",X"02",X"11",X"3C",X"00",X"02",X"15",X"3C",X"00",X"03",X"31",X"3C",X"00",X"22", + X"37",X"3C",X"00",X"22",X"37",X"3C",X"00",X"03",X"23",X"3C",X"00",X"02",X"1B",X"3C",X"00",X"02", + X"1F",X"3C",X"00",X"03",X"31",X"3C",X"00",X"20",X"3B",X"3C",X"00",X"06",X"63",X"3C",X"D8",X"FC", + X"DA",X"C4",X"DD",X"AC",X"FA",X"4C",X"FB",X"64",X"FD",X"14",X"D9",X"CC",X"DA",X"C4",X"DD",X"AC", + X"DE",X"94",X"DF",X"7C",X"FA",X"4C",X"FB",X"64",X"FC",X"2C",X"D8",X"FC",X"D9",X"CC",X"DA",X"C4", + X"DD",X"AC",X"DE",X"94",X"DF",X"7C",X"FA",X"4C",X"FB",X"64",X"FC",X"2C",X"FD",X"14",X"D8",X"FC", + X"D9",X"CC",X"DA",X"C4",X"DC",X"AC",X"DE",X"94",X"DF",X"7C",X"F9",X"4C",X"FB",X"64",X"FC",X"2C", + X"FD",X"14",X"DB",X"AC",X"DE",X"94",X"DF",X"7C",X"F8",X"4C",X"D9",X"CC",X"DA",X"C4",X"DB",X"AC", + X"DE",X"94",X"DF",X"7C",X"F8",X"4C",X"FB",X"64",X"FC",X"2C",X"D8",X"FC",X"DA",X"C4",X"DB",X"AC", + X"F8",X"4C",X"FB",X"64",X"FD",X"14",X"06",X"A6",X"3C",X"00",X"06",X"B2",X"3C",X"00",X"20",X"8E", + X"3C",X"00",X"03",X"9E",X"3C",X"00",X"02",X"BC",X"3C",X"00",X"03",X"C0",X"3C",X"00",X"06",X"C6", + X"3C",X"00",X"06",X"D2",X"3C",X"00",X"03",X"F6",X"3C",X"00",X"02",X"CC",X"3C",X"00",X"03",X"E8", + X"3C",X"00",X"20",X"EE",X"3C",X"00",X"06",X"FE",X"3C",X"00",X"06",X"22",X"3D",X"00",X"EB",X"02", + X"BB",X"06",X"8B",X"07",X"6B",X"20",X"53",X"25",X"0B",X"01",X"D3",X"02",X"BB",X"06",X"8B",X"07", + X"6B",X"20",X"53",X"24",X"3B",X"00",X"EB",X"01",X"D3",X"02",X"BB",X"06",X"8B",X"07",X"6B",X"20", + X"53",X"24",X"3B",X"25",X"0B",X"21",X"53",X"24",X"3B",X"25",X"0B",X"06",X"8B",X"07",X"6B",X"00", + X"EB",X"01",X"D3",X"03",X"BB",X"01",X"D3",X"03",X"BB",X"06",X"8B",X"07",X"6B",X"21",X"53",X"24", + X"3B",X"01",X"D3",X"04",X"BB",X"06",X"8B",X"07",X"6B",X"22",X"53",X"24",X"3B",X"22",X"53",X"24", + X"3B",X"25",X"0B",X"06",X"8B",X"07",X"6B",X"00",X"EB",X"01",X"D3",X"04",X"BB",X"00",X"EB",X"01", + X"D3",X"05",X"BB",X"06",X"8B",X"07",X"6B",X"23",X"53",X"24",X"3B",X"25",X"0B",X"01",X"D3",X"05", + X"BB",X"06",X"8B",X"07",X"6B",X"23",X"53",X"24",X"3B",X"00",X"EB",X"05",X"BB",X"06",X"8B",X"07", + X"6B",X"23",X"53",X"25",X"0B",X"14",X"FC",X"2C",X"CC",X"C4",X"FC",X"94",X"AC",X"4C",X"7C",X"14", + X"64",X"14",X"FC",X"14",X"FC",X"C4",X"FC",X"94",X"AC",X"4C",X"7C",X"14",X"64",X"2C",X"CC",X"14", + X"FC",X"0B",X"EB",X"3B",X"D3",X"0B",X"EB",X"0B",X"53",X"6B",X"8B",X"BB",X"EB",X"3B",X"D3",X"3B", + X"D3",X"0B",X"53",X"6B",X"8B",X"BB",X"EB",X"0B",X"EB",X"3B",X"D3",X"0B",X"EB",X"E1",X"E1",X"09", + X"57",X"66",X"0A",X"CF",X"66",X"09",X"EC",X"66",X"0A",X"3C",X"67",X"3A",X"42",X"67",X"1A",X"44", + X"67",X"E1",X"E1",X"09",X"B7",X"66",X"0A",X"CF",X"66",X"09",X"14",X"67",X"0A",X"3C",X"67",X"3A", + X"43",X"67",X"1A",X"44",X"67",X"E1",X"E1",X"09",X"7D",X"3A",X"11",X"57",X"66",X"01",X"60",X"00", + X"ED",X"98",X"09",X"A7",X"3B",X"11",X"EC",X"66",X"01",X"28",X"00",X"ED",X"98",X"3A",X"42",X"67", + X"3C",X"FE",X"24",X"08",X"02",X"3E",X"23",X"1A",X"42",X"67",X"1A",X"44",X"67",X"E5",X"E5",X"3A", + X"E1",X"09",X"7D",X"3A",X"11",X"B7",X"66",X"01",X"60",X"00",X"ED",X"98",X"09",X"A7",X"3B",X"11", + X"14",X"67",X"01",X"28",X"00",X"ED",X"98",X"3A",X"43",X"67",X"3C",X"FE",X"24",X"08",X"02",X"3E", + X"23",X"1A",X"43",X"67",X"1A",X"44",X"67",X"E5",X"E5",X"3A",X"E1",X"E1",X"45",X"47",X"47",X"67", + X"52",X"2C",X"43",X"67",X"50",X"71",X"52",X"61",X"47",X"60",X"54",X"08",X"19",X"39",X"38",X"1B", + X"54",X"45",X"64",X"63",X"67",X"08",X"61",X"66",X"43",X"B7",X"86",X"10",X"97",X"E5",X"52",X"54", + X"8A",X"09",X"96",X"10",X"C5",X"64",X"54",X"61",X"54",X"0B",X"12",X"A3",X"E5",X"71",X"53",X"91", + X"32",X"96",X"40",X"C2",X"55",X"53",X"66",X"09",X"F2",X"90",X"C7",X"66",X"61",X"52",X"54",X"53", + X"3E",X"08",X"95",X"C5",X"64",X"54",X"61",X"54",X"53",X"32",X"37",X"A4",X"E4",X"52",X"53",X"8F", + X"10",X"F1",X"38",X"C1",X"52",X"53",X"0B",X"15",X"F1",X"28",X"C5",X"43",X"41",X"50",X"53",X"0D", + X"37",X"A1",X"D0",X"53",X"78",X"00",X"F8",X"18",X"C1",X"64",X"53",X"C2",X"33",X"F1",X"08",X"D2", + X"60",X"53",X"9C",X"33",X"B7",X"E4",X"60",X"53",X"54",X"36",X"B6",X"D4",X"45",X"53",X"F6",X"33", + X"F0",X"C0",X"C7",X"45",X"53",X"94",X"00",X"B2",X"E6",X"67",X"61",X"54",X"43",X"45",X"53",X"CA", + X"14",X"8A",X"00",X"C6",X"43",X"53",X"79",X"37",X"D1",X"1F",X"D2",X"41",X"64",X"41",X"43",X"53", + X"9E",X"27",X"8F",X"C3",X"42",X"53",X"A0",X"37",X"F4",X"B0",X"42",X"D4",X"53",X"52",X"B2",X"00", + X"F7",X"C4",X"52",X"52",X"9B",X"36",X"D2",X"4F",X"C1",X"43",X"52",X"52",X"B8",X"00",X"D1",X"27", + X"C3",X"52",X"52",X"FE",X"35",X"F1",X"20",X"C1",X"52",X"52",X"C2",X"00",X"D1",X"37",X"D2",X"52", + X"CD",X"00",X"F1",X"30",X"C4",X"64",X"52",X"F6",X"00",X"D2",X"6F",X"C1",X"43",X"64",X"52",X"02", + X"0B",X"D1",X"07",X"C3",X"64",X"52",X"6B",X"37",X"F1",X"00",X"C1",X"64",X"52",X"6D",X"12",X"D1", + X"17",X"E4",X"52",X"20",X"01",X"F1",X"10",X"E6",X"54",X"45",X"52",X"13",X"17",X"D2",X"45",X"E1", + X"54",X"45",X"52",X"22",X"12",X"D2",X"65",X"D4",X"45",X"52",X"6C",X"32",X"D7",X"E1",X"C5",X"65", + X"55",X"53",X"45",X"52",X"01",X"01",X"8D",X"C5",X"56",X"52",X"45",X"53",X"45",X"52",X"33",X"36", + X"8C",X"01",X"D3",X"45",X"52",X"7A",X"12",X"F0",X"80",X"D4",X"41",X"45",X"50",X"45",X"52",X"40", + X"01",X"A7",X"D2",X"27",X"01",X"DB",X"E0",X"53",X"55",X"50",X"EC",X"0A",X"F6",X"C5",X"D0",X"67", + X"50",X"C4",X"37",X"F6",X"C1",X"E7",X"50",X"17",X"34",X"DA",X"08",X"C5",X"50",X"AB",X"32",X"DA", + X"28",X"C5",X"47",X"41",X"50",X"70",X"14",X"A0",X"30",X"D0",X"4B",X"01",X"DA",X"18",X"E1",X"54", + X"55",X"67",X"0F",X"0A",X"D2",X"8B",X"C4",X"54",X"55",X"67",X"26",X"0A",X"D2",X"AB",X"D4",X"55", + X"67",X"A4",X"01",X"C9",X"41",X"D2",X"61",X"54",X"67",X"74",X"01",X"D2",X"9B",X"D2",X"44",X"54", + X"67",X"7C",X"01",X"D2",X"BB",X"C7",X"52",X"67",X"85",X"0C",X"81",X"D2",X"67",X"E5",X"0B",X"F2", + X"98",X"F2",X"66",X"9C",X"10",X"DA",X"00",X"D0",X"67",X"66",X"02",X"0A",X"D1",X"00",X"D4",X"53", + X"61",X"64",X"67",X"66",X"42",X"0A",X"87",X"C7",X"45",X"66",X"E6",X"31",X"D2",X"44",X"D2",X"60", + X"43",X"66",X"23",X"32",X"B4",X"C3",X"66",X"2C",X"34",X"DA",X"10",X"C5",X"65",X"41",X"66",X"C0", + X"36",X"AB",X"C4",X"67",X"65",X"7D",X"33",X"B5",X"C7",X"45",X"65",X"EF",X"35",X"96",X"D8",X"C5", + X"65",X"A3",X"17",X"96",X"FF",X"E7",X"52",X"43",X"41",X"65",X"1A",X"33",X"91",X"E5",X"DD",X"16", + X"DA",X"38",X"E7",X"64",X"42",X"16",X"B1",X"D4",X"53",X"61",X"64",X"D9",X"11",X"86",X"D2",X"61", + X"44",X"64",X"9C",X"15",X"D2",X"98",X"E1",X"44",X"64",X"54",X"12",X"D2",X"88",X"D2",X"44",X"44", + X"64",X"DF",X"15",X"D2",X"B8",X"C4",X"44",X"64",X"5B",X"15",X"D2",X"A8",X"C4",X"64",X"14",X"02", + X"D0",X"E4",X"33",X"02",X"DD",X"05",X"D2",X"62",X"4E",X"16",X"D3",X"30",X"D0",X"62",X"1C",X"02", + X"D5",X"C3",X"F1",X"61",X"18",X"02",X"FC",X"08",X"F0",X"61",X"A1",X"0A",X"FD",X"08",X"C5",X"47"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/build_id.tcl b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/build_id.tcl new file mode 100644 index 00000000..938515d8 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/build_id.tcl @@ -0,0 +1,35 @@ +# ================================================================================ +# +# Build ID Verilog Module Script +# Jeff Wiencrot - 8/1/2011 +# +# Generates a Verilog module that contains a timestamp, +# from the current build. These values are available from the build_date, build_time, +# physical_address, and host_name output ports of the build_id module in the build_id.v +# Verilog source file. +# +# ================================================================================ + +proc generateBuildID_Verilog {} { + + # Get the timestamp (see: http://www.altera.com/support/examples/tcl/tcl-date-time-stamp.html) + set buildDate [ clock format [ clock seconds ] -format %y%m%d ] + set buildTime [ clock format [ clock seconds ] -format %H%M%S ] + + # Create a Verilog file for output + set outputFileName "rtl/build_id.v" + set outputFile [open $outputFileName "w"] + + # Output the Verilog source + puts $outputFile "`define BUILD_DATE \"$buildDate\"" + puts $outputFile "`define BUILD_TIME \"$buildTime\"" + close $outputFile + + # Send confirmation message to the Messages window + post_message "Generated build identification Verilog module: [pwd]/$outputFileName" + post_message "Date: $buildDate" + post_message "Time: $buildTime" +} + +# Comment out this line to prevent the process from automatically executing when the file is sourced: +generateBuildID_Verilog \ No newline at end of file diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/build_id.v b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/build_id.v new file mode 100644 index 00000000..dd597fbf --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/build_id.v @@ -0,0 +1,2 @@ +`define BUILD_DATE "190324" +`define BUILD_TIME "144533" diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80.vhd new file mode 100644 index 00000000..da01f6b4 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80.vhd @@ -0,0 +1,1080 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 300 started tidyup. Rmoved some auto_wait bits from 0247 which caused problems +-- +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0247 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0210 : Fixed wait and halt +-- +-- 0211 : Fixed Refresh addition and IM 1 +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0232 : Removed refresh address output for Mode > 1 and added DJNZ M1_n fix by Mike Johnson +-- +-- 0235 : Added clock enable and IM 2 fix by Mike Johnson +-- +-- 0237 : Changed 8080 I/O address output, added IntE output +-- +-- 0238 : Fixed (IX/IY+d) timing and 16 bit ADC and SBC zero flag +-- +-- 0240 : Added interrupt ack fix by Mike Johnson, changed (IX/IY+d) timing and changed flags in GB mode +-- +-- 0242 : Added I/O wait, fixed refresh address, moved some registers to RAM +-- +-- 0247 : Fixed bus req/ack cycle +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80 is + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic + ); +end T80; + +architecture rtl of T80 is + + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aZI : std_logic_vector(2 downto 0) := "110"; + + -- Registers + signal ACC, F : std_logic_vector(7 downto 0); + signal Ap, Fp : std_logic_vector(7 downto 0); + signal I : std_logic_vector(7 downto 0); + signal R : unsigned(7 downto 0); + signal SP, PC : unsigned(15 downto 0); + + signal RegDIH : std_logic_vector(7 downto 0); + signal RegDIL : std_logic_vector(7 downto 0); + signal RegBusA : std_logic_vector(15 downto 0); + signal RegBusB : std_logic_vector(15 downto 0); + signal RegBusC : std_logic_vector(15 downto 0); + signal RegAddrA_r : std_logic_vector(2 downto 0); + signal RegAddrA : std_logic_vector(2 downto 0); + signal RegAddrB_r : std_logic_vector(2 downto 0); + signal RegAddrB : std_logic_vector(2 downto 0); + signal RegAddrC : std_logic_vector(2 downto 0); + signal RegWEH : std_logic; + signal RegWEL : std_logic; + signal Alternate : std_logic; + + -- Help Registers + signal TmpAddr : std_logic_vector(15 downto 0); -- Temporary address register + signal IR : std_logic_vector(7 downto 0); -- Instruction register + signal ISet : std_logic_vector(1 downto 0); -- Instruction set selector + signal RegBusA_r : std_logic_vector(15 downto 0); + + signal ID16 : signed(15 downto 0); + signal Save_Mux : std_logic_vector(7 downto 0); + + signal TState : unsigned(2 downto 0); + signal MCycle : std_logic_vector(2 downto 0); + signal IntE_FF1 : std_logic; + signal IntE_FF2 : std_logic; + signal Halt_FF : std_logic; + signal BusReq_s : std_logic; + signal BusAck : std_logic; + signal ClkEn : std_logic; + signal NMI_s : std_logic; + signal INT_s : std_logic; + signal IStatus : std_logic_vector(1 downto 0); + + signal DI_Reg : std_logic_vector(7 downto 0); + signal T_Res : std_logic; + signal XY_State : std_logic_vector(1 downto 0); + signal Pre_XY_F_M : std_logic_vector(2 downto 0); + signal NextIs_XY_Fetch : std_logic; + signal XY_Ind : std_logic; + signal No_BTR : std_logic; + signal BTR_r : std_logic; + signal Auto_Wait : std_logic; + signal Auto_Wait_t1 : std_logic; + signal Auto_Wait_t2 : std_logic; + signal IncDecZ : std_logic; + + -- ALU signals + signal BusB : std_logic_vector(7 downto 0); + signal BusA : std_logic_vector(7 downto 0); + signal ALU_Q : std_logic_vector(7 downto 0); + signal F_Out : std_logic_vector(7 downto 0); + + -- Registered micro code outputs + signal Read_To_Reg_r : std_logic_vector(4 downto 0); + signal Arith16_r : std_logic; + signal Z16_r : std_logic; + signal ALU_Op_r : std_logic_vector(3 downto 0); + signal Save_ALU_r : std_logic; + signal PreserveC_r : std_logic; + signal MCycles : std_logic_vector(2 downto 0); + + -- Micro code outputs + signal MCycles_d : std_logic_vector(2 downto 0); + signal TStates : std_logic_vector(2 downto 0); + signal IntCycle : std_logic; + signal NMICycle : std_logic; + signal Inc_PC : std_logic; + signal Inc_WZ : std_logic; + signal IncDec_16 : std_logic_vector(3 downto 0); + signal Prefix : std_logic_vector(1 downto 0); + signal Read_To_Acc : std_logic; + signal Read_To_Reg : std_logic; + signal Set_BusB_To : std_logic_vector(3 downto 0); + signal Set_BusA_To : std_logic_vector(3 downto 0); + signal ALU_Op : std_logic_vector(3 downto 0); + signal Save_ALU : std_logic; + signal PreserveC : std_logic; + signal Arith16 : std_logic; + signal Set_Addr_To : std_logic_vector(2 downto 0); + signal Jump : std_logic; + signal JumpE : std_logic; + signal JumpXY : std_logic; + signal Call : std_logic; + signal RstP : std_logic; + signal LDZ : std_logic; + signal LDW : std_logic; + signal LDSPHL : std_logic; + signal IORQ_i : std_logic; + signal Special_LD : std_logic_vector(2 downto 0); + signal ExchangeDH : std_logic; + signal ExchangeRp : std_logic; + signal ExchangeAF : std_logic; + signal ExchangeRS : std_logic; + signal I_DJNZ : std_logic; + signal I_CPL : std_logic; + signal I_CCF : std_logic; + signal I_SCF : std_logic; + signal I_RETN : std_logic; + signal I_BT : std_logic; + signal I_BC : std_logic; + signal I_BTR : std_logic; + signal I_RLD : std_logic; + signal I_RRD : std_logic; + signal I_INRC : std_logic; + signal SetDI : std_logic; + signal SetEI : std_logic; + signal IMode : std_logic_vector(1 downto 0); + signal Halt : std_logic; + +begin + + mcode : T80_MCode + generic map( + Mode => Mode, + Flag_C => Flag_C, + Flag_N => Flag_N, + Flag_P => Flag_P, + Flag_X => Flag_X, + Flag_H => Flag_H, + Flag_Y => Flag_Y, + Flag_Z => Flag_Z, + Flag_S => Flag_S) + port map( + IR => IR, + ISet => ISet, + MCycle => MCycle, + F => F, + NMICycle => NMICycle, + IntCycle => IntCycle, + MCycles => MCycles_d, + TStates => TStates, + Prefix => Prefix, + Inc_PC => Inc_PC, + Inc_WZ => Inc_WZ, + IncDec_16 => IncDec_16, + Read_To_Acc => Read_To_Acc, + Read_To_Reg => Read_To_Reg, + Set_BusB_To => Set_BusB_To, + Set_BusA_To => Set_BusA_To, + ALU_Op => ALU_Op, + Save_ALU => Save_ALU, + PreserveC => PreserveC, + Arith16 => Arith16, + Set_Addr_To => Set_Addr_To, + IORQ => IORQ_i, + Jump => Jump, + JumpE => JumpE, + JumpXY => JumpXY, + Call => Call, + RstP => RstP, + LDZ => LDZ, + LDW => LDW, + LDSPHL => LDSPHL, + Special_LD => Special_LD, + ExchangeDH => ExchangeDH, + ExchangeRp => ExchangeRp, + ExchangeAF => ExchangeAF, + ExchangeRS => ExchangeRS, + I_DJNZ => I_DJNZ, + I_CPL => I_CPL, + I_CCF => I_CCF, + I_SCF => I_SCF, + I_RETN => I_RETN, + I_BT => I_BT, + I_BC => I_BC, + I_BTR => I_BTR, + I_RLD => I_RLD, + I_RRD => I_RRD, + I_INRC => I_INRC, + SetDI => SetDI, + SetEI => SetEI, + IMode => IMode, + Halt => Halt, + NoRead => NoRead, + Write => Write); + + alu : T80_ALU + generic map( + Mode => Mode, + Flag_C => Flag_C, + Flag_N => Flag_N, + Flag_P => Flag_P, + Flag_X => Flag_X, + Flag_H => Flag_H, + Flag_Y => Flag_Y, + Flag_Z => Flag_Z, + Flag_S => Flag_S) + port map( + Arith16 => Arith16_r, + Z16 => Z16_r, + ALU_Op => ALU_Op_r, + IR => IR(5 downto 0), + ISet => ISet, + BusA => BusA, + BusB => BusB, + F_In => F, + Q => ALU_Q, + F_Out => F_Out); + + ClkEn <= CEN and not BusAck; + + T_Res <= '1' when TState = unsigned(TStates) else '0'; + + NextIs_XY_Fetch <= '1' when XY_State /= "00" and XY_Ind = '0' and + ((Set_Addr_To = aXY) or + (MCycle = "001" and IR = "11001011") or + (MCycle = "001" and IR = "00110110")) else '0'; + + Save_Mux <= BusB when ExchangeRp = '1' else + DI_Reg when Save_ALU_r = '0' else + ALU_Q; + + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + PC <= (others => '0'); -- Program Counter + A <= (others => '0'); + TmpAddr <= (others => '0'); + IR <= "00000000"; + ISet <= "00"; + XY_State <= "00"; + IStatus <= "00"; + MCycles <= "000"; + DO <= "00000000"; + + ACC <= (others => '1'); + F <= (others => '1'); + Ap <= (others => '1'); + Fp <= (others => '1'); + I <= (others => '0'); + R <= (others => '0'); + SP <= (others => '1'); + Alternate <= '0'; + + Read_To_Reg_r <= "00000"; + F <= (others => '1'); + Arith16_r <= '0'; + BTR_r <= '0'; + Z16_r <= '0'; + ALU_Op_r <= "0000"; + Save_ALU_r <= '0'; + PreserveC_r <= '0'; + XY_Ind <= '0'; + + elsif CLK_n'event and CLK_n = '1' then + + if ClkEn = '1' then + + ALU_Op_r <= "0000"; + Save_ALU_r <= '0'; + Read_To_Reg_r <= "00000"; + + MCycles <= MCycles_d; + + if IMode /= "11" then + IStatus <= IMode; + end if; + + Arith16_r <= Arith16; + PreserveC_r <= PreserveC; + if ISet = "10" and ALU_OP(2) = '0' and ALU_OP(0) = '1' and MCycle = "011" then + Z16_r <= '1'; + else + Z16_r <= '0'; + end if; + + if MCycle = "001" and TState(2) = '0' then + -- MCycle = 1 and TState = 1, 2, or 3 + + if TState = 2 and Wait_n = '1' then + if Mode < 2 then + A(7 downto 0) <= std_logic_vector(R); + A(15 downto 8) <= I; + R(6 downto 0) <= R(6 downto 0) + 1; + end if; + + if Jump = '0' and Call = '0' and NMICycle = '0' and IntCycle = '0' and not (Halt_FF = '1' or Halt = '1') then + PC <= PC + 1; + end if; + + if IntCycle = '1' and IStatus = "01" then + IR <= "11111111"; + elsif Halt_FF = '1' or (IntCycle = '1' and IStatus = "10") or NMICycle = '1' then + IR <= "00000000"; + else + IR <= DInst; + end if; + + ISet <= "00"; + if Prefix /= "00" then + if Prefix = "11" then + if IR(5) = '1' then + XY_State <= "10"; + else + XY_State <= "01"; + end if; + else + if Prefix = "10" then + XY_State <= "00"; + XY_Ind <= '0'; + end if; + ISet <= Prefix; + end if; + else + XY_State <= "00"; + XY_Ind <= '0'; + end if; + end if; + + else + -- either (MCycle > 1) OR (MCycle = 1 AND TState > 3) + + if MCycle = "110" then + XY_Ind <= '1'; + if Prefix = "01" then + ISet <= "01"; + end if; + end if; + + if T_Res = '1' then + BTR_r <= (I_BT or I_BC or I_BTR) and not No_BTR; + if Jump = '1' then + A(15 downto 8) <= DI_Reg; + A(7 downto 0) <= TmpAddr(7 downto 0); + PC(15 downto 8) <= unsigned(DI_Reg); + PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0)); + elsif JumpXY = '1' then + A <= RegBusC; + PC <= unsigned(RegBusC); + elsif Call = '1' or RstP = '1' then + A <= TmpAddr; + PC <= unsigned(TmpAddr); + elsif MCycle = MCycles and NMICycle = '1' then + A <= "0000000001100110"; + PC <= "0000000001100110"; + elsif MCycle = "011" and IntCycle = '1' and IStatus = "10" then + A(15 downto 8) <= I; + A(7 downto 0) <= TmpAddr(7 downto 0); + PC(15 downto 8) <= unsigned(I); + PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0)); + else + case Set_Addr_To is + when aXY => + if XY_State = "00" then + A <= RegBusC; + else + if NextIs_XY_Fetch = '1' then + A <= std_logic_vector(PC); + else + A <= TmpAddr; + end if; + end if; + when aIOA => + if Mode = 3 then + -- Memory map I/O on GBZ80 + A(15 downto 8) <= (others => '1'); + elsif Mode = 2 then + -- Duplicate I/O address on 8080 + A(15 downto 8) <= DI_Reg; + else + A(15 downto 8) <= ACC; + end if; + A(7 downto 0) <= DI_Reg; + when aSP => + A <= std_logic_vector(SP); + when aBC => + if Mode = 3 and IORQ_i = '1' then + -- Memory map I/O on GBZ80 + A(15 downto 8) <= (others => '1'); + A(7 downto 0) <= RegBusC(7 downto 0); + else + A <= RegBusC; + end if; + when aDE => + A <= RegBusC; + when aZI => + if Inc_WZ = '1' then + A <= std_logic_vector(unsigned(TmpAddr) + 1); + else + A(15 downto 8) <= DI_Reg; + A(7 downto 0) <= TmpAddr(7 downto 0); + end if; + when others => + A <= std_logic_vector(PC); + end case; + end if; + + Save_ALU_r <= Save_ALU; + ALU_Op_r <= ALU_Op; + + if I_CPL = '1' then + -- CPL + ACC <= not ACC; + F(Flag_Y) <= not ACC(5); + F(Flag_H) <= '1'; + F(Flag_X) <= not ACC(3); + F(Flag_N) <= '1'; + end if; + if I_CCF = '1' then + -- CCF + F(Flag_C) <= not F(Flag_C); + F(Flag_Y) <= ACC(5); + F(Flag_H) <= F(Flag_C); + F(Flag_X) <= ACC(3); + F(Flag_N) <= '0'; + end if; + if I_SCF = '1' then + -- SCF + F(Flag_C) <= '1'; + F(Flag_Y) <= ACC(5); + F(Flag_H) <= '0'; + F(Flag_X) <= ACC(3); + F(Flag_N) <= '0'; + end if; + end if; + + if TState = 2 and Wait_n = '1' then + if ISet = "01" and MCycle = "111" then + IR <= DInst; + end if; + if JumpE = '1' then + PC <= unsigned(signed(PC) + signed(DI_Reg)); + elsif Inc_PC = '1' then + PC <= PC + 1; + end if; + if BTR_r = '1' then + PC <= PC - 2; + end if; + if RstP = '1' then + TmpAddr <= (others =>'0'); + TmpAddr(5 downto 3) <= IR(5 downto 3); + end if; + end if; + if TState = 3 and MCycle = "110" then + TmpAddr <= std_logic_vector(signed(RegBusC) + signed(DI_Reg)); + end if; + + if (TState = 2 and Wait_n = '1') or (TState = 4 and MCycle = "001") then + if IncDec_16(2 downto 0) = "111" then + if IncDec_16(3) = '1' then + SP <= SP - 1; + else + SP <= SP + 1; + end if; + end if; + end if; + + if LDSPHL = '1' then + SP <= unsigned(RegBusC); + end if; + if ExchangeAF = '1' then + Ap <= ACC; + ACC <= Ap; + Fp <= F; + F <= Fp; + end if; + if ExchangeRS = '1' then + Alternate <= not Alternate; + end if; + end if; + + if TState = 3 then + if LDZ = '1' then + TmpAddr(7 downto 0) <= DI_Reg; + end if; + if LDW = '1' then + TmpAddr(15 downto 8) <= DI_Reg; + end if; + + if Special_LD(2) = '1' then + case Special_LD(1 downto 0) is + when "00" => + ACC <= I; + F(Flag_P) <= IntE_FF2; + when "01" => + ACC <= std_logic_vector(R); + F(Flag_P) <= IntE_FF2; + when "10" => + I <= ACC; + when others => + R <= unsigned(ACC); + end case; + end if; + end if; + + if (I_DJNZ = '0' and Save_ALU_r = '1') or ALU_Op_r = "1001" then + if Mode = 3 then + F(6) <= F_Out(6); + F(5) <= F_Out(5); + F(7) <= F_Out(7); + if PreserveC_r = '0' then + F(4) <= F_Out(4); + end if; + else + F(7 downto 1) <= F_Out(7 downto 1); + if PreserveC_r = '0' then + F(Flag_C) <= F_Out(0); + end if; + end if; + end if; + if T_Res = '1' and I_INRC = '1' then + F(Flag_H) <= '0'; + F(Flag_N) <= '0'; + if DI_Reg(7 downto 0) = "00000000" then + F(Flag_Z) <= '1'; + else + F(Flag_Z) <= '0'; + end if; + F(Flag_S) <= DI_Reg(7); + F(Flag_P) <= not (DI_Reg(0) xor DI_Reg(1) xor DI_Reg(2) xor DI_Reg(3) xor + DI_Reg(4) xor DI_Reg(5) xor DI_Reg(6) xor DI_Reg(7)); + end if; + + if TState = 1 then + DO <= BusB; + if I_RLD = '1' then + DO(3 downto 0) <= BusA(3 downto 0); + DO(7 downto 4) <= BusB(3 downto 0); + end if; + if I_RRD = '1' then + DO(3 downto 0) <= BusB(7 downto 4); + DO(7 downto 4) <= BusA(3 downto 0); + end if; + end if; + + if T_Res = '1' then + Read_To_Reg_r(3 downto 0) <= Set_BusA_To; + Read_To_Reg_r(4) <= Read_To_Reg; + if Read_To_Acc = '1' then + Read_To_Reg_r(3 downto 0) <= "0111"; + Read_To_Reg_r(4) <= '1'; + end if; + end if; + + if TState = 1 and I_BT = '1' then + F(Flag_X) <= ALU_Q(3); + F(Flag_Y) <= ALU_Q(1); + F(Flag_H) <= '0'; + F(Flag_N) <= '0'; + end if; + if I_BC = '1' or I_BT = '1' then + F(Flag_P) <= IncDecZ; + end if; + + if (TState = 1 and Save_ALU_r = '0') or + (Save_ALU_r = '1' and ALU_OP_r /= "0111") then + case Read_To_Reg_r is + when "10111" => + ACC <= Save_Mux; + when "10110" => + DO <= Save_Mux; + when "11000" => + SP(7 downto 0) <= unsigned(Save_Mux); + when "11001" => + SP(15 downto 8) <= unsigned(Save_Mux); + when "11011" => + F <= Save_Mux; + when others => + end case; + end if; + + end if; + + end if; + + end process; + +--------------------------------------------------------------------------- +-- +-- BC('), DE('), HL('), IX and IY +-- +--------------------------------------------------------------------------- + process (CLK_n) + begin + if CLK_n'event and CLK_n = '1' then + if ClkEn = '1' then + -- Bus A / Write + RegAddrA_r <= Alternate & Set_BusA_To(2 downto 1); + if XY_Ind = '0' and XY_State /= "00" and Set_BusA_To(2 downto 1) = "10" then + RegAddrA_r <= XY_State(1) & "11"; + end if; + + -- Bus B + RegAddrB_r <= Alternate & Set_BusB_To(2 downto 1); + if XY_Ind = '0' and XY_State /= "00" and Set_BusB_To(2 downto 1) = "10" then + RegAddrB_r <= XY_State(1) & "11"; + end if; + + -- Address from register + RegAddrC <= Alternate & Set_Addr_To(1 downto 0); + -- Jump (HL), LD SP,HL + if (JumpXY = '1' or LDSPHL = '1') then + RegAddrC <= Alternate & "10"; + end if; + if ((JumpXY = '1' or LDSPHL = '1') and XY_State /= "00") or (MCycle = "110") then + RegAddrC <= XY_State(1) & "11"; + end if; + + if I_DJNZ = '1' and Save_ALU_r = '1' and Mode < 2 then + IncDecZ <= F_Out(Flag_Z); + end if; + if (TState = 2 or (TState = 3 and MCycle = "001")) and IncDec_16(2 downto 0) = "100" then + if ID16 = 0 then + IncDecZ <= '0'; + else + IncDecZ <= '1'; + end if; + end if; + + RegBusA_r <= RegBusA; + end if; + end if; + end process; + + RegAddrA <= + -- 16 bit increment/decrement + Alternate & IncDec_16(1 downto 0) when (TState = 2 or + (TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and XY_State = "00" else + XY_State(1) & "11" when (TState = 2 or + (TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and IncDec_16(1 downto 0) = "10" else + -- EX HL,DL + Alternate & "10" when ExchangeDH = '1' and TState = 3 else + Alternate & "01" when ExchangeDH = '1' and TState = 4 else + -- Bus A / Write + RegAddrA_r; + + RegAddrB <= + -- EX HL,DL + Alternate & "01" when ExchangeDH = '1' and TState = 3 else + -- Bus B + RegAddrB_r; + + ID16 <= signed(RegBusA) - 1 when IncDec_16(3) = '1' else + signed(RegBusA) + 1; + + process (Save_ALU_r, Auto_Wait_t1, ALU_OP_r, Read_To_Reg_r, + ExchangeDH, IncDec_16, MCycle, TState, Wait_n) + begin + RegWEH <= '0'; + RegWEL <= '0'; + if (TState = 1 and Save_ALU_r = '0') or + (Save_ALU_r = '1' and ALU_OP_r /= "0111") then + case Read_To_Reg_r is + when "10000" | "10001" | "10010" | "10011" | "10100" | "10101" => + RegWEH <= not Read_To_Reg_r(0); + RegWEL <= Read_To_Reg_r(0); + when others => + end case; + end if; + + if ExchangeDH = '1' and (TState = 3 or TState = 4) then + RegWEH <= '1'; + RegWEL <= '1'; + end if; + + if IncDec_16(2) = '1' and ((TState = 2 and Wait_n = '1' and MCycle /= "001") or (TState = 3 and MCycle = "001")) then + case IncDec_16(1 downto 0) is + when "00" | "01" | "10" => + RegWEH <= '1'; + RegWEL <= '1'; + when others => + end case; + end if; + end process; + + process (Save_Mux, RegBusB, RegBusA_r, ID16, + ExchangeDH, IncDec_16, MCycle, TState, Wait_n) + begin + RegDIH <= Save_Mux; + RegDIL <= Save_Mux; + + if ExchangeDH = '1' and TState = 3 then + RegDIH <= RegBusB(15 downto 8); + RegDIL <= RegBusB(7 downto 0); + end if; + if ExchangeDH = '1' and TState = 4 then + RegDIH <= RegBusA_r(15 downto 8); + RegDIL <= RegBusA_r(7 downto 0); + end if; + + if IncDec_16(2) = '1' and ((TState = 2 and MCycle /= "001") or (TState = 3 and MCycle = "001")) then + RegDIH <= std_logic_vector(ID16(15 downto 8)); + RegDIL <= std_logic_vector(ID16(7 downto 0)); + end if; + end process; + + Regs : T80_Reg + port map( + Clk => CLK_n, + CEN => ClkEn, + WEH => RegWEH, + WEL => RegWEL, + AddrA => RegAddrA, + AddrB => RegAddrB, + AddrC => RegAddrC, + DIH => RegDIH, + DIL => RegDIL, + DOAH => RegBusA(15 downto 8), + DOAL => RegBusA(7 downto 0), + DOBH => RegBusB(15 downto 8), + DOBL => RegBusB(7 downto 0), + DOCH => RegBusC(15 downto 8), + DOCL => RegBusC(7 downto 0)); + +--------------------------------------------------------------------------- +-- +-- Buses +-- +--------------------------------------------------------------------------- + process (CLK_n) + begin + if CLK_n'event and CLK_n = '1' then + if ClkEn = '1' then + case Set_BusB_To is + when "0111" => + BusB <= ACC; + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" => + if Set_BusB_To(0) = '1' then + BusB <= RegBusB(7 downto 0); + else + BusB <= RegBusB(15 downto 8); + end if; + when "0110" => + BusB <= DI_Reg; + when "1000" => + BusB <= std_logic_vector(SP(7 downto 0)); + when "1001" => + BusB <= std_logic_vector(SP(15 downto 8)); + when "1010" => + BusB <= "00000001"; + when "1011" => + BusB <= F; + when "1100" => + BusB <= std_logic_vector(PC(7 downto 0)); + when "1101" => + BusB <= std_logic_vector(PC(15 downto 8)); + when "1110" => + BusB <= "00000000"; + when others => + BusB <= "--------"; + end case; + + case Set_BusA_To is + when "0111" => + BusA <= ACC; + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" => + if Set_BusA_To(0) = '1' then + BusA <= RegBusA(7 downto 0); + else + BusA <= RegBusA(15 downto 8); + end if; + when "0110" => + BusA <= DI_Reg; + when "1000" => + BusA <= std_logic_vector(SP(7 downto 0)); + when "1001" => + BusA <= std_logic_vector(SP(15 downto 8)); + when "1010" => + BusA <= "00000000"; + when others => + BusB <= "--------"; + end case; + end if; + end if; + end process; + +--------------------------------------------------------------------------- +-- +-- Generate external control signals +-- +--------------------------------------------------------------------------- + process (RESET_n,CLK_n) + begin + if RESET_n = '0' then + RFSH_n <= '1'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + if MCycle = "001" and ((TState = 2 and Wait_n = '1') or TState = 3) then + RFSH_n <= '0'; + else + RFSH_n <= '1'; + end if; + end if; + end if; + end process; + + MC <= std_logic_vector(MCycle); + TS <= std_logic_vector(TState); + DI_Reg <= DI; + HALT_n <= not Halt_FF; + BUSAK_n <= not BusAck; + IntCycle_n <= not IntCycle; + IntE <= IntE_FF1; + IORQ <= IORQ_i; + Stop <= I_DJNZ; + +------------------------------------------------------------------------- +-- +-- Syncronise inputs +-- +------------------------------------------------------------------------- + process (RESET_n, CLK_n) + variable OldNMI_n : std_logic; + begin + if RESET_n = '0' then + BusReq_s <= '0'; + INT_s <= '0'; + NMI_s <= '0'; + OldNMI_n := '0'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + BusReq_s <= not BUSRQ_n; + INT_s <= not INT_n; + if NMICycle = '1' then + NMI_s <= '0'; + elsif NMI_n = '0' and OldNMI_n = '1' then + NMI_s <= '1'; + end if; + OldNMI_n := NMI_n; + end if; + end if; + end process; + +------------------------------------------------------------------------- +-- +-- Main state machine +-- +------------------------------------------------------------------------- + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + MCycle <= "001"; + TState <= "000"; + Pre_XY_F_M <= "000"; + Halt_FF <= '0'; + BusAck <= '0'; + NMICycle <= '0'; + IntCycle <= '0'; + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + No_BTR <= '0'; + Auto_Wait_t1 <= '0'; + Auto_Wait_t2 <= '0'; + M1_n <= '1'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + Auto_Wait_t1 <= Auto_Wait; + Auto_Wait_t2 <= Auto_Wait_t1; + No_BTR <= (I_BT and (not IR(4) or not F(Flag_P))) or + (I_BC and (not IR(4) or F(Flag_Z) or not F(Flag_P))) or + (I_BTR and (not IR(4) or F(Flag_Z))); + if TState = 2 then + if SetEI = '1' then + IntE_FF1 <= '1'; + IntE_FF2 <= '1'; + end if; + if I_RETN = '1' then + IntE_FF1 <= IntE_FF2; + end if; + end if; + if TState = 3 then + if SetDI = '1' then + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + end if; + end if; + if IntCycle = '1' or NMICycle = '1' then + Halt_FF <= '0'; + end if; + if MCycle = "001" and TState = 2 and Wait_n = '1' then + M1_n <= '1'; + end if; + if BusReq_s = '1' and BusAck = '1' then + else + BusAck <= '0'; + if TState = 2 and Wait_n = '0' then + elsif T_Res = '1' then + if Halt = '1' then + Halt_FF <= '1'; + end if; + if BusReq_s = '1' then + BusAck <= '1'; + else + TState <= "001"; + if NextIs_XY_Fetch = '1' then + MCycle <= "110"; + Pre_XY_F_M <= MCycle; + if IR = "00110110" and Mode = 0 then + Pre_XY_F_M <= "010"; + end if; + elsif (MCycle = "111") or + (MCycle = "110" and Mode = 1 and ISet /= "01") then + MCycle <= std_logic_vector(unsigned(Pre_XY_F_M) + 1); + elsif (MCycle = MCycles) or + No_BTR = '1' or + (MCycle = "010" and I_DJNZ = '1' and IncDecZ = '1') then + M1_n <= '0'; + MCycle <= "001"; + IntCycle <= '0'; + NMICycle <= '0'; + if NMI_s = '1' and Prefix = "00" then + NMICycle <= '1'; + IntE_FF1 <= '0'; + elsif (IntE_FF1 = '1' and INT_s = '1') and Prefix = "00" and SetEI = '0' then + IntCycle <= '1'; + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + end if; + else + MCycle <= std_logic_vector(unsigned(MCycle) + 1); + end if; + end if; + else + if Auto_Wait = '1' nand Auto_Wait_t2 = '0' then + + TState <= TState + 1; + end if; + end if; + end if; + if TState = 0 then + M1_n <= '0'; + end if; + end if; + end if; + end process; + + process (IntCycle, NMICycle, MCycle) + begin + Auto_Wait <= '0'; + if IntCycle = '1' or NMICycle = '1' then + if MCycle = "001" then + Auto_Wait <= '1'; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_ALU.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_ALU.vhd new file mode 100644 index 00000000..95c98dab --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_ALU.vhd @@ -0,0 +1,371 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 301 parity flag is just parity for 8080, also overflow for Z80, by Sean Riddle +-- Ver 300 started tidyup +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0247 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0238 : Fixed zero flag for 16 bit SBC and ADC +-- +-- 0240 : Added GB operations +-- +-- 0242 : Cleanup +-- +-- 0247 : Cleanup +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; + +entity T80_ALU is + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) + ); +end T80_ALU; + +architecture rtl of T80_ALU is + + procedure AddSub(A : std_logic_vector; + B : std_logic_vector; + Sub : std_logic; + Carry_In : std_logic; + signal Res : out std_logic_vector; + signal Carry : out std_logic) is + + variable B_i : unsigned(A'length - 1 downto 0); + variable Res_i : unsigned(A'length + 1 downto 0); + begin + if Sub = '1' then + B_i := not unsigned(B); + else + B_i := unsigned(B); + end if; + + Res_i := unsigned("0" & A & Carry_In) + unsigned("0" & B_i & "1"); + Carry <= Res_i(A'length + 1); + Res <= std_logic_vector(Res_i(A'length downto 1)); + end; + + -- AddSub variables (temporary signals) + signal UseCarry : std_logic; + signal Carry7_v : std_logic; + signal Overflow_v : std_logic; + signal HalfCarry_v : std_logic; + signal Carry_v : std_logic; + signal Q_v : std_logic_vector(7 downto 0); + + signal BitMask : std_logic_vector(7 downto 0); + +begin + + with IR(5 downto 3) select BitMask <= "00000001" when "000", + "00000010" when "001", + "00000100" when "010", + "00001000" when "011", + "00010000" when "100", + "00100000" when "101", + "01000000" when "110", + "10000000" when others; + + UseCarry <= not ALU_Op(2) and ALU_Op(0); + AddSub(BusA(3 downto 0), BusB(3 downto 0), ALU_Op(1), ALU_Op(1) xor (UseCarry and F_In(Flag_C)), Q_v(3 downto 0), HalfCarry_v); + AddSub(BusA(6 downto 4), BusB(6 downto 4), ALU_Op(1), HalfCarry_v, Q_v(6 downto 4), Carry7_v); + AddSub(BusA(7 downto 7), BusB(7 downto 7), ALU_Op(1), Carry7_v, Q_v(7 downto 7), Carry_v); + + -- bug fix - parity flag is just parity for 8080, also overflow for Z80 + process (Carry_v, Carry7_v, Q_v) + begin + if(Mode=2) then + OverFlow_v <= not (Q_v(0) xor Q_v(1) xor Q_v(2) xor Q_v(3) xor + Q_v(4) xor Q_v(5) xor Q_v(6) xor Q_v(7)); else + OverFlow_v <= Carry_v xor Carry7_v; + end if; + end process; + + process (Arith16, ALU_OP, F_In, BusA, BusB, IR, Q_v, Carry_v, HalfCarry_v, OverFlow_v, BitMask, ISet, Z16) + variable Q_t : std_logic_vector(7 downto 0); + variable DAA_Q : unsigned(8 downto 0); + begin + Q_t := "--------"; + F_Out <= F_In; + DAA_Q := "---------"; + case ALU_Op is + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" | "0110" | "0111" => + F_Out(Flag_N) <= '0'; + F_Out(Flag_C) <= '0'; + case ALU_OP(2 downto 0) is + when "000" | "001" => -- ADD, ADC + Q_t := Q_v; + F_Out(Flag_C) <= Carry_v; + F_Out(Flag_H) <= HalfCarry_v; + F_Out(Flag_P) <= OverFlow_v; + when "010" | "011" | "111" => -- SUB, SBC, CP + Q_t := Q_v; + F_Out(Flag_N) <= '1'; + F_Out(Flag_C) <= not Carry_v; + F_Out(Flag_H) <= not HalfCarry_v; + F_Out(Flag_P) <= OverFlow_v; + when "100" => -- AND + Q_t(7 downto 0) := BusA and BusB; + F_Out(Flag_H) <= '1'; + when "101" => -- XOR + Q_t(7 downto 0) := BusA xor BusB; + F_Out(Flag_H) <= '0'; + when others => -- OR "110" + Q_t(7 downto 0) := BusA or BusB; + F_Out(Flag_H) <= '0'; + end case; + if ALU_Op(2 downto 0) = "111" then -- CP + F_Out(Flag_X) <= BusB(3); + F_Out(Flag_Y) <= BusB(5); + else + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + end if; + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + if Z16 = '1' then + F_Out(Flag_Z) <= F_In(Flag_Z); -- 16 bit ADC,SBC + end if; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= Q_t(7); + case ALU_Op(2 downto 0) is + when "000" | "001" | "010" | "011" | "111" => -- ADD, ADC, SUB, SBC, CP + when others => + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + end case; + if Arith16 = '1' then + F_Out(Flag_S) <= F_In(Flag_S); + F_Out(Flag_Z) <= F_In(Flag_Z); + F_Out(Flag_P) <= F_In(Flag_P); + end if; + when "1100" => + -- DAA + F_Out(Flag_H) <= F_In(Flag_H); + F_Out(Flag_C) <= F_In(Flag_C); + DAA_Q(7 downto 0) := unsigned(BusA); + DAA_Q(8) := '0'; + if F_In(Flag_N) = '0' then + -- After addition + -- Alow > 9 or H = 1 + if DAA_Q(3 downto 0) > 9 or F_In(Flag_H) = '1' then + if (DAA_Q(3 downto 0) > 9) then + F_Out(Flag_H) <= '1'; + else + F_Out(Flag_H) <= '0'; + end if; + DAA_Q := DAA_Q + 6; + end if; + -- new Ahigh > 9 or C = 1 + if DAA_Q(8 downto 4) > 9 or F_In(Flag_C) = '1' then + DAA_Q := DAA_Q + 96; -- 0x60 + end if; + else + -- After subtraction + if DAA_Q(3 downto 0) > 9 or F_In(Flag_H) = '1' then + if DAA_Q(3 downto 0) > 5 then + F_Out(Flag_H) <= '0'; + end if; + DAA_Q(7 downto 0) := DAA_Q(7 downto 0) - 6; + end if; + if unsigned(BusA) > 153 or F_In(Flag_C) = '1' then + DAA_Q := DAA_Q - 352; -- 0x160 + end if; + end if; + F_Out(Flag_X) <= DAA_Q(3); + F_Out(Flag_Y) <= DAA_Q(5); + F_Out(Flag_C) <= F_In(Flag_C) or DAA_Q(8); + Q_t := std_logic_vector(DAA_Q(7 downto 0)); + if DAA_Q(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= DAA_Q(7); + F_Out(Flag_P) <= not (DAA_Q(0) xor DAA_Q(1) xor DAA_Q(2) xor DAA_Q(3) xor + DAA_Q(4) xor DAA_Q(5) xor DAA_Q(6) xor DAA_Q(7)); + when "1101" | "1110" => + -- RLD, RRD + Q_t(7 downto 4) := BusA(7 downto 4); + if ALU_Op(0) = '1' then + Q_t(3 downto 0) := BusB(7 downto 4); + else + Q_t(3 downto 0) := BusB(3 downto 0); + end if; + F_Out(Flag_H) <= '0'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= Q_t(7); + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + when "1001" => + -- BIT + Q_t(7 downto 0) := BusB and BitMask; + F_Out(Flag_S) <= Q_t(7); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + F_Out(Flag_P) <= '1'; + else + F_Out(Flag_Z) <= '0'; + F_Out(Flag_P) <= '0'; + end if; + F_Out(Flag_H) <= '1'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= '0'; + F_Out(Flag_Y) <= '0'; + if IR(2 downto 0) /= "110" then + F_Out(Flag_X) <= BusB(3); + F_Out(Flag_Y) <= BusB(5); + end if; + when "1010" => + -- SET + Q_t(7 downto 0) := BusB or BitMask; + when "1011" => + -- RES + Q_t(7 downto 0) := BusB and not BitMask; + when "1000" => + -- ROT + case IR(5 downto 3) is + when "000" => -- RLC + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := BusA(7); + F_Out(Flag_C) <= BusA(7); + when "010" => -- RL + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := F_In(Flag_C); + F_Out(Flag_C) <= BusA(7); + when "001" => -- RRC + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := BusA(0); + F_Out(Flag_C) <= BusA(0); + when "011" => -- RR + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := F_In(Flag_C); + F_Out(Flag_C) <= BusA(0); + when "100" => -- SLA + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := '0'; + F_Out(Flag_C) <= BusA(7); + when "110" => -- SLL (Undocumented) / SWAP + if Mode = 3 then + Q_t(7 downto 4) := BusA(3 downto 0); + Q_t(3 downto 0) := BusA(7 downto 4); + F_Out(Flag_C) <= '0'; + else + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := '1'; + F_Out(Flag_C) <= BusA(7); + end if; + when "101" => -- SRA + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := BusA(7); + F_Out(Flag_C) <= BusA(0); + when others => -- SRL + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := '0'; + F_Out(Flag_C) <= BusA(0); + end case; + F_Out(Flag_H) <= '0'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + F_Out(Flag_S) <= Q_t(7); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + if ISet = "00" then + F_Out(Flag_P) <= F_In(Flag_P); + F_Out(Flag_S) <= F_In(Flag_S); + F_Out(Flag_Z) <= F_In(Flag_Z); + end if; + when others => + null; + end case; + Q <= Q_t; + end process; +end; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_MCode.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_MCode.vhd new file mode 100644 index 00000000..43cea1b5 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_MCode.vhd @@ -0,0 +1,1944 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 300 started tidyup +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0242 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0211 : Fixed IM 1 +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0235 : Added IM 2 fix by Mike Johnson +-- +-- 0238 : Added NoRead signal +-- +-- 0238b: Fixed instruction timing for POP and DJNZ +-- +-- 0240 : Added (IX/IY+d) states, removed op-codes from mode 2 and added all remaining mode 3 op-codes + +-- 0240mj1 fix for HL inc/dec for INI, IND, INIR, INDR, OUTI, OUTD, OTIR, OTDR +-- +-- 0242 : Fixed I/O instruction timing, cleanup +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80_MCode is + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,BC,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); + -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic + ); +end T80_MCode; + +architecture rtl of T80_MCode is + + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aZI : std_logic_vector(2 downto 0) := "110"; + + function is_cc_true( + F : std_logic_vector(7 downto 0); + cc : bit_vector(2 downto 0) + ) return boolean is + begin + if Mode = 3 then + case cc is + when "000" => return F(7) = '0'; -- NZ + when "001" => return F(7) = '1'; -- Z + when "010" => return F(4) = '0'; -- NC + when "011" => return F(4) = '1'; -- C + when "100" => return false; + when "101" => return false; + when "110" => return false; + when "111" => return false; + end case; + else + case cc is + when "000" => return F(6) = '0'; -- NZ + when "001" => return F(6) = '1'; -- Z + when "010" => return F(0) = '0'; -- NC + when "011" => return F(0) = '1'; -- C + when "100" => return F(2) = '0'; -- PO + when "101" => return F(2) = '1'; -- PE + when "110" => return F(7) = '0'; -- P + when "111" => return F(7) = '1'; -- M + end case; + end if; + end; + +begin + + process (IR, ISet, MCycle, F, NMICycle, IntCycle) + variable DDD : std_logic_vector(2 downto 0); + variable SSS : std_logic_vector(2 downto 0); + variable DPair : std_logic_vector(1 downto 0); + variable IRB : bit_vector(7 downto 0); + begin + DDD := IR(5 downto 3); + SSS := IR(2 downto 0); + DPair := IR(5 downto 4); + IRB := to_bitvector(IR); + + MCycles <= "001"; + if MCycle = "001" then + TStates <= "100"; + else + TStates <= "011"; + end if; + Prefix <= "00"; + Inc_PC <= '0'; + Inc_WZ <= '0'; + IncDec_16 <= "0000"; + Read_To_Acc <= '0'; + Read_To_Reg <= '0'; + Set_BusB_To <= "0000"; + Set_BusA_To <= "0000"; + ALU_Op <= "0" & IR(5 downto 3); + Save_ALU <= '0'; + PreserveC <= '0'; + Arith16 <= '0'; + IORQ <= '0'; + Set_Addr_To <= aNone; + Jump <= '0'; + JumpE <= '0'; + JumpXY <= '0'; + Call <= '0'; + RstP <= '0'; + LDZ <= '0'; + LDW <= '0'; + LDSPHL <= '0'; + Special_LD <= "000"; + ExchangeDH <= '0'; + ExchangeRp <= '0'; + ExchangeAF <= '0'; + ExchangeRS <= '0'; + I_DJNZ <= '0'; + I_CPL <= '0'; + I_CCF <= '0'; + I_SCF <= '0'; + I_RETN <= '0'; + I_BT <= '0'; + I_BC <= '0'; + I_BTR <= '0'; + I_RLD <= '0'; + I_RRD <= '0'; + I_INRC <= '0'; + SetDI <= '0'; + SetEI <= '0'; + IMode <= "11"; + Halt <= '0'; + NoRead <= '0'; + Write <= '0'; + + case ISet is + when "00" => + +------------------------------------------------------------------------------ +-- +-- Unprefixed instructions +-- +------------------------------------------------------------------------------ + + case IRB is +-- 8 BIT LOAD GROUP + when "01000000"|"01000001"|"01000010"|"01000011"|"01000100"|"01000101"|"01000111" + |"01001000"|"01001001"|"01001010"|"01001011"|"01001100"|"01001101"|"01001111" + |"01010000"|"01010001"|"01010010"|"01010011"|"01010100"|"01010101"|"01010111" + |"01011000"|"01011001"|"01011010"|"01011011"|"01011100"|"01011101"|"01011111" + |"01100000"|"01100001"|"01100010"|"01100011"|"01100100"|"01100101"|"01100111" + |"01101000"|"01101001"|"01101010"|"01101011"|"01101100"|"01101101"|"01101111" + |"01111000"|"01111001"|"01111010"|"01111011"|"01111100"|"01111101"|"01111111" => + -- LD r,r' + Set_BusB_To(2 downto 0) <= SSS; + ExchangeRp <= '1'; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when "00000110"|"00001110"|"00010110"|"00011110"|"00100110"|"00101110"|"00111110" => + -- LD r,n + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when others => null; + end case; + when "01000110"|"01001110"|"01010110"|"01011110"|"01100110"|"01101110"|"01111110" => + -- LD r,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when others => null; + end case; + when "01110000"|"01110001"|"01110010"|"01110011"|"01110100"|"01110101"|"01110111" => + -- LD (HL),r + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00110110" => + -- LD (HL),n + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aXY; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + when 3 => + Write <= '1'; + when others => null; + end case; + when "00001010" => + -- LD A,(BC) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "00011010" => + -- LD A,(DE) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aDE; + when 2 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "00111010" => + if Mode = 3 then + -- LDD A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Acc <= '1'; + IncDec_16 <= "1110"; + when others => null; + end case; + else + -- LD A,(nn) + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + when 4 => + Read_To_Acc <= '1'; + when others => null; + end case; + end if; + when "00000010" => + -- LD (BC),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00010010" => + -- LD (DE),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aDE; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00110010" => + if Mode = 3 then + -- LDD (HL),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IncDec_16 <= "1110"; + when others => null; + end case; + else + -- LD (nn),A + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + Set_BusB_To <= "0111"; + when 4 => + Write <= '1'; + when others => null; + end case; + end if; + +-- 16 BIT LOAD GROUP + when "00000001"|"00010001"|"00100001"|"00110001" => + -- LD dd,nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1000"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '1'; + end if; + when 3 => + Inc_PC <= '1'; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1001"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + when "00101010" => + if Mode = 3 then + -- LDI A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Acc <= '1'; + IncDec_16 <= "0110"; + when others => null; + end case; + else + -- LD HL,(nn) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Set_BusA_To(2 downto 0) <= "101"; -- L + Read_To_Reg <= '1'; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Set_BusA_To(2 downto 0) <= "100"; -- H + Read_To_Reg <= '1'; + when others => null; + end case; + end if; + when "00100010" => + if Mode = 3 then + -- LDI (HL),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IncDec_16 <= "0110"; + when others => null; + end case; + else + -- LD (nn),HL + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + Set_BusB_To <= "0101"; -- L + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + Set_BusB_To <= "0100"; -- H + when 5 => + Write <= '1'; + when others => null; + end case; + end if; + when "11111001" => + -- LD SP,HL + TStates <= "110"; + LDSPHL <= '1'; + when "11000101"|"11010101"|"11100101"|"11110101" => + -- PUSH qq + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_TO <= aSP; + if DPAIR = "11" then + Set_BusB_To <= "0111"; + else + Set_BusB_To(2 downto 1) <= DPAIR; + Set_BusB_To(0) <= '0'; + Set_BusB_To(3) <= '0'; + end if; + when 2 => + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + if DPAIR = "11" then + Set_BusB_To <= "1011"; + else + Set_BusB_To(2 downto 1) <= DPAIR; + Set_BusB_To(0) <= '1'; + Set_BusB_To(3) <= '0'; + end if; + Write <= '1'; + when 3 => + Write <= '1'; + when others => null; + end case; + when "11000001"|"11010001"|"11100001"|"11110001" => + -- POP qq + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1011"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '1'; + end if; + when 3 => + IncDec_16 <= "0111"; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "0111"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + +-- EXCHANGE, BLOCK TRANSFER AND SEARCH GROUP + when "11101011" => + if Mode /= 3 then + -- EX DE,HL + ExchangeDH <= '1'; + end if; + when "00001000" => + if Mode = 3 then + -- LD (nn),SP + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + Set_BusB_To <= "1000"; + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + Set_BusB_To <= "1001"; + when 5 => + Write <= '1'; + when others => null; + end case; + elsif Mode < 2 then + -- EX AF,AF' + ExchangeAF <= '1'; + end if; + when "11011001" => + if Mode = 3 then + -- RETI + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + I_RETN <= '1'; + SetEI <= '1'; + when others => null; + end case; + elsif Mode < 2 then + -- EXX + ExchangeRS <= '1'; + end if; + when "11100011" => + if Mode /= 3 then + -- EX (SP),HL + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aSP; + when 2 => + Read_To_Reg <= '1'; + Set_BusA_To <= "0101"; + Set_BusB_To <= "0101"; + Set_Addr_To <= aSP; + when 3 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + TStates <= "100"; + Write <= '1'; + when 4 => + Read_To_Reg <= '1'; + Set_BusA_To <= "0100"; + Set_BusB_To <= "0100"; + Set_Addr_To <= aSP; + when 5 => + IncDec_16 <= "1111"; + TStates <= "101"; + Write <= '1'; + when others => null; + end case; + end if; + +-- 8 BIT ARITHMETIC AND LOGICAL GROUP + when "10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011111" + |"10100000"|"10100001"|"10100010"|"10100011"|"10100100"|"10100101"|"10100111" + |"10101000"|"10101001"|"10101010"|"10101011"|"10101100"|"10101101"|"10101111" + |"10110000"|"10110001"|"10110010"|"10110011"|"10110100"|"10110101"|"10110111" + |"10111000"|"10111001"|"10111010"|"10111011"|"10111100"|"10111101"|"10111111" => + -- ADD A,r + -- ADC A,r + -- SUB A,r + -- SBC A,r + -- AND A,r + -- OR A,r + -- XOR A,r + -- CP A,r + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + when "10000110"|"10001110"|"10010110"|"10011110"|"10100110"|"10101110"|"10110110"|"10111110" => + -- ADD A,(HL) + -- ADC A,(HL) + -- SUB A,(HL) + -- SBC A,(HL) + -- AND A,(HL) + -- OR A,(HL) + -- XOR A,(HL) + -- CP A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + when others => null; + end case; + when "11000110"|"11001110"|"11010110"|"11011110"|"11100110"|"11101110"|"11110110"|"11111110" => + -- ADD A,n + -- ADC A,n + -- SUB A,n + -- SBC A,n + -- AND A,n + -- OR A,n + -- XOR A,n + -- CP A,n + MCycles <= "010"; + if MCycle = "010" then + Inc_PC <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + end if; + when "00000100"|"00001100"|"00010100"|"00011100"|"00100100"|"00101100"|"00111100" => + -- INC r + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0000"; + when "00110100" => + -- INC (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + TStates <= "100"; + Set_Addr_To <= aXY; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0000"; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + when 3 => + Write <= '1'; + when others => null; + end case; + when "00000101"|"00001101"|"00010101"|"00011101"|"00100101"|"00101101"|"00111101" => + -- DEC r + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0010"; + when "00110101" => + -- DEC (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + TStates <= "100"; + Set_Addr_To <= aXY; + ALU_Op <= "0010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + when 3 => + Write <= '1'; + when others => null; + end case; + +-- GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS + when "00100111" => + -- DAA + Set_BusA_To(2 downto 0) <= "111"; + Read_To_Reg <= '1'; + ALU_Op <= "1100"; + Save_ALU <= '1'; + when "00101111" => + -- CPL + I_CPL <= '1'; + when "00111111" => + -- CCF + I_CCF <= '1'; + when "00110111" => + -- SCF + I_SCF <= '1'; + when "00000000" => + if NMICycle = '1' then + -- NMI + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + TStates <= "100"; + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + TStates <= "100"; + Write <= '1'; + when others => null; + end case; + elsif IntCycle = '1' then + -- INT (IM 2) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 1 => + LDZ <= '1'; + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + TStates <= "100"; + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + TStates <= "100"; + Write <= '1'; + when 4 => + Inc_PC <= '1'; + LDZ <= '1'; + when 5 => + Jump <= '1'; + when others => null; + end case; + else + -- NOP + end if; + when "01110110" => + -- HALT + Halt <= '1'; + when "11110011" => + -- DI + SetDI <= '1'; + when "11111011" => + -- EI + SetEI <= '1'; + +-- 16 BIT ARITHMETIC GROUP + when "00001001"|"00011001"|"00101001"|"00111001" => + -- ADD HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + Arith16 <= '1'; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + when others => + Set_BusB_To <= "1001"; + end case; + Arith16 <= '1'; + when others => + end case; + when "00000011"|"00010011"|"00100011"|"00110011" => + -- INC ss + TStates <= "110"; + IncDec_16(3 downto 2) <= "01"; + IncDec_16(1 downto 0) <= DPair; + when "00001011"|"00011011"|"00101011"|"00111011" => + -- DEC ss + TStates <= "110"; + IncDec_16(3 downto 2) <= "11"; + IncDec_16(1 downto 0) <= DPair; + +-- ROTATE AND SHIFT GROUP + when "00000111" + -- RLCA + |"00010111" + -- RLA + |"00001111" + -- RRCA + |"00011111" => + -- RRA + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + +-- JUMP GROUP + when "11000011" => + -- JP nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + Jump <= '1'; + when others => null; + end case; + when "11000010"|"11001010"|"11010010"|"11011010"|"11100010"|"11101010"|"11110010"|"11111010" => + if IR(5) = '1' and Mode = 3 then + case IRB(4 downto 3) is + when "00" => + -- LD ($FF00+C),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IORQ <= '1'; + when others => + end case; + when "01" => + -- LD (nn),A + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + Set_BusB_To <= "0111"; + when 4 => + Write <= '1'; + when others => null; + end case; + when "10" => + -- LD A,($FF00+C) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + Read_To_Acc <= '1'; + IORQ <= '1'; + when others => + end case; + when "11" => + -- LD A,(nn) + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + when 4 => + Read_To_Acc <= '1'; + when others => null; + end case; + end case; + else + -- JP cc,nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + Jump <= '1'; + end if; + when others => null; + end case; + end if; + when "00011000" => + if Mode /= 2 then + -- JR e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00111000" => + if Mode /= 2 then + -- JR C,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_C) = '0' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00110000" => + if Mode /= 2 then + -- JR NC,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_C) = '1' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00101000" => + if Mode /= 2 then + -- JR Z,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_Z) = '0' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00100000" => + if Mode /= 2 then + -- JR NZ,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_Z) = '1' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "11101001" => + -- JP (HL) + JumpXY <= '1'; + when "00010000" => + if Mode = 3 then + I_DJNZ <= '1'; + elsif Mode < 2 then + -- DJNZ,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + I_DJNZ <= '1'; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= "000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + I_DJNZ <= '1'; + Inc_PC <= '1'; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + +-- CALL AND RETURN GROUP + when "11001101" => + -- CALL nn + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + IncDec_16 <= "1111"; + Inc_PC <= '1'; + TStates <= "100"; + Set_Addr_To <= aSP; + LDW <= '1'; + Set_BusB_To <= "1101"; + when 4 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 5 => + Write <= '1'; + Call <= '1'; + when others => null; + end case; + when "11000100"|"11001100"|"11010100"|"11011100"|"11100100"|"11101100"|"11110100"|"11111100" => + if IR(5) = '0' or Mode /= 3 then + -- CALL cc,nn + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + LDW <= '1'; + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + IncDec_16 <= "1111"; + Set_Addr_TO <= aSP; + TStates <= "100"; + Set_BusB_To <= "1101"; + else + MCycles <= "011"; + end if; + when 4 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 5 => + Write <= '1'; + Call <= '1'; + when others => null; + end case; + end if; + when "11001001" => + -- RET + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + when others => null; + end case; + when "11000000"|"11001000"|"11010000"|"11011000"|"11100000"|"11101000"|"11110000"|"11111000" => + if IR(5) = '1' and Mode = 3 then + case IRB(4 downto 3) is + when "00" => + -- LD ($FF00+nn),A + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + Set_BusB_To <= "0111"; + when 3 => + Write <= '1'; + when others => null; + end case; + when "01" => + -- ADD SP,n + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + ALU_Op <= "0000"; + Inc_PC <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To <= "1000"; + Set_BusB_To <= "0110"; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To <= "1001"; + Set_BusB_To <= "1110"; -- Incorrect unsigned !!!!!!!!!!!!!!!!!!!!! + when others => + end case; + when "10" => + -- LD A,($FF00+nn) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + when 3 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "11" => + -- LD HL,SP+n -- Not correct !!!!!!!!!!!!!!!!!!! + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Set_BusA_To(2 downto 0) <= "101"; -- L + Read_To_Reg <= '1'; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Set_BusA_To(2 downto 0) <= "100"; -- H + Read_To_Reg <= '1'; + when others => null; + end case; + end case; + else + -- RET cc + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + Set_Addr_TO <= aSP; + else + MCycles <= "001"; + end if; + TStates <= "101"; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + when others => null; + end case; + end if; + when "11000111"|"11001111"|"11010111"|"11011111"|"11100111"|"11101111"|"11110111"|"11111111" => + -- RST p + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + Write <= '1'; + RstP <= '1'; + when others => null; + end case; + +-- INPUT AND OUTPUT GROUP + when "11011011" => + if Mode /= 3 then + -- IN A,(n) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + when 3 => + Read_To_Acc <= '1'; + IORQ <= '1'; + when others => null; + end case; + end if; + when "11010011" => + if Mode /= 3 then + -- OUT (n),A + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + Set_BusB_To <= "0111"; + when 3 => + Write <= '1'; + IORQ <= '1'; + when others => null; + end case; + end if; + +------------------------------------------------------------------------------ +------------------------------------------------------------------------------ +-- MULTIBYTE INSTRUCTIONS +------------------------------------------------------------------------------ +------------------------------------------------------------------------------ + + when "11001011" => + if Mode /= 2 then + Prefix <= "01"; + end if; + + when "11101101" => + if Mode < 2 then + Prefix <= "10"; + end if; + + when "11011101"|"11111101" => + if Mode < 2 then + Prefix <= "11"; + end if; + + end case; + + when "01" => + +------------------------------------------------------------------------------ +-- +-- CB prefixed instructions +-- +------------------------------------------------------------------------------ + + Set_BusA_To(2 downto 0) <= IR(2 downto 0); + Set_BusB_To(2 downto 0) <= IR(2 downto 0); + + case IRB is + when "00000000"|"00000001"|"00000010"|"00000011"|"00000100"|"00000101"|"00000111" + |"00010000"|"00010001"|"00010010"|"00010011"|"00010100"|"00010101"|"00010111" + |"00001000"|"00001001"|"00001010"|"00001011"|"00001100"|"00001101"|"00001111" + |"00011000"|"00011001"|"00011010"|"00011011"|"00011100"|"00011101"|"00011111" + |"00100000"|"00100001"|"00100010"|"00100011"|"00100100"|"00100101"|"00100111" + |"00101000"|"00101001"|"00101010"|"00101011"|"00101100"|"00101101"|"00101111" + |"00110000"|"00110001"|"00110010"|"00110011"|"00110100"|"00110101"|"00110111" + |"00111000"|"00111001"|"00111010"|"00111011"|"00111100"|"00111101"|"00111111" => + -- RLC r + -- RL r + -- RRC r + -- RR r + -- SLA r + -- SRA r + -- SRL r + -- SLL r (Undocumented) / SWAP r + if MCycle = "001" then + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + when "00000110"|"00010110"|"00001110"|"00011110"|"00101110"|"00111110"|"00100110"|"00110110" => + -- RLC (HL) + -- RL (HL) + -- RRC (HL) + -- RR (HL) + -- SRA (HL) + -- SRL (HL) + -- SLA (HL) + -- SLL (HL) (Undocumented) / SWAP (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => + end case; + when "01000000"|"01000001"|"01000010"|"01000011"|"01000100"|"01000101"|"01000111" + |"01001000"|"01001001"|"01001010"|"01001011"|"01001100"|"01001101"|"01001111" + |"01010000"|"01010001"|"01010010"|"01010011"|"01010100"|"01010101"|"01010111" + |"01011000"|"01011001"|"01011010"|"01011011"|"01011100"|"01011101"|"01011111" + |"01100000"|"01100001"|"01100010"|"01100011"|"01100100"|"01100101"|"01100111" + |"01101000"|"01101001"|"01101010"|"01101011"|"01101100"|"01101101"|"01101111" + |"01110000"|"01110001"|"01110010"|"01110011"|"01110100"|"01110101"|"01110111" + |"01111000"|"01111001"|"01111010"|"01111011"|"01111100"|"01111101"|"01111111" => + -- BIT b,r + if MCycle = "001" then + Set_BusB_To(2 downto 0) <= IR(2 downto 0); + ALU_Op <= "1001"; + end if; + when "01000110"|"01001110"|"01010110"|"01011110"|"01100110"|"01101110"|"01110110"|"01111110" => + -- BIT b,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1001"; + TStates <= "100"; + when others => null; + end case; + when "11000000"|"11000001"|"11000010"|"11000011"|"11000100"|"11000101"|"11000111" + |"11001000"|"11001001"|"11001010"|"11001011"|"11001100"|"11001101"|"11001111" + |"11010000"|"11010001"|"11010010"|"11010011"|"11010100"|"11010101"|"11010111" + |"11011000"|"11011001"|"11011010"|"11011011"|"11011100"|"11011101"|"11011111" + |"11100000"|"11100001"|"11100010"|"11100011"|"11100100"|"11100101"|"11100111" + |"11101000"|"11101001"|"11101010"|"11101011"|"11101100"|"11101101"|"11101111" + |"11110000"|"11110001"|"11110010"|"11110011"|"11110100"|"11110101"|"11110111" + |"11111000"|"11111001"|"11111010"|"11111011"|"11111100"|"11111101"|"11111111" => + -- SET b,r + if MCycle = "001" then + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + when "11000110"|"11001110"|"11010110"|"11011110"|"11100110"|"11101110"|"11110110"|"11111110" => + -- SET b,(HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + when "10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011111" + |"10100000"|"10100001"|"10100010"|"10100011"|"10100100"|"10100101"|"10100111" + |"10101000"|"10101001"|"10101010"|"10101011"|"10101100"|"10101101"|"10101111" + |"10110000"|"10110001"|"10110010"|"10110011"|"10110100"|"10110101"|"10110111" + |"10111000"|"10111001"|"10111010"|"10111011"|"10111100"|"10111101"|"10111111" => + -- RES b,r + if MCycle = "001" then + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + when "10000110"|"10001110"|"10010110"|"10011110"|"10100110"|"10101110"|"10110110"|"10111110" => + -- RES b,(HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end case; + + when others => + +------------------------------------------------------------------------------ +-- +-- ED prefixed instructions +-- +------------------------------------------------------------------------------ + + case IRB is + when "00000000"|"00000001"|"00000010"|"00000011"|"00000100"|"00000101"|"00000110"|"00000111" + |"00001000"|"00001001"|"00001010"|"00001011"|"00001100"|"00001101"|"00001110"|"00001111" + |"00010000"|"00010001"|"00010010"|"00010011"|"00010100"|"00010101"|"00010110"|"00010111" + |"00011000"|"00011001"|"00011010"|"00011011"|"00011100"|"00011101"|"00011110"|"00011111" + |"00100000"|"00100001"|"00100010"|"00100011"|"00100100"|"00100101"|"00100110"|"00100111" + |"00101000"|"00101001"|"00101010"|"00101011"|"00101100"|"00101101"|"00101110"|"00101111" + |"00110000"|"00110001"|"00110010"|"00110011"|"00110100"|"00110101"|"00110110"|"00110111" + |"00111000"|"00111001"|"00111010"|"00111011"|"00111100"|"00111101"|"00111110"|"00111111" + + + |"10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000110"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001110"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010110"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011110"|"10011111" + | "10100100"|"10100101"|"10100110"|"10100111" + | "10101100"|"10101101"|"10101110"|"10101111" + | "10110100"|"10110101"|"10110110"|"10110111" + | "10111100"|"10111101"|"10111110"|"10111111" + |"11000000"|"11000001"|"11000010"|"11000011"|"11000100"|"11000101"|"11000110"|"11000111" + |"11001000"|"11001001"|"11001010"|"11001011"|"11001100"|"11001101"|"11001110"|"11001111" + |"11010000"|"11010001"|"11010010"|"11010011"|"11010100"|"11010101"|"11010110"|"11010111" + |"11011000"|"11011001"|"11011010"|"11011011"|"11011100"|"11011101"|"11011110"|"11011111" + |"11100000"|"11100001"|"11100010"|"11100011"|"11100100"|"11100101"|"11100110"|"11100111" + |"11101000"|"11101001"|"11101010"|"11101011"|"11101100"|"11101101"|"11101110"|"11101111" + |"11110000"|"11110001"|"11110010"|"11110011"|"11110100"|"11110101"|"11110110"|"11110111" + |"11111000"|"11111001"|"11111010"|"11111011"|"11111100"|"11111101"|"11111110"|"11111111" => + null; -- NOP, undocumented + when "01111110"|"01111111" => + -- NOP, undocumented + null; +-- 8 BIT LOAD GROUP + when "01010111" => + -- LD A,I + Special_LD <= "100"; + TStates <= "101"; + when "01011111" => + -- LD A,R + Special_LD <= "101"; + TStates <= "101"; + when "01000111" => + -- LD I,A + Special_LD <= "110"; + TStates <= "101"; + when "01001111" => + -- LD R,A + Special_LD <= "111"; + TStates <= "101"; +-- 16 BIT LOAD GROUP + when "01001011"|"01011011"|"01101011"|"01111011" => + -- LD dd,(nn) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Read_To_Reg <= '1'; + if IR(5 downto 4) = "11" then + Set_BusA_To <= "1000"; + else + Set_BusA_To(2 downto 1) <= IR(5 downto 4); + Set_BusA_To(0) <= '1'; + end if; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Read_To_Reg <= '1'; + if IR(5 downto 4) = "11" then + Set_BusA_To <= "1001"; + else + Set_BusA_To(2 downto 1) <= IR(5 downto 4); + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + when "01000011"|"01010011"|"01100011"|"01110011" => + -- LD (nn),dd + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + if IR(5 downto 4) = "11" then + Set_BusB_To <= "1000"; + else + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + Set_BusB_To(3) <= '0'; + end if; + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + if IR(5 downto 4) = "11" then + Set_BusB_To <= "1001"; + else + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '0'; + Set_BusB_To(3) <= '0'; + end if; + when 5 => + Write <= '1'; + when others => null; + end case; + when "10100000" | "10101000" | "10110000" | "10111000" => + -- LDI, LDD, LDIR, LDDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + IncDec_16 <= "1100"; -- BC + when 2 => + Set_BusB_To <= "0110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "0000"; + Set_Addr_To <= aDE; + if IR(3) = '0' then + IncDec_16 <= "0110"; -- IX + else + IncDec_16 <= "1110"; + end if; + when 3 => + I_BT <= '1'; + TStates <= "101"; + Write <= '1'; + if IR(3) = '0' then + IncDec_16 <= "0101"; -- DE + else + IncDec_16 <= "1101"; + end if; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "10100001" | "10101001" | "10110001" | "10111001" => + -- CPI, CPD, CPIR, CPDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + IncDec_16 <= "1100"; -- BC + when 2 => + Set_BusB_To <= "0110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "0111"; + Save_ALU <= '1'; + PreserveC <= '1'; + if IR(3) = '0' then + IncDec_16 <= "0110"; + else + IncDec_16 <= "1110"; + end if; + when 3 => + NoRead <= '1'; + I_BC <= '1'; + TStates <= "101"; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "01000100"|"01001100"|"01010100"|"01011100"|"01100100"|"01101100"|"01110100"|"01111100" => + -- NEG + Alu_OP <= "0010"; + Set_BusB_To <= "0111"; + Set_BusA_To <= "1010"; + Read_To_Acc <= '1'; + Save_ALU <= '1'; + when "01000110"|"01001110"|"01100110"|"01101110" => + -- IM 0 + IMode <= "00"; + when "01010110"|"01110110" => + -- IM 1 + IMode <= "01"; + when "01011110"|"01110111" => + -- IM 2 + IMode <= "10"; +-- 16 bit arithmetic + when "01001010"|"01011010"|"01101010"|"01111010" => + -- ADC HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0001"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '0'; + when others => + Set_BusB_To <= "1001"; + end case; + when others => + end case; + when "01000010"|"01010010"|"01100010"|"01110010" => + -- SBC HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + when 3 => + NoRead <= '1'; + ALU_Op <= "0011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + when others => + Set_BusB_To <= "1001"; + end case; + when others => + end case; + when "01101111" => + -- RLD + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + Set_Addr_To <= aXY; + when 3 => + Read_To_Reg <= '1'; + Set_BusB_To(2 downto 0) <= "110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1101"; + TStates <= "100"; + Set_Addr_To <= aXY; + Save_ALU <= '1'; + when 4 => + I_RLD <= '1'; + Write <= '1'; + when others => + end case; + when "01100111" => + -- RRD + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Set_Addr_To <= aXY; + when 3 => + Read_To_Reg <= '1'; + Set_BusB_To(2 downto 0) <= "110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1110"; + TStates <= "100"; + Set_Addr_To <= aXY; + Save_ALU <= '1'; + when 4 => + I_RRD <= '1'; + Write <= '1'; + when others => + end case; + when "01000101"|"01001101"|"01010101"|"01011101"|"01100101"|"01101101"|"01110101"|"01111101" => + -- RETI, RETN + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + I_RETN <= '1'; + when others => null; + end case; + when "01000000"|"01001000"|"01010000"|"01011000"|"01100000"|"01101000"|"01110000"|"01111000" => + -- IN r,(C) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + IORQ <= '1'; + if IR(5 downto 3) /= "110" then + Read_To_Reg <= '1'; + Set_BusA_To(2 downto 0) <= IR(5 downto 3); + end if; + I_INRC <= '1'; + when others => + end case; + when "01000001"|"01001001"|"01010001"|"01011001"|"01100001"|"01101001"|"01110001"|"01111001" => + -- OUT (C),r + -- OUT (C),0 + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To(2 downto 0) <= IR(5 downto 3); + if IR(5 downto 3) = "110" then + Set_BusB_To(3) <= '1'; + end if; + when 2 => + Write <= '1'; + IORQ <= '1'; + when others => + end case; + when "10100010" | "10101010" | "10110010" | "10111010" => + -- INI, IND, INIR, INDR + -- note B is decremented AFTER being put on the bus + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "1010"; + Set_BusA_To <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + IORQ <= '1'; + Set_BusB_To <= "0110"; + Set_Addr_To <= aXY; + when 3 => + if IR(3) = '0' then + --IncDec_16 <= "0010"; + IncDec_16 <= "0110"; + else + --IncDec_16 <= "1010"; + IncDec_16 <= "1110"; + end if; + TStates <= "100"; + Write <= '1'; + I_BTR <= '1'; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "10100011" | "10101011" | "10110011" | "10111011" => + -- OUTI, OUTD, OTIR, OTDR + -- note B is decremented BEFORE being put on the bus. + -- mikej fix for hl inc + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + Set_Addr_To <= aXY; + Set_BusB_To <= "1010"; + Set_BusA_To <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + Set_BusB_To <= "0110"; + Set_Addr_To <= aBC; + when 3 => + if IR(3) = '0' then + IncDec_16 <= "0110"; -- mikej + else + IncDec_16 <= "1110"; -- mikej + end if; + IORQ <= '1'; + Write <= '1'; + I_BTR <= '1'; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + end case; + + end case; + + if Mode = 1 then + if MCycle = "001" then +-- TStates <= "100"; + else + TStates <= "011"; + end if; + end if; + + if Mode = 3 then + if MCycle = "001" then +-- TStates <= "100"; + else + TStates <= "100"; + end if; + end if; + + if Mode < 2 then + if MCycle = "110" then + Inc_PC <= '1'; + if Mode = 1 then + Set_Addr_To <= aXY; + TStates <= "100"; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + end if; + if IRB = "00110110" or IRB = "11001011" then + Set_Addr_To <= aNone; + end if; + end if; + if MCycle = "111" then + if Mode = 0 then + TStates <= "101"; + end if; + if ISet /= "01" then + Set_Addr_To <= aXY; + end if; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + if IRB = "00110110" or ISet = "01" then + -- LD (HL),n + Inc_PC <= '1'; + else + NoRead <= '1'; + end if; + end if; + end if; + + end process; + +end; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_Pack.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_Pack.vhd new file mode 100644 index 00000000..42cf6105 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_Pack.vhd @@ -0,0 +1,217 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 300 started tidyup +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0242 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- + +library IEEE; +use IEEE.std_logic_1164.all; + +package T80_Pack is + + component T80 + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic + ); + end component; + + component T80_Reg + port( + Clk : in std_logic; + CEN : in std_logic; + WEH : in std_logic; + WEL : in std_logic; + AddrA : in std_logic_vector(2 downto 0); + AddrB : in std_logic_vector(2 downto 0); + AddrC : in std_logic_vector(2 downto 0); + DIH : in std_logic_vector(7 downto 0); + DIL : in std_logic_vector(7 downto 0); + DOAH : out std_logic_vector(7 downto 0); + DOAL : out std_logic_vector(7 downto 0); + DOBH : out std_logic_vector(7 downto 0); + DOBL : out std_logic_vector(7 downto 0); + DOCH : out std_logic_vector(7 downto 0); + DOCL : out std_logic_vector(7 downto 0) + ); + end component; + + component T80_MCode + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,BC,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); + -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic + ); + end component; + + component T80_ALU + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) + ); + end component; + +end; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_Reg.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_Reg.vhd new file mode 100644 index 00000000..828485fb --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80_Reg.vhd @@ -0,0 +1,105 @@ +-- +-- T80 Registers, technology independent +-- +-- Version : 0244 +-- +-- Copyright (c) 2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t51/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0242 : Initial release +-- +-- 0244 : Changed to single register file +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; + +entity T80_Reg is + port( + Clk : in std_logic; + CEN : in std_logic; + WEH : in std_logic; + WEL : in std_logic; + AddrA : in std_logic_vector(2 downto 0); + AddrB : in std_logic_vector(2 downto 0); + AddrC : in std_logic_vector(2 downto 0); + DIH : in std_logic_vector(7 downto 0); + DIL : in std_logic_vector(7 downto 0); + DOAH : out std_logic_vector(7 downto 0); + DOAL : out std_logic_vector(7 downto 0); + DOBH : out std_logic_vector(7 downto 0); + DOBL : out std_logic_vector(7 downto 0); + DOCH : out std_logic_vector(7 downto 0); + DOCL : out std_logic_vector(7 downto 0) + ); +end T80_Reg; + +architecture rtl of T80_Reg is + + type Register_Image is array (natural range <>) of std_logic_vector(7 downto 0); + signal RegsH : Register_Image(0 to 7); + signal RegsL : Register_Image(0 to 7); + +begin + + process (Clk) + begin + if Clk'event and Clk = '1' then + if CEN = '1' then + if WEH = '1' then + RegsH(to_integer(unsigned(AddrA))) <= DIH; + end if; + if WEL = '1' then + RegsL(to_integer(unsigned(AddrA))) <= DIL; + end if; + end if; + end if; + end process; + + DOAH <= RegsH(to_integer(unsigned(AddrA))); + DOAL <= RegsL(to_integer(unsigned(AddrA))); + DOBH <= RegsH(to_integer(unsigned(AddrB))); + DOBL <= RegsL(to_integer(unsigned(AddrB))); + DOCH <= RegsH(to_integer(unsigned(AddrC))); + DOCL <= RegsL(to_integer(unsigned(AddrC))); + +end; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80sed.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80sed.vhd new file mode 100644 index 00000000..0c28ec21 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/cpu/T80sed.vhd @@ -0,0 +1,179 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 300 started tidyup +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- **** +-- ** CUSTOM 2 CLOCK MEMORY ACCESS FOR PACMAN, MIKEJ ** +-- +-- Z80 compatible microprocessor core, synchronous top level with clock enable +-- Different timing than the original z80 +-- Inputs needs to be synchronous and outputs may glitch +-- +-- Version : 0238 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0235 : First release +-- +-- 0236 : Added T2Write generic +-- +-- 0237 : Fixed T2Write with wait state +-- +-- 0238 : Updated for T80 interface change +-- +-- 0242 : Updated for T80 interface change +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80sed is + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CLKEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + MREQ_n : out std_logic; + IORQ_n : out std_logic; + RD_n : out std_logic; + WR_n : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0) + ); +end T80sed; + +architecture rtl of T80sed is + + signal IntCycle_n : std_logic; + signal NoRead : std_logic; + signal Write : std_logic; + signal IORQ : std_logic; + signal DI_Reg : std_logic_vector(7 downto 0); + signal MCycle : std_logic_vector(2 downto 0); + signal TState : std_logic_vector(2 downto 0); + +begin + + u0 : T80 + generic map( + Mode => 0, + IOWait => 1) + port map( + CEN => CLKEN, + M1_n => M1_n, + IORQ => IORQ, + NoRead => NoRead, + Write => Write, + RFSH_n => RFSH_n, + HALT_n => HALT_n, + WAIT_n => Wait_n, + INT_n => INT_n, + NMI_n => NMI_n, + RESET_n => RESET_n, + BUSRQ_n => BUSRQ_n, + BUSAK_n => BUSAK_n, + CLK_n => CLK_n, + A => A, + DInst => DI, + DI => DI_Reg, + DO => DO, + MC => MCycle, + TS => TState, + IntCycle_n => IntCycle_n); + + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + RD_n <= '1'; + WR_n <= '1'; + IORQ_n <= '1'; + MREQ_n <= '1'; + DI_Reg <= "00000000"; + elsif CLK_n'event and CLK_n = '1' then + if CLKEN = '1' then + RD_n <= '1'; + WR_n <= '1'; + IORQ_n <= '1'; + MREQ_n <= '1'; + if MCycle = "001" then + if TState = "001" or (TState = "010" and Wait_n = '0') then + RD_n <= not IntCycle_n; + MREQ_n <= not IntCycle_n; + IORQ_n <= IntCycle_n; + end if; + if TState = "011" then + MREQ_n <= '0'; + end if; + else + if (TState = "001" or TState = "010") and NoRead = '0' and Write = '0' then + RD_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + if ((TState = "001") or (TState = "010")) and Write = '1' then + WR_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + end if; + if TState = "010" and Wait_n = '1' then + DI_Reg <= DI; + end if; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/dac.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/dac.vhd new file mode 100644 index 00000000..db58d70b --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/dac.vhd @@ -0,0 +1,48 @@ +------------------------------------------------------------------------------- +-- +-- Delta-Sigma DAC +-- +-- Refer to Xilinx Application Note XAPP154. +-- +-- This DAC requires an external RC low-pass filter: +-- +-- dac_o 0---XXXXX---+---0 analog audio +-- 3k3 | +-- === 4n7 +-- | +-- GND +-- +------------------------------------------------------------------------------- + +library ieee; + use ieee.std_logic_1164.all; + use ieee.numeric_std.all; + +entity dac is + generic ( + C_bits : integer := 8 + ); + port ( + clk_i : in std_logic; + res_n_i : in std_logic; + dac_i : in std_logic_vector(C_bits-1 downto 0); + dac_o : out std_logic + ); +end dac; + +architecture rtl of dac is + signal sig_in: unsigned(C_bits downto 0); +begin + seq: process(clk_i, res_n_i) + begin + if res_n_i = '0' then + sig_in <= to_unsigned(2**C_bits, sig_in'length); + dac_o <= '0'; + elsif rising_edge(clk_i) then + -- not dac_i(C_bits-1) effectively adds 0x8..0 to dac_i + --sig_in <= sig_in + unsigned(sig_in(C_bits) & (not dac_i(C_bits-1)) & dac_i(C_bits-2 downto 0)); + sig_in <= sig_in + unsigned(sig_in(C_bits) & dac_i); + dac_o <= sig_in(C_bits); + end if; + end process seq; +end rtl; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/dpram.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/dpram.vhd new file mode 100644 index 00000000..78823ec4 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/dpram.vhd @@ -0,0 +1,58 @@ +------------------------------------------------------------------------------- +-- $Id: dpram.vhd,v 1.1 2006/02/23 21:46:45 arnim Exp $ +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +entity dpram is + +generic ( + addr_width_g : integer := 8; + data_width_g : integer := 8 +); +port ( + clk_a_i : in std_logic; + en_a_i : in std_logic; + we_i : in std_logic; + addr_a_i : in std_logic_vector(addr_width_g-1 downto 0); + data_a_i : in std_logic_vector(data_width_g-1 downto 0); + data_a_o : out std_logic_vector(data_width_g-1 downto 0); + clk_b_i : in std_logic; + addr_b_i : in std_logic_vector(addr_width_g-1 downto 0); + data_b_o : out std_logic_vector(data_width_g-1 downto 0) +); + +end dpram; + + +library ieee; +use ieee.numeric_std.all; + +architecture rtl of dpram is + + type ram_t is array (natural range 2**addr_width_g-1 downto 0) of std_logic_vector(data_width_g-1 downto 0); + signal ram_q : ram_t; + +begin + + mem_a: process (clk_a_i) + begin + if rising_edge(clk_a_i) then + if we_i = '1' and en_a_i = '1' then + ram_q(to_integer(unsigned(addr_a_i))) <= data_a_i; + data_a_o <= data_a_i; + else + data_a_o <= ram_q(to_integer(unsigned(addr_a_i))); + end if; + end if; + end process mem_a; + + mem_b: process (clk_b_i) + begin + if rising_edge(clk_b_i) then + data_b_o <= ram_q(to_integer(unsigned(addr_b_i))); + end if; + end process mem_b; + +end rtl; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/hq2x.sv b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/hq2x.sv new file mode 100644 index 00000000..f17732b6 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/hq2x.sv @@ -0,0 +1,454 @@ +// +// +// Copyright (c) 2012-2013 Ludvig Strigeus +// Copyright (c) 2017 Sorgelig +// +// This program is GPL Licensed. See COPYING for the full license. +// +// +//////////////////////////////////////////////////////////////////////////////////////////////////////// + +// synopsys translate_off +`timescale 1 ps / 1 ps +// synopsys translate_on + +`define BITS_TO_FIT(N) ( \ + N <= 2 ? 0 : \ + N <= 4 ? 1 : \ + N <= 8 ? 2 : \ + N <= 16 ? 3 : \ + N <= 32 ? 4 : \ + N <= 64 ? 5 : \ + N <= 128 ? 6 : \ + N <= 256 ? 7 : \ + N <= 512 ? 8 : \ + N <=1024 ? 9 : 10 ) + +module hq2x_in #(parameter LENGTH, parameter DWIDTH) +( + input clk, + + input [AWIDTH:0] rdaddr, + input rdbuf, + output[DWIDTH:0] q, + + input [AWIDTH:0] wraddr, + input wrbuf, + input [DWIDTH:0] data, + input wren +); + + localparam AWIDTH = `BITS_TO_FIT(LENGTH); + wire [DWIDTH:0] out[2]; + assign q = out[rdbuf]; + + hq2x_buf #(.NUMWORDS(LENGTH), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf0(clk,data,rdaddr,wraddr,wren && (wrbuf == 0),out[0]); + hq2x_buf #(.NUMWORDS(LENGTH), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf1(clk,data,rdaddr,wraddr,wren && (wrbuf == 1),out[1]); +endmodule + + +module hq2x_out #(parameter LENGTH, parameter DWIDTH) +( + input clk, + + input [AWIDTH:0] rdaddr, + input [1:0] rdbuf, + output[DWIDTH:0] q, + + input [AWIDTH:0] wraddr, + input [1:0] wrbuf, + input [DWIDTH:0] data, + input wren +); + + localparam AWIDTH = `BITS_TO_FIT(LENGTH*2); + wire [DWIDTH:0] out[4]; + assign q = out[rdbuf]; + + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf0(clk,data,rdaddr,wraddr,wren && (wrbuf == 0),out[0]); + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf1(clk,data,rdaddr,wraddr,wren && (wrbuf == 1),out[1]); + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf2(clk,data,rdaddr,wraddr,wren && (wrbuf == 2),out[2]); + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf3(clk,data,rdaddr,wraddr,wren && (wrbuf == 3),out[3]); +endmodule + + +module hq2x_buf #(parameter NUMWORDS, parameter AWIDTH, parameter DWIDTH) +( + input clock, + input [DWIDTH:0] data, + input [AWIDTH:0] rdaddress, + input [AWIDTH:0] wraddress, + input wren, + output [DWIDTH:0] q +); + + altsyncram altsyncram_component ( + .address_a (wraddress), + .clock0 (clock), + .data_a (data), + .wren_a (wren), + .address_b (rdaddress), + .q_b(q), + .aclr0 (1'b0), + .aclr1 (1'b0), + .addressstall_a (1'b0), + .addressstall_b (1'b0), + .byteena_a (1'b1), + .byteena_b (1'b1), + .clock1 (1'b1), + .clocken0 (1'b1), + .clocken1 (1'b1), + .clocken2 (1'b1), + .clocken3 (1'b1), + .data_b ({(DWIDTH+1){1'b1}}), + .eccstatus (), + .q_a (), + .rden_a (1'b1), + .rden_b (1'b1), + .wren_b (1'b0)); + defparam + altsyncram_component.address_aclr_b = "NONE", + altsyncram_component.address_reg_b = "CLOCK0", + altsyncram_component.clock_enable_input_a = "BYPASS", + altsyncram_component.clock_enable_input_b = "BYPASS", + altsyncram_component.clock_enable_output_b = "BYPASS", + altsyncram_component.intended_device_family = "Cyclone III", + altsyncram_component.lpm_type = "altsyncram", + altsyncram_component.numwords_a = NUMWORDS, + altsyncram_component.numwords_b = NUMWORDS, + altsyncram_component.operation_mode = "DUAL_PORT", + altsyncram_component.outdata_aclr_b = "NONE", + altsyncram_component.outdata_reg_b = "UNREGISTERED", + altsyncram_component.power_up_uninitialized = "FALSE", + altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE", + altsyncram_component.widthad_a = AWIDTH+1, + altsyncram_component.widthad_b = AWIDTH+1, + altsyncram_component.width_a = DWIDTH+1, + altsyncram_component.width_b = DWIDTH+1, + altsyncram_component.width_byteena_a = 1; + +endmodule + +//////////////////////////////////////////////////////////////////////////////////////////////////////// + +module DiffCheck +( + input [17:0] rgb1, + input [17:0] rgb2, + output result +); + + wire [5:0] r = rgb1[5:1] - rgb2[5:1]; + wire [5:0] g = rgb1[11:7] - rgb2[11:7]; + wire [5:0] b = rgb1[17:13] - rgb2[17:13]; + wire [6:0] t = $signed(r) + $signed(b); + wire [6:0] gx = {g[5], g}; + wire [7:0] y = $signed(t) + $signed(gx); + wire [6:0] u = $signed(r) - $signed(b); + wire [7:0] v = $signed({g, 1'b0}) - $signed(t); + + // if y is inside (-24..24) + wire y_inside = (y < 8'h18 || y >= 8'he8); + + // if u is inside (-4, 4) + wire u_inside = (u < 7'h4 || u >= 7'h7c); + + // if v is inside (-6, 6) + wire v_inside = (v < 8'h6 || v >= 8'hfA); + assign result = !(y_inside && u_inside && v_inside); +endmodule + +module InnerBlend +( + input [8:0] Op, + input [5:0] A, + input [5:0] B, + input [5:0] C, + output [5:0] O +); + + function [8:0] mul6x3; + input [5:0] op1; + input [2:0] op2; + begin + mul6x3 = 9'd0; + if(op2[0]) mul6x3 = mul6x3 + op1; + if(op2[1]) mul6x3 = mul6x3 + {op1, 1'b0}; + if(op2[2]) mul6x3 = mul6x3 + {op1, 2'b00}; + end + endfunction + + wire OpOnes = Op[4]; + wire [8:0] Amul = mul6x3(A, Op[7:5]); + wire [8:0] Bmul = mul6x3(B, {Op[3:2], 1'b0}); + wire [8:0] Cmul = mul6x3(C, {Op[1:0], 1'b0}); + wire [8:0] At = Amul; + wire [8:0] Bt = (OpOnes == 0) ? Bmul : {3'b0, B}; + wire [8:0] Ct = (OpOnes == 0) ? Cmul : {3'b0, C}; + wire [9:0] Res = {At, 1'b0} + Bt + Ct; + assign O = Op[8] ? A : Res[9:4]; +endmodule + +module Blend +( + input [5:0] rule, + input disable_hq2x, + input [17:0] E, + input [17:0] A, + input [17:0] B, + input [17:0] D, + input [17:0] F, + input [17:0] H, + output [17:0] Result +); + + reg [1:0] input_ctrl; + reg [8:0] op; + localparam BLEND0 = 9'b1_xxx_x_xx_xx; // 0: A + localparam BLEND1 = 9'b0_110_0_10_00; // 1: (A * 12 + B * 4) >> 4 + localparam BLEND2 = 9'b0_100_0_10_10; // 2: (A * 8 + B * 4 + C * 4) >> 4 + localparam BLEND3 = 9'b0_101_0_10_01; // 3: (A * 10 + B * 4 + C * 2) >> 4 + localparam BLEND4 = 9'b0_110_0_01_01; // 4: (A * 12 + B * 2 + C * 2) >> 4 + localparam BLEND5 = 9'b0_010_0_11_11; // 5: (A * 4 + (B + C) * 6) >> 4 + localparam BLEND6 = 9'b0_111_1_xx_xx; // 6: (A * 14 + B + C) >> 4 + localparam AB = 2'b00; + localparam AD = 2'b01; + localparam DB = 2'b10; + localparam BD = 2'b11; + wire is_diff; + DiffCheck diff_checker(rule[1] ? B : H, rule[0] ? D : F, is_diff); + + always @* begin + case({!is_diff, rule[5:2]}) + 1,17: {op, input_ctrl} = {BLEND1, AB}; + 2,18: {op, input_ctrl} = {BLEND1, DB}; + 3,19: {op, input_ctrl} = {BLEND1, BD}; + 4,20: {op, input_ctrl} = {BLEND2, DB}; + 5,21: {op, input_ctrl} = {BLEND2, AB}; + 6,22: {op, input_ctrl} = {BLEND2, AD}; + + 8: {op, input_ctrl} = {BLEND0, 2'bxx}; + 9: {op, input_ctrl} = {BLEND0, 2'bxx}; + 10: {op, input_ctrl} = {BLEND0, 2'bxx}; + 11: {op, input_ctrl} = {BLEND1, AB}; + 12: {op, input_ctrl} = {BLEND1, AB}; + 13: {op, input_ctrl} = {BLEND1, AB}; + 14: {op, input_ctrl} = {BLEND1, DB}; + 15: {op, input_ctrl} = {BLEND1, BD}; + + 24: {op, input_ctrl} = {BLEND2, DB}; + 25: {op, input_ctrl} = {BLEND5, DB}; + 26: {op, input_ctrl} = {BLEND6, DB}; + 27: {op, input_ctrl} = {BLEND2, DB}; + 28: {op, input_ctrl} = {BLEND4, DB}; + 29: {op, input_ctrl} = {BLEND5, DB}; + 30: {op, input_ctrl} = {BLEND3, BD}; + 31: {op, input_ctrl} = {BLEND3, DB}; + default: {op, input_ctrl} = 11'bx; + endcase + + // Setting op[8] effectively disables HQ2X because blend will always return E. + if (disable_hq2x) op[8] = 1; + end + + // Generate inputs to the inner blender. Valid combinations. + // 00: E A B + // 01: E A D + // 10: E D B + // 11: E B D + wire [17:0] Input1 = E; + wire [17:0] Input2 = !input_ctrl[1] ? A : + !input_ctrl[0] ? D : B; + + wire [17:0] Input3 = !input_ctrl[0] ? B : D; + InnerBlend inner_blend1(op, Input1[5:0], Input2[5:0], Input3[5:0], Result[5:0]); + InnerBlend inner_blend2(op, Input1[11:6], Input2[11:6], Input3[11:6], Result[11:6]); + InnerBlend inner_blend3(op, Input1[17:12], Input2[17:12], Input3[17:12], Result[17:12]); +endmodule + + +//////////////////////////////////////////////////////////////////////////////////////////////////// + +module Hq2x #(parameter LENGTH, parameter HALF_DEPTH) +( + input clk, + input ce_x4, + input [DWIDTH:0] inputpixel, + input mono, + input disable_hq2x, + input reset_frame, + input reset_line, + input [1:0] read_y, + input [AWIDTH+1:0] read_x, + output [DWIDTH:0] outpixel +); + + +localparam AWIDTH = `BITS_TO_FIT(LENGTH); +localparam DWIDTH = HALF_DEPTH ? 8 : 17; + +wire [5:0] hqTable[256] = '{ + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 47, 35, 23, 15, 55, 39, + 19, 19, 26, 58, 19, 19, 26, 58, 23, 15, 35, 35, 23, 15, 7, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 55, 39, 23, 15, 51, 43, + 19, 19, 26, 58, 19, 19, 26, 58, 23, 15, 51, 35, 23, 15, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 61, 35, 35, 23, 61, 51, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 51, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 61, 7, 35, 23, 61, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 58, 23, 15, 51, 35, 23, 61, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 47, 35, 23, 15, 55, 39, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 51, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 55, 39, 23, 15, 51, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 39, 23, 15, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 51, 39, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 7, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 7, 35, 23, 15, 7, 43 +}; + +reg [17:0] Prev0, Prev1, Prev2, Curr0, Curr1, Next0, Next1, Next2; +reg [17:0] A, B, D, F, G, H; +reg [7:0] pattern, nextpatt; +reg [1:0] i; +reg [7:0] y; + +wire curbuf = y[0]; +reg prevbuf = 0; +wire iobuf = !curbuf; + +wire diff0, diff1; +DiffCheck diffcheck0(Curr1, (i == 0) ? Prev0 : (i == 1) ? Curr0 : (i == 2) ? Prev2 : Next1, diff0); +DiffCheck diffcheck1(Curr1, (i == 0) ? Prev1 : (i == 1) ? Next0 : (i == 2) ? Curr2 : Next2, diff1); + +wire [7:0] new_pattern = {diff1, diff0, pattern[7:2]}; + +wire [17:0] X = (i == 0) ? A : (i == 1) ? Prev1 : (i == 2) ? Next1 : G; +wire [17:0] blend_result; +Blend blender(hqTable[nextpatt], disable_hq2x, Curr0, X, B, D, F, H, blend_result); + +reg Curr2_addr1; +reg [AWIDTH:0] Curr2_addr2; +wire [17:0] Curr2 = HALF_DEPTH ? h2rgb(Curr2tmp) : Curr2tmp; +wire [DWIDTH:0] Curr2tmp; + +reg [AWIDTH:0] wrin_addr2; +reg [DWIDTH:0] wrpix; +reg wrin_en; + +function [17:0] h2rgb; + input [8:0] v; +begin + h2rgb = mono ? {v[5:3],v[2:0], v[5:3],v[2:0], v[5:3],v[2:0]} : {v[8:6],v[8:6],v[5:3],v[5:3],v[2:0],v[2:0]}; +end +endfunction + +function [8:0] rgb2h; + input [17:0] v; +begin + rgb2h = mono ? {3'b000, v[17:15], v[14:12]} : {v[17:15], v[11:9], v[5:3]}; +end +endfunction + +hq2x_in #(.LENGTH(LENGTH), .DWIDTH(DWIDTH)) hq2x_in +( + .clk(clk), + + .rdaddr(Curr2_addr2), + .rdbuf(Curr2_addr1), + .q(Curr2tmp), + + .wraddr(wrin_addr2), + .wrbuf(iobuf), + .data(wrpix), + .wren(wrin_en) +); + +reg [1:0] wrout_addr1; +reg [AWIDTH+1:0] wrout_addr2; +reg wrout_en; +reg [DWIDTH:0] wrdata; + +hq2x_out #(.LENGTH(LENGTH), .DWIDTH(DWIDTH)) hq2x_out +( + .clk(clk), + + .rdaddr(read_x), + .rdbuf(read_y), + .q(outpixel), + + .wraddr(wrout_addr2), + .wrbuf(wrout_addr1), + .data(wrdata), + .wren(wrout_en) +); + +always @(posedge clk) begin + reg [AWIDTH:0] offs; + reg old_reset_line; + reg old_reset_frame; + + wrout_en <= 0; + wrin_en <= 0; + + if(ce_x4) begin + + pattern <= new_pattern; + + if(~&offs) begin + if (i == 0) begin + Curr2_addr1 <= prevbuf; + Curr2_addr2 <= offs; + end + if (i == 1) begin + Prev2 <= Curr2; + Curr2_addr1 <= curbuf; + Curr2_addr2 <= offs; + end + if (i == 2) begin + Next2 <= HALF_DEPTH ? h2rgb(inputpixel) : inputpixel; + wrpix <= inputpixel; + wrin_addr2 <= offs; + wrin_en <= 1; + end + if (i == 3) begin + offs <= offs + 1'd1; + end + + if(HALF_DEPTH) wrdata <= rgb2h(blend_result); + else wrdata <= blend_result; + + wrout_addr1 <= {curbuf, i[1]}; + wrout_addr2 <= {offs, i[1]^i[0]}; + wrout_en <= 1; + end + + if(i==3) begin + nextpatt <= {new_pattern[7:6], new_pattern[3], new_pattern[5], new_pattern[2], new_pattern[4], new_pattern[1:0]}; + {A, G} <= {Prev0, Next0}; + {B, F, H, D} <= {Prev1, Curr2, Next1, Curr0}; + {Prev0, Prev1} <= {Prev1, Prev2}; + {Curr0, Curr1} <= {Curr1, Curr2}; + {Next0, Next1} <= {Next1, Next2}; + end else begin + nextpatt <= {nextpatt[5], nextpatt[3], nextpatt[0], nextpatt[6], nextpatt[1], nextpatt[7], nextpatt[4], nextpatt[2]}; + {B, F, H, D} <= {F, H, D, B}; + end + + i <= i + 1'b1; + if(old_reset_line && ~reset_line) begin + old_reset_frame <= reset_frame; + offs <= 0; + i <= 0; + y <= y + 1'd1; + prevbuf <= curbuf; + if(old_reset_frame & ~reset_frame) begin + y <= 0; + prevbuf <= 0; + end + end + + old_reset_line <= reset_line; + end +end + +endmodule // Hq2x diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/mist_io.v b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/mist_io.v new file mode 100644 index 00000000..2f41221f --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/mist_io.v @@ -0,0 +1,530 @@ +// +// mist_io.v +// +// mist_io for the MiST board +// http://code.google.com/p/mist-board/ +// +// Copyright (c) 2014 Till Harbaum +// Copyright (c) 2015-2017 Sorgelig +// +// This source file is free software: you can redistribute it and/or modify +// it under the terms of the GNU General Public License as published +// by the Free Software Foundation, either version 3 of the License, or +// (at your option) any later version. +// +// This source file is distributed in the hope that it will be useful, +// but WITHOUT ANY WARRANTY; without even the implied warranty of +// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +// GNU General Public License for more details. +// +// You should have received a copy of the GNU General Public License +// along with this program. If not, see . +// +/////////////////////////////////////////////////////////////////////// + +// +// Use buffer to access SD card. It's time-critical part. +// Made module synchroneous with 2 clock domains: clk_sys and SPI_SCK +// (Sorgelig) +// +// for synchronous projects default value for PS2DIV is fine for any frequency of system clock. +// clk_ps2 = clk_sys/(PS2DIV*2) +// + +module mist_io #(parameter STRLEN=0, parameter PS2DIV=100) +( + + // parameter STRLEN and the actual length of conf_str have to match + input [(8*STRLEN)-1:0] conf_str, + + // Global clock. It should be around 100MHz (higher is better). + input clk_sys, + + // Global SPI clock from ARM. 24MHz + input SPI_SCK, + + input CONF_DATA0, + input SPI_SS2, + output SPI_DO, + input SPI_DI, + + output reg [7:0] joystick_0, + output reg [7:0] joystick_1, +// output reg [31:0] joystick_2, +// output reg [31:0] joystick_3, +// output reg [31:0] joystick_4, + output reg [15:0] joystick_analog_0, + output reg [15:0] joystick_analog_1, + output [1:0] buttons, + output [1:0] switches, + output scandoublerD, + output ypbpr, + + output reg [31:0] status, + + // SD config + input sd_conf, + input sd_sdhc, + output [1:0] img_mounted, // signaling that new image has been mounted + output reg [31:0] img_size, // size of image in bytes + + // SD block level access + input [31:0] sd_lba, + input [1:0] sd_rd, + input [1:0] sd_wr, + output reg sd_ack, + output reg sd_ack_conf, + + // SD byte level access. Signals for 2-PORT altsyncram. + output reg [8:0] sd_buff_addr, + output reg [7:0] sd_buff_dout, + input [7:0] sd_buff_din, + output reg sd_buff_wr, + + // ps2 keyboard emulation + output ps2_kbd_clk, + output reg ps2_kbd_data, + output ps2_mouse_clk, + output reg ps2_mouse_data, + + // ps2 alternative interface. + + // [8] - extended, [9] - pressed, [10] - toggles with every press/release + output reg [10:0] ps2_key = 0, + + // [24] - toggles with every event + output reg [24:0] ps2_mouse = 0, + + // ARM -> FPGA download + input ioctl_ce, + output reg ioctl_download = 0, // signal indicating an active download + output reg [7:0] ioctl_index, // menu index used to upload the file + output reg ioctl_wr = 0, + output reg [24:0] ioctl_addr, + output reg [7:0] ioctl_dout +); + +reg [7:0] but_sw; +reg [2:0] stick_idx; + +reg [1:0] mount_strobe = 0; +assign img_mounted = mount_strobe; + +assign buttons = but_sw[1:0]; +assign switches = but_sw[3:2]; +assign scandoublerD = but_sw[4]; +assign ypbpr = but_sw[5]; + +// this variant of user_io is for 8 bit cores (type == a4) only +wire [7:0] core_type = 8'ha4; + +// command byte read by the io controller +wire drive_sel = sd_rd[1] | sd_wr[1]; +wire [7:0] sd_cmd = { 4'h6, sd_conf, sd_sdhc, sd_wr[drive_sel], sd_rd[drive_sel] }; + +reg [7:0] cmd; +reg [2:0] bit_cnt; // counts bits 0-7 0-7 ... +reg [9:0] byte_cnt; // counts bytes + +reg spi_do; +assign SPI_DO = CONF_DATA0 ? 1'bZ : spi_do; + +reg [7:0] spi_data_out; + +// SPI transmitter +always@(negedge SPI_SCK) spi_do <= spi_data_out[~bit_cnt]; + +reg [7:0] spi_data_in; +reg spi_data_ready = 0; + +// SPI receiver +always@(posedge SPI_SCK or posedge CONF_DATA0) begin + reg [6:0] sbuf; + reg [31:0] sd_lba_r; + reg drive_sel_r; + + if(CONF_DATA0) begin + bit_cnt <= 0; + byte_cnt <= 0; + spi_data_out <= core_type; + end + else + begin + bit_cnt <= bit_cnt + 1'd1; + sbuf <= {sbuf[5:0], SPI_DI}; + + // finished reading command byte + if(bit_cnt == 7) begin + if(!byte_cnt) cmd <= {sbuf, SPI_DI}; + + spi_data_in <= {sbuf, SPI_DI}; + spi_data_ready <= ~spi_data_ready; + if(~&byte_cnt) byte_cnt <= byte_cnt + 8'd1; + + spi_data_out <= 0; + case({(!byte_cnt) ? {sbuf, SPI_DI} : cmd}) + // reading config string + 8'h14: if(byte_cnt < STRLEN) spi_data_out <= conf_str[(STRLEN - byte_cnt - 1)<<3 +:8]; + + // reading sd card status + 8'h16: if(byte_cnt == 0) begin + spi_data_out <= sd_cmd; + sd_lba_r <= sd_lba; + drive_sel_r <= drive_sel; + end else if (byte_cnt == 1) begin + spi_data_out <= drive_sel_r; + end else if(byte_cnt < 6) spi_data_out <= sd_lba_r[(5-byte_cnt)<<3 +:8]; + + // reading sd card write data + 8'h18: spi_data_out <= sd_buff_din; + endcase + end + end +end + +reg [31:0] ps2_key_raw = 0; +wire pressed = (ps2_key_raw[15:8] != 8'hf0); +wire extended = (~pressed ? (ps2_key_raw[23:16] == 8'he0) : (ps2_key_raw[15:8] == 8'he0)); + +// transfer to clk_sys domain +always@(posedge clk_sys) begin + reg old_ss1, old_ss2; + reg old_ready1, old_ready2; + reg [2:0] b_wr; + reg got_ps2 = 0; + + old_ss1 <= CONF_DATA0; + old_ss2 <= old_ss1; + old_ready1 <= spi_data_ready; + old_ready2 <= old_ready1; + + sd_buff_wr <= b_wr[0]; + if(b_wr[2] && (~&sd_buff_addr)) sd_buff_addr <= sd_buff_addr + 1'b1; + b_wr <= (b_wr<<1); + + if(old_ss2) begin + got_ps2 <= 0; + sd_ack <= 0; + sd_ack_conf <= 0; + sd_buff_addr <= 0; + if(got_ps2) begin + if(cmd == 4) ps2_mouse[24] <= ~ps2_mouse[24]; + if(cmd == 5) begin + ps2_key <= {~ps2_key[10], pressed, extended, ps2_key_raw[7:0]}; + if(ps2_key_raw == 'hE012E07C) ps2_key[9:0] <= 'h37C; // prnscr pressed + if(ps2_key_raw == 'h7CE0F012) ps2_key[9:0] <= 'h17C; // prnscr released + if(ps2_key_raw == 'hF014F077) ps2_key[9:0] <= 'h377; // pause pressed + end + end + end + else + if(old_ready2 ^ old_ready1) begin + + if(cmd == 8'h18 && ~&sd_buff_addr) sd_buff_addr <= sd_buff_addr + 1'b1; + + if(byte_cnt < 2) begin + + if (cmd == 8'h19) sd_ack_conf <= 1; + if((cmd == 8'h17) || (cmd == 8'h18)) sd_ack <= 1; + mount_strobe <= 0; + + if(cmd == 5) ps2_key_raw <= 0; + end else begin + + case(cmd) + // buttons and switches + 8'h01: but_sw <= spi_data_in; + 8'h02: joystick_0 <= spi_data_in; + 8'h03: joystick_1 <= spi_data_in; +// 8'h60: if (byte_cnt < 5) joystick_0[(byte_cnt-1)<<3 +:8] <= spi_data_in; +// 8'h61: if (byte_cnt < 5) joystick_1[(byte_cnt-1)<<3 +:8] <= spi_data_in; +// 8'h62: if (byte_cnt < 5) joystick_2[(byte_cnt-1)<<3 +:8] <= spi_data_in; +// 8'h63: if (byte_cnt < 5) joystick_3[(byte_cnt-1)<<3 +:8] <= spi_data_in; +// 8'h64: if (byte_cnt < 5) joystick_4[(byte_cnt-1)<<3 +:8] <= spi_data_in; + // store incoming ps2 mouse bytes + 8'h04: begin + got_ps2 <= 1; + case(byte_cnt) + 2: ps2_mouse[7:0] <= spi_data_in; + 3: ps2_mouse[15:8] <= spi_data_in; + 4: ps2_mouse[23:16] <= spi_data_in; + endcase + ps2_mouse_fifo[ps2_mouse_wptr] <= spi_data_in; + ps2_mouse_wptr <= ps2_mouse_wptr + 1'd1; + end + + // store incoming ps2 keyboard bytes + 8'h05: begin + got_ps2 <= 1; + ps2_key_raw[31:0] <= {ps2_key_raw[23:0], spi_data_in}; + ps2_kbd_fifo[ps2_kbd_wptr] <= spi_data_in; + ps2_kbd_wptr <= ps2_kbd_wptr + 1'd1; + end + + 8'h15: status[7:0] <= spi_data_in; + + // send SD config IO -> FPGA + // flag that download begins + // sd card knows data is config if sd_dout_strobe is asserted + // with sd_ack still being inactive (low) + 8'h19, + // send sector IO -> FPGA + // flag that download begins + 8'h17: begin + sd_buff_dout <= spi_data_in; + b_wr <= 1; + end + + // joystick analog + 8'h1a: begin + // first byte is joystick index + if(byte_cnt == 2) stick_idx <= spi_data_in[2:0]; + else if(byte_cnt == 3) begin + // second byte is x axis + if(stick_idx == 0) joystick_analog_0[15:8] <= spi_data_in; + else if(stick_idx == 1) joystick_analog_1[15:8] <= spi_data_in; + end else if(byte_cnt == 4) begin + // third byte is y axis + if(stick_idx == 0) joystick_analog_0[7:0] <= spi_data_in; + else if(stick_idx == 1) joystick_analog_1[7:0] <= spi_data_in; + end + end + + // notify image selection + 8'h1c: mount_strobe[spi_data_in[0]] <= 1; + + // send image info + 8'h1d: if(byte_cnt<6) img_size[(byte_cnt-2)<<3 +:8] <= spi_data_in; + + // status, 32bit version + 8'h1e: if(byte_cnt<6) status[(byte_cnt-2)<<3 +:8] <= spi_data_in; + default: ; + endcase + end + end +end + + +/////////////////////////////// PS2 /////////////////////////////// +// 8 byte fifos to store ps2 bytes +localparam PS2_FIFO_BITS = 3; + +reg clk_ps2; +always @(negedge clk_sys) begin + integer cnt; + cnt <= cnt + 1'd1; + if(cnt == PS2DIV) begin + clk_ps2 <= ~clk_ps2; + cnt <= 0; + end +end + +// keyboard +reg [7:0] ps2_kbd_fifo[1<= 1)&&(ps2_kbd_tx_state < 9)) begin + ps2_kbd_data <= ps2_kbd_tx_byte[0]; // data bits + ps2_kbd_tx_byte[6:0] <= ps2_kbd_tx_byte[7:1]; // shift down + if(ps2_kbd_tx_byte[0]) + ps2_kbd_parity <= !ps2_kbd_parity; + end + + // transmission of parity + if(ps2_kbd_tx_state == 9) ps2_kbd_data <= ps2_kbd_parity; + + // transmission of stop bit + if(ps2_kbd_tx_state == 10) ps2_kbd_data <= 1; // stop bit is 1 + + // advance state machine + if(ps2_kbd_tx_state < 11) ps2_kbd_tx_state <= ps2_kbd_tx_state + 1'd1; + else ps2_kbd_tx_state <= 0; + end + end +end + +// mouse +reg [7:0] ps2_mouse_fifo[1<= 1)&&(ps2_mouse_tx_state < 9)) begin + ps2_mouse_data <= ps2_mouse_tx_byte[0]; // data bits + ps2_mouse_tx_byte[6:0] <= ps2_mouse_tx_byte[7:1]; // shift down + if(ps2_mouse_tx_byte[0]) + ps2_mouse_parity <= !ps2_mouse_parity; + end + + // transmission of parity + if(ps2_mouse_tx_state == 9) ps2_mouse_data <= ps2_mouse_parity; + + // transmission of stop bit + if(ps2_mouse_tx_state == 10) ps2_mouse_data <= 1; // stop bit is 1 + + // advance state machine + if(ps2_mouse_tx_state < 11) ps2_mouse_tx_state <= ps2_mouse_tx_state + 1'd1; + else ps2_mouse_tx_state <= 0; + end + end +end + + +/////////////////////////////// DOWNLOADING /////////////////////////////// + +reg [7:0] data_w; +reg [24:0] addr_w; +reg rclk = 0; + +localparam UIO_FILE_TX = 8'h53; +localparam UIO_FILE_TX_DAT = 8'h54; +localparam UIO_FILE_INDEX = 8'h55; + +reg rdownload = 0; + +// data_io has its own SPI interface to the io controller +always@(posedge SPI_SCK, posedge SPI_SS2) begin + reg [6:0] sbuf; + reg [7:0] cmd; + reg [4:0] cnt; + reg [24:0] addr; + + if(SPI_SS2) cnt <= 0; + else begin + // don't shift in last bit. It is evaluated directly + // when writing to ram + if(cnt != 15) sbuf <= { sbuf[5:0], SPI_DI}; + + // count 0-7 8-15 8-15 ... + if(cnt < 15) cnt <= cnt + 1'd1; + else cnt <= 8; + + // finished command byte + if(cnt == 7) cmd <= {sbuf, SPI_DI}; + + // prepare/end transmission + if((cmd == UIO_FILE_TX) && (cnt == 15)) begin + // prepare + if(SPI_DI) begin + case(ioctl_index[4:0]) + 1: addr <= 25'h200000; // TRD buffer at 2MB + 2: addr <= 25'h400000; // tape buffer at 4MB + default: addr <= 25'h150000; // boot rom + endcase + rdownload <= 1; + end else begin + addr_w <= addr; + rdownload <= 0; + end + end + + // command 0x54: UIO_FILE_TX + if((cmd == UIO_FILE_TX_DAT) && (cnt == 15)) begin + addr_w <= addr; + data_w <= {sbuf, SPI_DI}; + addr <= addr + 1'd1; + rclk <= ~rclk; + end + + // expose file (menu) index + if((cmd == UIO_FILE_INDEX) && (cnt == 15)) ioctl_index <= {sbuf, SPI_DI}; + end +end + +// transfer to ioctl_clk domain. +// ioctl_index is set before ioctl_download, so it's stable already +always@(posedge clk_sys) begin + reg rclkD, rclkD2; + + if(ioctl_ce) begin + ioctl_download <= rdownload; + + rclkD <= rclk; + rclkD2 <= rclkD; + ioctl_wr <= 0; + + if(rclkD != rclkD2) begin + ioctl_dout <= data_w; + ioctl_addr <= addr_w; + ioctl_wr <= 1; + end + end +end + +endmodule \ No newline at end of file diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/osd.v b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/osd.v new file mode 100644 index 00000000..b9181763 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/osd.v @@ -0,0 +1,194 @@ +// A simple OSD implementation. Can be hooked up between a cores +// VGA output and the physical VGA pins + +module osd ( + // OSDs pixel clock, should be synchronous to cores pixel clock to + // avoid jitter. + input clk_sys, + + // SPI interface + input SPI_SCK, + input SPI_SS3, + input SPI_DI, + + input [1:0] rotate, //[0] - rotate [1] - left or right + + // VGA signals coming from core + input [5:0] R_in, + input [5:0] G_in, + input [5:0] B_in, + input HSync, + input VSync, + + // VGA signals going to video connector + output [5:0] R_out, + output [5:0] G_out, + output [5:0] B_out +); + +parameter OSD_X_OFFSET = 10'd0; +parameter OSD_Y_OFFSET = 10'd0; +parameter OSD_COLOR = 3'd0; + +localparam OSD_WIDTH = 10'd256; +localparam OSD_HEIGHT = 10'd128; + +// ********************************************************************************* +// spi client +// ********************************************************************************* + +// this core supports only the display related OSD commands +// of the minimig +reg osd_enable; +(* ramstyle = "no_rw_check" *) reg [7:0] osd_buffer[2047:0]; // the OSD buffer itself + +// the OSD has its own SPI interface to the io controller +always@(posedge SPI_SCK, posedge SPI_SS3) begin + reg [4:0] cnt; + reg [10:0] bcnt; + reg [7:0] sbuf; + reg [7:0] cmd; + + if(SPI_SS3) begin + cnt <= 0; + bcnt <= 0; + end else begin + sbuf <= {sbuf[6:0], SPI_DI}; + + // 0:7 is command, rest payload + if(cnt < 15) cnt <= cnt + 1'd1; + else cnt <= 8; + + if(cnt == 7) begin + cmd <= {sbuf[6:0], SPI_DI}; + + // lower three command bits are line address + bcnt <= {sbuf[1:0], SPI_DI, 8'h00}; + + // command 0x40: OSDCMDENABLE, OSDCMDDISABLE + if(sbuf[6:3] == 4'b0100) osd_enable <= SPI_DI; + end + + // command 0x20: OSDCMDWRITE + if((cmd[7:3] == 5'b00100) && (cnt == 15)) begin + osd_buffer[bcnt] <= {sbuf[6:0], SPI_DI}; + bcnt <= bcnt + 1'd1; + end + end +end + +// ********************************************************************************* +// video timing and sync polarity anaylsis +// ********************************************************************************* + +// horizontal counter +reg [9:0] h_cnt; +reg [9:0] hs_low, hs_high; +wire hs_pol = hs_high < hs_low; +wire [9:0] dsp_width = hs_pol ? hs_low : hs_high; + +// vertical counter +reg [9:0] v_cnt; +reg [9:0] vs_low, vs_high; +wire vs_pol = vs_high < vs_low; +wire [9:0] dsp_height = vs_pol ? vs_low : vs_high; + +wire doublescan = (dsp_height>350); + +reg ce_pix; +always @(negedge clk_sys) begin + integer cnt = 0; + integer pixsz, pixcnt; + reg hs; + + cnt <= cnt + 1; + hs <= HSync; + + pixcnt <= pixcnt + 1; + if(pixcnt == pixsz) pixcnt <= 0; + ce_pix <= !pixcnt; + + if(hs && ~HSync) begin + cnt <= 0; + pixsz <= (cnt >> 9) - 1; + pixcnt <= 0; + ce_pix <= 1; + end +end + +always @(posedge clk_sys) begin + reg hsD, hsD2; + reg vsD, vsD2; + + if(ce_pix) begin + // bring hsync into local clock domain + hsD <= HSync; + hsD2 <= hsD; + + // falling edge of HSync + if(!hsD && hsD2) begin + h_cnt <= 0; + hs_high <= h_cnt; + end + + // rising edge of HSync + else if(hsD && !hsD2) begin + h_cnt <= 0; + hs_low <= h_cnt; + v_cnt <= v_cnt + 1'd1; + end else begin + h_cnt <= h_cnt + 1'd1; + end + + vsD <= VSync; + vsD2 <= vsD; + + // falling edge of VSync + if(!vsD && vsD2) begin + v_cnt <= 0; + vs_high <= v_cnt; + end + + // rising edge of VSync + else if(vsD && !vsD2) begin + v_cnt <= 0; + vs_low <= v_cnt; + end + end +end + +// area in which OSD is being displayed +wire [9:0] h_osd_start = ((dsp_width - OSD_WIDTH)>> 1) + OSD_X_OFFSET; +wire [9:0] h_osd_end = h_osd_start + OSD_WIDTH; +wire [9:0] v_osd_start = ((dsp_height- (OSD_HEIGHT<> 1) + OSD_Y_OFFSET; +wire [9:0] v_osd_end = v_osd_start + (OSD_HEIGHT<= h_osd_start) && (h_cnt < h_osd_end) && + (VSync != vs_pol) && (v_cnt >= v_osd_start) && (v_cnt < v_osd_end); + +reg [10:0] osd_buffer_addr; +wire [7:0] osd_byte = osd_buffer[osd_buffer_addr]; +reg osd_pixel; + +always @(posedge clk_sys) begin + if(ce_pix) begin + osd_buffer_addr <= rotate[0] ? {rotate[1] ? osd_hcnt_next2[7:5] : ~osd_hcnt_next2[7:5], + rotate[1] ? (doublescan ? ~osd_vcnt[7:0] : ~{osd_vcnt[6:0], 1'b0}) : + (doublescan ? osd_vcnt[7:0] : {osd_vcnt[6:0], 1'b0})} : + {doublescan ? osd_vcnt[7:5] : osd_vcnt[6:4], osd_hcnt_next2[7:0]}; + + osd_pixel <= rotate[0] ? osd_byte[rotate[1] ? osd_hcnt_next[4:2] : ~osd_hcnt_next[4:2]] : + osd_byte[doublescan ? osd_vcnt[4:2] : osd_vcnt[3:1]]; + end +end + +assign R_out = !osd_de ? R_in : {osd_pixel, osd_pixel, OSD_COLOR[2], R_in[5:3]}; +assign G_out = !osd_de ? G_in : {osd_pixel, osd_pixel, OSD_COLOR[1], G_in[5:3]}; +assign B_out = !osd_de ? B_in : {osd_pixel, osd_pixel, OSD_COLOR[0], B_in[5:3]}; + +endmodule diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman.vhd new file mode 100644 index 00000000..11cd54f4 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman.vhd @@ -0,0 +1,621 @@ +-- +-- A simulation model of Pacman hardware +-- Copyright (c) MikeJ - January 2006 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS CODE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- You are responsible for any legal issues arising from your use of this code. +-- +-- The latest version of this file can be found at: www.fpgaarcade.com +-- +-- Email pacman@fpgaarcade.com +-- +-- Revision list +-- +-- version 005 Papilio release by Jack Gassett +-- version 004 spartan3e release +-- version 003 Jan 2006 release, general tidy up +-- version 002 optional vga scan doubler +-- version 001 initial release +-- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +library UNISIM; + +entity PACMAN is +generic ( + MRTNT : std_logic := '1' -- 1 to descramble Mr TNT ROMs, 0 otherwise +); + port ( + O_VIDEO_R : out std_logic_vector(2 downto 0); + O_VIDEO_G : out std_logic_vector(2 downto 0); + O_VIDEO_B : out std_logic_vector(1 downto 0); + O_HSYNC : out std_logic; + O_VSYNC : out std_logic; + O_HBLANK : out std_logic; + O_VBLANK : out std_logic; + -- + O_AUDIO : out std_logic_vector(7 downto 0); + -- + in0_reg : in std_logic_vector(7 downto 0); + in1_reg : in std_logic_vector(7 downto 0); + dipsw_reg : in std_logic_vector(7 downto 0); + + -- + RESET : in std_logic; + CLK : in std_logic; + ENA_6 : in std_logic + ); +end; + +architecture RTL of PACMAN is + + + -- timing + signal hcnt : std_logic_vector(8 downto 0) := "010000000"; -- 80 + signal vcnt : std_logic_vector(8 downto 0) := "011111000"; -- 0F8 + + signal do_hsync : boolean; + signal hsync : std_logic; + signal vsync : std_logic; + signal hblank : std_logic; + signal vblank : std_logic := '1'; + + -- cpu + signal cpu_ena : std_logic; + signal cpu_m1_l : std_logic; + signal cpu_mreq_l : std_logic; + signal cpu_iorq_l : std_logic; + signal cpu_rd_l : std_logic; + signal cpu_rfsh_l : std_logic; + signal cpu_wait_l : std_logic; + signal cpu_int_l : std_logic; + signal cpu_nmi_l : std_logic; + signal cpu_busrq_l : std_logic; + signal cpu_addr : std_logic_vector(15 downto 0); + signal cpu_data_out : std_logic_vector(7 downto 0); + signal cpu_data_in : std_logic_vector(7 downto 0); + + signal rom_data_out : std_logic_vector(7 downto 0); + signal rom_data : std_logic_vector(7 downto 0); + + signal program_rom_dinl : std_logic_vector(7 downto 0); + signal program_rom_dinh : std_logic_vector(7 downto 0); + signal sync_bus_cs_l : std_logic; + + signal control_reg : std_logic_vector(7 downto 0); + -- + signal vram_addr_ab : std_logic_vector(11 downto 0); + signal ab : std_logic_vector(11 downto 0); + + signal sync_bus_db : std_logic_vector(7 downto 0); + signal sync_bus_r_w_l : std_logic; + signal sync_bus_wreq_l : std_logic; + signal sync_bus_stb : std_logic; + + signal cpu_vec_reg : std_logic_vector(7 downto 0); + signal sync_bus_reg : std_logic_vector(7 downto 0); + + signal vram_l : std_logic; + signal rams_data_out : std_logic_vector(7 downto 0); + -- more decode + signal wr0_l : std_logic; + signal wr1_l : std_logic; + signal wr2_l : std_logic; + signal iodec_out_l : std_logic; + signal iodec_wdr_l : std_logic; + signal iodec_in0_l : std_logic; + signal iodec_in1_l : std_logic; + signal iodec_dipsw_l : std_logic; + + -- watchdog + signal watchdog_cnt : std_logic_vector(3 downto 0); + signal watchdog_reset_l : std_logic; + +begin + + -- + -- video timing + -- + p_hvcnt : process + variable hcarry,vcarry : boolean; + begin + wait until rising_edge(clk); + if (ena_6 = '1') then + hcarry := (hcnt = "111111111"); + if hcarry then + hcnt <= "010000000"; -- 080 + else + hcnt <= hcnt +"1"; + end if; + -- hcnt 8 on circuit is 256H_L + vcarry := (vcnt = "111111111"); + if do_hsync then + if vcarry then + vcnt <= "011111000"; -- 0F8 + else + vcnt <= vcnt +"1"; + end if; + end if; + end if; + end process; + + p_sync_comb : process(hcnt, vcnt) + begin + vsync <= not vcnt(8); + do_hsync <= (hcnt = "010101111"); -- 0AF + end process; + + p_sync : process + begin + wait until rising_edge(clk); + if (ena_6 = '1') then + -- Timing hardware is coded differently to the real hw + -- to avoid the use of multiple clocks. Result is identical. + + if (hcnt = "010010111") then -- 097 + O_HBLANK <= '1'; + elsif (hcnt = "010001111") then -- 08F + hblank <= '1'; + elsif (hcnt = "011101111") then + hblank <= '0'; -- 0EF + O_HBLANK <= '0'; + end if; + + if do_hsync then + hsync <= '1'; + elsif (hcnt = "011001111") then -- 0CF + hsync <= '0'; + end if; + + if do_hsync then + if (vcnt = "111101111") then -- 1EF + vblank <= '1'; + elsif (vcnt = "100001111") then -- 10F + vblank <= '0'; + end if; + end if; + end if; + end process; + + -- + -- cpu + -- + p_cpu_wait_comb : process(sync_bus_wreq_l) + begin + cpu_wait_l <= '1'; + if (sync_bus_wreq_l = '0') then + cpu_wait_l <= '0'; + end if; + end process; + + p_irq_req_watchdog : process + variable rising_vblank : boolean; + begin + wait until rising_edge(clk); + if (ena_6 = '1') then + rising_vblank := do_hsync and (vcnt = "111101111"); -- 1EF + --rising_vblank := do_hsync; -- debug + -- interrupt 8c + + if (control_reg(0) = '0') then + cpu_int_l <= '1'; + elsif rising_vblank then -- 1EF + cpu_int_l <= '0'; + end if; + + -- watchdog 8c + -- note sync reset + if (reset = '1') then + watchdog_cnt <= "1111"; + elsif (iodec_wdr_l = '0') then + watchdog_cnt <= "0000"; + elsif rising_vblank then + watchdog_cnt <= watchdog_cnt + "1"; + end if; + + + watchdog_reset_l <= '1'; + if (watchdog_cnt = "1111") then + watchdog_reset_l <= '0'; + end if; + + -- simulation + -- pragma translate_off + -- synopsys translate_off + watchdog_reset_l <= not reset; -- watchdog disable + -- synopsys translate_on + -- pragma translate_on + end if; + end process; + + -- other cpu signals + cpu_busrq_l <= '1'; + cpu_nmi_l <= '1'; + + p_cpu_ena : process(hcnt, ena_6) + begin + cpu_ena <= '0'; + if (ena_6 = '1') then + cpu_ena <= hcnt(0); + end if; + end process; + + u_cpu : entity work.T80sed + port map ( + RESET_n => watchdog_reset_l, + CLK_n => clk, + CLKEN => cpu_ena, + WAIT_n => cpu_wait_l, + INT_n => cpu_int_l, + NMI_n => cpu_nmi_l, + BUSRQ_n => cpu_busrq_l, + M1_n => cpu_m1_l, + MREQ_n => cpu_mreq_l, + IORQ_n => cpu_iorq_l, + RD_n => cpu_rd_l, + WR_n => open, + RFSH_n => cpu_rfsh_l, + HALT_n => open, + BUSAK_n => open, + A => cpu_addr, + DI => cpu_data_in, + DO => cpu_data_out + ); + -- + -- primary addr decode + -- + p_mem_decode_comb : process(cpu_rfsh_l, cpu_rd_l, cpu_mreq_l, cpu_addr) + begin + -- rom 0x0000 - 0x3FFF + -- syncbus 0x4000 - 0x7FFF + + -- 7M + -- 7N + sync_bus_cs_l <= '1'; +-- program_rom_cs_l <= '1'; + + if (cpu_mreq_l = '0') and (cpu_rfsh_l = '1') then + +-- if (cpu_addr(14) = '0') and (cpu_rd_l = '0') then +-- program_rom_cs_l <= '0'; +-- end if; + + if (cpu_addr(14) = '1') then + sync_bus_cs_l <= '0'; + end if; + + end if; + end process; + -- + -- sync bus custom ic + -- + p_sync_bus_reg : process + begin + wait until rising_edge(clk); + if (ena_6 = '1') then + -- register on sync bus module that is used to store interrupt vector + if (cpu_iorq_l = '0') and (cpu_m1_l = '1') then + cpu_vec_reg <= cpu_data_out; + end if; + + -- read holding reg + if (hcnt(1 downto 0) = "01") then + sync_bus_reg <= cpu_data_in; + end if; + end if; + end process; + + p_sync_bus_comb : process(cpu_rd_l, sync_bus_cs_l, hcnt) + begin + -- sync_bus_stb is now an active low clock enable signal + sync_bus_stb <= '1'; + sync_bus_r_w_l <= '1'; + + if (sync_bus_cs_l = '0') and (hcnt(1) = '0') then + if (cpu_rd_l = '1') then + sync_bus_r_w_l <= '0'; + end if; + sync_bus_stb <= '0'; + end if; + + sync_bus_wreq_l <= '1'; + if (sync_bus_cs_l = '0') and (hcnt(1) = '1') and (cpu_rd_l = '0') then + sync_bus_wreq_l <= '0'; + end if; + end process; + -- + -- vram addr custom ic + -- + u_vram_addr : entity work.PACMAN_VRAM_ADDR + port map ( + AB => vram_addr_ab, + H256_L => hcnt(8), + H128 => hcnt(7), + H64 => hcnt(6), + H32 => hcnt(5), + H16 => hcnt(4), + H8 => hcnt(3), + H4 => hcnt(2), + H2 => hcnt(1), + H1 => hcnt(0), + V128 => vcnt(7), + V64 => vcnt(6), + V32 => vcnt(5), + V16 => vcnt(4), + V8 => vcnt(3), + V4 => vcnt(2), + V2 => vcnt(1), + V1 => vcnt(0), + FLIP => control_reg(3) + ); + + p_ab_mux_comb : process(hcnt, cpu_addr, vram_addr_ab) + begin + --When 2H is low, the CPU controls the bus. + if (hcnt(1) = '0') then + ab <= cpu_addr(11 downto 0); + else + ab <= vram_addr_ab; + end if; + end process; + + p_vram_comb : process(hcnt, cpu_addr, sync_bus_stb) + variable a,b : std_logic; + begin + + a := not (cpu_addr(12) or sync_bus_stb); + b := hcnt(1) and hcnt(0); + vram_l <= not (a or b); + end process; + + p_io_decode_comb : process(sync_bus_r_w_l, sync_bus_stb, ab, cpu_addr) + variable sel : std_logic_vector(2 downto 0); + variable dec : std_logic_vector(7 downto 0); + variable selb : std_logic_vector(1 downto 0); + variable decb : std_logic_vector(3 downto 0); + begin + -- WRITE + + -- out_l 0x5000 - 0x503F control space + + -- wr0_l 0x5040 - 0x504F sound + -- wr1_l 0x5050 - 0x505F sound + -- wr2_l 0x5060 - 0x506F sprite + + -- 0x5080 - 0x50BF unused + + -- wdr_l 0x50C0 - 0x50FF watchdog reset + + -- READ + + -- in0_l 0x5000 - 0x503F in port 0 + -- in1_l 0x5040 - 0x507F in port 1 + -- dipsw_l 0x5080 - 0x50BF dip switches + + -- 7J + dec := "11111111"; + sel := sync_bus_r_w_l & ab(7) & ab(6); + if (cpu_addr(12) = '1') and ( sync_bus_stb = '0') then + case sel is + when "000" => dec := "11111110"; + when "001" => dec := "11111101"; + when "010" => dec := "11111011"; + when "011" => dec := "11110111"; + when "100" => dec := "11101111"; + when "101" => dec := "11011111"; + when "110" => dec := "10111111"; + when "111" => dec := "01111111"; + when others => null; + end case; + end if; + iodec_out_l <= dec(0); + iodec_wdr_l <= dec(3); + + iodec_in0_l <= dec(4); + iodec_in1_l <= dec(5); + iodec_dipsw_l <= dec(6); + + -- 7M + decb := "1111"; + selb := ab(5) & ab(4); + if (dec(1) = '0') then + case selb is + when "00" => decb := "1110"; + when "01" => decb := "1101"; + when "10" => decb := "1011"; + when "11" => decb := "0111"; + when others => null; + end case; + end if; + wr0_l <= decb(0); + wr1_l <= decb(1); + wr2_l <= decb(2); + end process; + + p_control_reg : process + variable ena : std_logic_vector(7 downto 0); + begin + -- 8 bit addressable latch 7K + -- (made into register) + + -- 0 interrupt ena + -- 1 sound ena + -- 2 not used + -- 3 flip + -- 4 1 player start lamp + -- 5 2 player start lamp + -- 6 coin lockout + -- 7 coin counter + + wait until rising_edge(clk); + if (ena_6 = '1') then + ena := "00000000"; + if (iodec_out_l = '0') then + case ab(2 downto 0) is + when "000" => ena := "00000001"; + when "001" => ena := "00000010"; + when "010" => ena := "00000100"; + when "011" => ena := "00001000"; + when "100" => ena := "00010000"; + when "101" => ena := "00100000"; + when "110" => ena := "01000000"; + when "111" => ena := "10000000"; + when others => null; + end case; + end if; + + if (watchdog_reset_l = '0') then + control_reg <= (others => '0'); + else + for i in 0 to 7 loop + if (ena(i) = '1') then + control_reg(i) <= cpu_data_out(0); + end if; + end loop; + end if; + end if; + end process; + + p_db_mux_comb : process(hcnt, cpu_data_out, rams_data_out) + begin + -- simplified data source for video subsystem + -- only cpu or ram are sources of interest + if (hcnt(1) = '0') then + sync_bus_db <= cpu_data_out; + else + sync_bus_db <= rams_data_out; + end if; + end process; + + rom_data <= program_rom_dinl when cpu_addr(15) = '0' else program_rom_dinh; + rom_data_out <= rom_data(7 downto 6) & rom_data(3) & rom_data(4) & rom_data(5) & rom_data(2 downto 0) when MRTNT = '1' else rom_data; + + p_cpu_data_in_mux_comb : process(cpu_addr, cpu_iorq_l, cpu_m1_l, sync_bus_wreq_l, + iodec_in0_l, iodec_in1_l, iodec_dipsw_l, cpu_vec_reg, sync_bus_reg, rom_data_out, + rams_data_out, in0_reg, in1_reg, dipsw_reg) + begin + -- simplifed again + if (cpu_iorq_l = '0') and (cpu_m1_l = '0') then + cpu_data_in <= cpu_vec_reg; + elsif (sync_bus_wreq_l = '0') then + cpu_data_in <= sync_bus_reg; + else + if (cpu_addr(15 downto 14) = "00") then -- ROM at 0000 - 3fff + cpu_data_in <= rom_data_out; +-- elsif (cpu_addr(15 downto 13) = "100") then -- ROM at 8000 - 9fff + -- cpu_data_in <= rom_data_out; + else + cpu_data_in <= rams_data_out; + if (iodec_in0_l = '0') then cpu_data_in <= in0_reg; end if; + if (iodec_in1_l = '0') then cpu_data_in <= in1_reg; end if; + if (iodec_dipsw_l = '0') then cpu_data_in <= dipsw_reg; end if; + end if; + end if; + end process; + + u_rams : work.dpram generic map (12,8) + port map + ( + clk_a_i => clk, + en_a_i => ena_6, + we_i => not sync_bus_r_w_l and not vram_l, + addr_a_i => ab(11 downto 0), + data_a_i => cpu_data_out, -- cpu only source of ram data + + clk_b_i => clk, + addr_b_i => ab(11 downto 0), + data_b_o => rams_data_out + ); + + -- example of internal program rom, if you have a big enough device + u_program_rom : entity work.ROM_PGM_0 + port map ( + CLK => clk, + ADDR => cpu_addr(13 downto 0), + DATA => program_rom_dinl + ); + + -- + -- video subsystem + -- + u_video : entity work.PACMAN_VIDEO + generic map ( + MRTNT => MRTNT + ) + port map ( + I_HCNT => hcnt, + I_VCNT => vcnt, + -- + I_AB => ab, + I_DB => sync_bus_db, + -- + I_HBLANK => hblank, + I_VBLANK => vblank, + I_FLIP => control_reg(3), + I_WR2_L => wr2_l, + -- + O_RED => O_VIDEO_R, + O_GREEN => O_VIDEO_G, + O_BLUE => O_VIDEO_B, + -- + ENA_6 => ena_6, + CLK => clk + ); + + O_HSYNC <= hSync; + O_VSYNC <= vSync; + + --O_HBLANK <= hblank; + O_VBLANK <= vblank; + + -- + -- + -- audio subsystem + -- + u_audio : entity work.PACMAN_AUDIO + port map ( + I_HCNT => hcnt, + -- + I_AB => ab, + I_DB => sync_bus_db, + -- + I_WR1_L => wr1_l, + I_WR0_L => wr0_l, + I_SOUND_ON => control_reg(1), + -- + O_AUDIO => O_AUDIO, + ENA_6 => ena_6, + CLK => clk + ); + +end RTL; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman_audio.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman_audio.vhd new file mode 100644 index 00000000..39619ea0 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman_audio.vhd @@ -0,0 +1,209 @@ +-- +-- A simulation model of Pacman hardware +-- Copyright (c) MikeJ - January 2006 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS CODE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- You are responsible for any legal issues arising from your use of this code. +-- +-- The latest version of this file can be found at: www.fpgaarcade.com +-- +-- Email pacman@fpgaarcade.com +-- +-- Revision list +-- +-- version 003 Jan 2006 release, general tidy up +-- version 002 added volume multiplier +-- version 001 initial release +-- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +library UNISIM; + +entity PACMAN_AUDIO is + port ( + I_HCNT : in std_logic_vector(8 downto 0); + -- + I_AB : in std_logic_vector(11 downto 0); + I_DB : in std_logic_vector( 7 downto 0); + -- + I_WR1_L : in std_logic; + I_WR0_L : in std_logic; + I_SOUND_ON : in std_logic; + -- + O_AUDIO : out std_logic_vector(7 downto 0); + ENA_6 : in std_logic; + CLK : in std_logic + ); +end; + +architecture RTL of PACMAN_AUDIO is + + signal addr : std_logic_vector(3 downto 0); + signal data : std_logic_vector(3 downto 0); + signal vol_ram_dout : std_logic_vector(3 downto 0); + signal frq_ram_dout : std_logic_vector(3 downto 0); + + signal sum : std_logic_vector(5 downto 0); + signal accum_reg : std_logic_vector(5 downto 0); + signal rom3m_n : std_logic_vector(15 downto 0); + signal rom3m_w : std_logic_vector(3 downto 0); + signal rom3m : std_logic_vector(3 downto 0); + + signal rom1m_addr : std_logic_vector(7 downto 0); + signal rom1m_data : std_logic_vector(7 downto 0); + +begin + p_sel_com : process(I_HCNT, I_AB, I_DB, accum_reg) + begin + if (I_HCNT(1) = '0') then -- 2h, + addr <= I_AB(3 downto 0); + data <= I_DB(3 downto 0); -- removed invert + else + addr <= I_HCNT(5 downto 2); + data <= accum_reg(4 downto 1); + end if; + end process; + + vol_ram : work.dpram generic map (4,4) + port map + ( + clk_a_i => CLK, + en_a_i => ENA_6, + we_i => not I_WR1_L, + addr_a_i => addr(3 downto 0), + data_a_i => data, + + clk_b_i => CLK, + addr_b_i => addr(3 downto 0), + data_b_o => vol_ram_dout + ); + + frq_ram : work.dpram generic map (4,4) + port map + ( + clk_a_i => CLK, + en_a_i => ENA_6, + we_i => rom3m(1), + addr_a_i => addr(3 downto 0), + data_a_i => data, + + clk_b_i => CLK, + addr_b_i => addr(3 downto 0), + data_b_o => frq_ram_dout + ); + + p_control_rom_comb : process(I_HCNT) + begin + rom3m_n <= x"0000"; rom3m_w <= x"0"; -- default assign + case I_HCNT(3 downto 0) is + when x"0" => rom3m_n <= x"0008"; rom3m_w <= x"0"; + when x"1" => rom3m_n <= x"0000"; rom3m_w <= x"2"; + when x"2" => rom3m_n <= x"1111"; rom3m_w <= x"0"; + when x"3" => rom3m_n <= x"2222"; rom3m_w <= x"0"; + when x"4" => rom3m_n <= x"0000"; rom3m_w <= x"0"; + when x"5" => rom3m_n <= x"0000"; rom3m_w <= x"2"; + when x"6" => rom3m_n <= x"1101"; rom3m_w <= x"0"; + when x"7" => rom3m_n <= x"2242"; rom3m_w <= x"0"; + when x"8" => rom3m_n <= x"0080"; rom3m_w <= x"0"; + when x"9" => rom3m_n <= x"0000"; rom3m_w <= x"2"; + when x"A" => rom3m_n <= x"1011"; rom3m_w <= x"0"; + when x"B" => rom3m_n <= x"2422"; rom3m_w <= x"0"; + when x"C" => rom3m_n <= x"0800"; rom3m_w <= x"0"; + when x"D" => rom3m_n <= x"0000"; rom3m_w <= x"2"; + when x"E" => rom3m_n <= x"0111"; rom3m_w <= x"0"; + when x"F" => rom3m_n <= x"4222"; rom3m_w <= x"0"; + when others => null; + end case; + end process; + + p_control_rom_op_comb : process(I_HCNT, I_WR0_L, rom3m_n, rom3m_w) + begin + rom3m <= rom3m_w; + if (I_WR0_L = '1') then + case I_HCNT(5 downto 4) is + when "00" => rom3m <= rom3m_n( 3 downto 0); + when "01" => rom3m <= rom3m_n( 7 downto 4); + when "10" => rom3m <= rom3m_n(11 downto 8); + when "11" => rom3m <= rom3m_n(15 downto 12); + when others => null; + end case; + end if; + end process; + + p_adder : process(vol_ram_dout, frq_ram_dout, accum_reg) + begin + -- 1K 4 bit adder + sum <= ('0' & vol_ram_dout & '1') + ('0' & frq_ram_dout & accum_reg(5)); + end process; + + p_accum_reg : process + begin + -- 1L + wait until rising_edge(CLK); + if (ENA_6 = '1') then + if (rom3m(3) = '1') then -- clear + accum_reg <= "000000"; + elsif (rom3m(0) = '1') then -- rising edge clk + accum_reg <= sum(5 downto 1) & accum_reg(4); + end if; + end if; + end process; + + p_rom_1m_addr_comb : process(accum_reg, frq_ram_dout) + begin + rom1m_addr(7 downto 5) <= frq_ram_dout(2 downto 0); + rom1m_addr(4 downto 0) <= accum_reg(4 downto 0); + + end process; + + audio_rom_1m : entity work.PROM1_DST + port map( + CLK => CLK, + ADDR => rom1m_addr, + DATA => rom1m_data + ); + + p_original_output_reg : process + begin + -- 2m used to use async clear + wait until rising_edge(CLK); + if (ENA_6 = '1') then + if (I_SOUND_ON = '0') then + O_AUDIO <= "00000000"; + elsif (rom3m(2) = '1') then + O_AUDIO <= vol_ram_dout(3 downto 0) * rom1m_data(3 downto 0); + end if; + end if; + end process; + +end architecture RTL; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman_video.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman_video.vhd new file mode 100644 index 00000000..895304e9 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman_video.vhd @@ -0,0 +1,366 @@ +-- +-- A simulation model of Pacman hardware +-- Copyright (c) MikeJ - January 2006 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS CODE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- You are responsible for any legal issues arising from your use of this code. +-- +-- The latest version of this file can be found at: www.fpgaarcade.com +-- +-- Email pacman@fpgaarcade.com +-- +-- Revision list +-- +-- version 003 Jan 2006 release, general tidy up +-- version 001 initial release +-- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +library UNISIM; + +entity PACMAN_VIDEO is +generic ( + MRTNT : std_logic := '0' -- 1 to descramble Mr TNT ROMs, 0 otherwise +); +port ( + I_HCNT : in std_logic_vector(8 downto 0); + I_VCNT : in std_logic_vector(8 downto 0); + -- + I_AB : in std_logic_vector(11 downto 0); + I_DB : in std_logic_vector( 7 downto 0); + -- + I_HBLANK : in std_logic; + I_VBLANK : in std_logic; + I_FLIP : in std_logic; + I_WR2_L : in std_logic; + -- + O_RED : out std_logic_vector(2 downto 0); + O_GREEN : out std_logic_vector(2 downto 0); + O_BLUE : out std_logic_vector(1 downto 0); + ENA_6 : in std_logic; + CLK : in std_logic +); +end; + +architecture RTL of PACMAN_VIDEO is + + signal sprite_xy_ram_temp : std_logic_vector(7 downto 0); + signal dr : std_logic_vector(7 downto 0); + + signal char_reg : std_logic_vector(7 downto 0); + signal char_sum_reg : std_logic_vector(3 downto 0); + signal char_match_reg : std_logic; + signal char_hblank_reg : std_logic; + signal char_hblank_reg_t1 : std_logic; + signal db_reg : std_logic_vector(7 downto 0); + + signal xflip : std_logic; + signal yflip : std_logic; + signal obj_on : std_logic; + + signal ca : std_logic_vector(12 downto 0); + signal char_rom_5ef_dout : std_logic_vector(7 downto 0); + signal char_rom_5ef_buf : std_logic_vector(7 downto 0); + + signal shift_regl : std_logic_vector(3 downto 0); + signal shift_regu : std_logic_vector(3 downto 0); + signal shift_op : std_logic_vector(1 downto 0); + signal shift_sel : std_logic_vector(1 downto 0); + + signal vout_obj_on : std_logic; + signal vout_obj_on_t1 : std_logic; + signal vout_yflip : std_logic; + signal vout_hblank : std_logic; + signal vout_hblank_t1 : std_logic; + signal vout_db : std_logic_vector(4 downto 0); + + signal cntr_ld : std_logic; + signal sprite_ram_ip : std_logic_vector(3 downto 0); + signal sprite_ram_op : std_logic_vector(3 downto 0); + signal ra : std_logic_vector(7 downto 0); + signal ra_t1 : std_logic_vector(7 downto 0); + + signal lut_4a : std_logic_vector(7 downto 0); + signal lut_4a_t1 : std_logic_vector(7 downto 0); + signal sprite_ram_reg : std_logic_vector(3 downto 0); + + signal video_op_sel : std_logic; + signal final_col : std_logic_vector(3 downto 0); + +begin + + -- ram enable is low when HBLANK_L is 0 (for sprite access) or + -- 2H is low (for cpu writes) + -- we can simplify this + dr <= not sprite_xy_ram_temp when I_HBLANK = '1' else "11111111"; -- pull ups on board + + sprite_xy_ram : work.dpram generic map (4,8) + port map + ( + clk_a_i => CLK, + en_a_i => ENA_6, + we_i => not I_WR2_L, + addr_a_i => I_AB(3 downto 0), + data_a_i => I_DB, + + clk_b_i => CLK, + addr_b_i => I_AB(3 downto 0), + data_b_o => sprite_xy_ram_temp + ); + + p_char_regs : process + variable inc : std_logic; + variable sum : std_logic_vector(8 downto 0); + variable match : std_logic; + begin + wait until rising_edge (CLK); + if (I_HCNT(2 downto 0) = "011") and (ENA_6 = '1') then -- rising 4h + inc := (not I_HBLANK); + + -- 1f, 2f + sum := (I_VCNT(7 downto 0) & '1') + (dr & inc); + + -- 3e + match := '0'; + + if (sum(8 downto 5) = "1111") then + match := '1'; + end if; + + -- 1h + char_sum_reg <= sum(4 downto 1); + char_match_reg <= match; + char_hblank_reg <= I_HBLANK; + + -- 4d + db_reg <= I_DB; -- character reg + end if; + end process; + + p_flip_comb : process(char_hblank_reg, I_FLIP, db_reg) + begin + if (char_hblank_reg = '0') then + xflip <= I_FLIP; + yflip <= I_FLIP; + else + xflip <= db_reg(1); + yflip <= db_reg(0); + end if; + end process; + + p_char_addr_comb : process(db_reg, I_HCNT, + char_match_reg, char_sum_reg, char_hblank_reg, + xflip, yflip) + begin + obj_on <= char_match_reg or I_HCNT(8); -- 256h not 256h_l + + ca(12) <= char_hblank_reg; + ca(11 downto 6) <= db_reg(7 downto 2); + + -- 2h, 4e + if (char_hblank_reg = '0') then + ca(5) <= db_reg(1); + ca(4) <= db_reg(0); + else + ca(5) <= char_sum_reg(3) xor xflip; + ca(4) <= I_HCNT(3); + end if; + + ca(3) <= I_HCNT(2) xor yflip; + ca(1) <= char_sum_reg(1) xor xflip; + + -- descramble ROMs for Mr TNT (swap address lines A0 and A2) + if MRTNT = '1' then + ca(2) <= char_sum_reg(0) xor xflip; + ca(0) <= char_sum_reg(2) xor xflip; + else + ca(2) <= char_sum_reg(2) xor xflip; + ca(0) <= char_sum_reg(0) xor xflip; + end if; + end process; + + + -- descramble ROMs for Mr TNT (swap data lines D4 and D6) + char_rom_5ef_dout <= char_rom_5ef_buf(7) & char_rom_5ef_buf(4) & char_rom_5ef_buf(5) & char_rom_5ef_buf(6) & char_rom_5ef_buf(3 downto 0) when MRTNT = '1' else char_rom_5ef_buf; + + -- char roms + char_rom_5ef : entity work.GFX1 + port map ( + CLK => CLK, + ADDR => ca, + DATA => char_rom_5ef_buf + ); + + p_char_shift : process + begin + -- 4 bit shift req + wait until rising_edge (CLK); + if (ENA_6 = '1') then + case shift_sel is + when "00" => null; + + when "01" => shift_regu <= '0' & shift_regu(3 downto 1); + shift_regl <= '0' & shift_regl(3 downto 1); + + when "10" => shift_regu <= shift_regu(2 downto 0) & '0'; + shift_regl <= shift_regl(2 downto 0) & '0'; + + when "11" => shift_regu <= char_rom_5ef_dout(7 downto 4); -- load + shift_regl <= char_rom_5ef_dout(3 downto 0); + when others => null; + end case; + end if; + end process; + + p_char_shift_comb : process(I_HCNT, vout_yflip, shift_regu, shift_regl) + variable ip : std_logic; + begin + ip := I_HCNT(0) and I_HCNT(1); + if (vout_yflip = '0') then + + shift_sel(0) <= ip; + shift_sel(1) <= '1'; + shift_op(0) <= shift_regl(3); + shift_op(1) <= shift_regu(3); + else + + shift_sel(0) <= '1'; + shift_sel(1) <= ip; + shift_op(0) <= shift_regl(0); + shift_op(1) <= shift_regu(0); + end if; + end process; + + p_video_out_reg : process + begin + wait until rising_edge (CLK); + if (ENA_6 = '1') then + if (I_HCNT(2 downto 0) = "111") then + vout_obj_on <= obj_on; + vout_yflip <= yflip; + vout_hblank <= I_HBLANK; + vout_db(4 downto 0) <= I_DB(4 downto 0); -- colour reg + end if; + end if; + end process; + + col_rom_4a : entity work.PROM4_DST + port map ( + CLK => CLK, + ADDR(7) => '0', + ADDR(6 downto 2) => vout_db(4 downto 0), + ADDR(1 downto 0) => shift_op(1 downto 0), + DATA => lut_4a + ); + + cntr_ld <= '1' when (I_HCNT(3 downto 0) = "0111") and (vout_hblank='1' or vout_obj_on='0') else '0'; + + p_ra_cnt : process + begin + wait until rising_edge (CLK); + if (ENA_6 = '1') then + if (cntr_ld = '1') then + ra <= dr; + else + ra <= ra + "1"; + end if; + end if; + end process; + + u_sprite_ram : work.dpram generic map (8,4) + port map + ( + clk_a_i => CLK, + en_a_i => ENA_6, + we_i => vout_obj_on_t1, + addr_a_i => ra_t1, + data_a_i => sprite_ram_ip, + + clk_b_i => CLK, + addr_b_i => ra, + data_b_o => sprite_ram_op + ); + + sprite_ram_reg <= sprite_ram_op when vout_obj_on_t1 = '1' else "0000"; + video_op_sel <= '1' when not (sprite_ram_reg = "0000") else '0'; + + p_sprite_ram_ip_reg : process + begin + wait until rising_edge (CLK); + if (ENA_6 = '1') then + ra_t1 <= ra; + vout_obj_on_t1 <= vout_obj_on; + vout_hblank_t1 <= vout_hblank; + lut_4a_t1 <= lut_4a; + end if; + end process; + + p_sprite_ram_ip_comb : process(vout_hblank_t1, video_op_sel, sprite_ram_reg, lut_4a_t1) + begin + -- 3a + if (vout_hblank_t1 = '0') then + sprite_ram_ip <= (others => '0'); + else + if (video_op_sel = '1') then + sprite_ram_ip <= sprite_ram_reg; + else + sprite_ram_ip <= lut_4a_t1(3 downto 0); + end if; + end if; + end process; + + p_video_op_comb : process(vout_hblank, I_VBLANK, video_op_sel, sprite_ram_reg, lut_4a) + begin + -- 3b + if (vout_hblank = '1') or (I_VBLANK = '1') then + final_col <= (others => '0'); + else + if (video_op_sel = '1') then + final_col <= sprite_ram_reg; -- sprite + else + final_col <= lut_4a(3 downto 0); + end if; + end if; + end process; + + -- assign video outputs from color LUT PROM + col_rom_7f : entity work.PROM7_DST + port map ( + CLK => CLK, + ADDR(3 downto 0) => final_col, + DATA(2 downto 0) => O_RED, + DATA(5 downto 3) => O_GREEN, + DATA(7 downto 6) => O_BLUE + ); + +end architecture; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman_vram_addr.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman_vram_addr.vhd new file mode 100644 index 00000000..b26824c4 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pacman_vram_addr.vhd @@ -0,0 +1,273 @@ +-- +-- A simulation model of Pacman hardware +-- Copyright (c) MikeJ & CarlW - January 2006 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS CODE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- You are responsible for any legal issues arising from your use of this code. +-- +-- The latest version of this file can be found at: www.fpgaarcade.com +-- +-- Email pacman@fpgaarcade.com +-- +-- Revision list +-- +-- version 003 Jan 2006 release, general tidy up +-- version 001 initial release +-- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity X74_157 is + port ( + Y : out std_logic_vector (3 downto 0); + B : in std_logic_vector (3 downto 0); + A : in std_logic_vector (3 downto 0); + G : in std_logic; + S : in std_logic + ); +end; + +architecture RTL of X74_157 is +begin + p_y_comb : process(S,G,A,B) + begin + for i in 0 to 3 loop + -- quad 2 line to 1 line mux (true logic) + if (G = '1') then + Y(i) <= '0'; + else + if (S = '0') then + Y(i) <= A(i); + else + Y(i) <= B(i); + end if; + end if; + end loop; + end process; +end RTL; + +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_arith.all; + use ieee.std_logic_unsigned.all; + +entity X74_257 is + port ( + Y : out std_logic_vector (3 downto 0); + B : in std_logic_vector (3 downto 0); + A : in std_logic_vector (3 downto 0); + S : in std_logic + ); +end; + +architecture RTL of X74_257 is +signal ab : std_logic_vector (3 downto 0); +begin + + Y <= ab; -- no tristate + p_ab : process(S,A,B) + begin + for i in 0 to 3 loop + if (S = '0') then + AB(i) <= A(i); + else + AB(i) <= B(i); + end if; + end loop; + end process; +end RTL; + +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity PACMAN_VRAM_ADDR is + port ( + AB : out std_logic_vector (11 downto 0); + H256_L : in std_logic; + H128 : in std_logic; + H64 : in std_logic; + H32 : in std_logic; + H16 : in std_logic; + H8 : in std_logic; + H4 : in std_logic; + H2 : in std_logic; + H1 : in std_logic; + V128 : in std_logic; + V64 : in std_logic; + V32 : in std_logic; + V16 : in std_logic; + V8 : in std_logic; + V4 : in std_logic; + V2 : in std_logic; + V1 : in std_logic; + FLIP : in std_logic + ); +end; + +architecture RTL of PACMAN_VRAM_ADDR is + +signal v128p : std_logic; +signal v64p : std_logic; +signal v32p : std_logic; +signal v16p : std_logic; +signal v8p : std_logic; +signal h128p : std_logic; +signal h64p : std_logic; +signal h32p : std_logic; +signal h16p : std_logic; +signal h8p : std_logic; +signal sel : std_logic; +signal y157 : std_logic_vector (11 downto 0); + +component X74_157 + port ( + Y : out std_logic_vector (3 downto 0); + B : in std_logic_vector (3 downto 0); + A : in std_logic_vector (3 downto 0); + G : in std_logic; + S : in std_logic + ); +end component; + +component X74_257 + port ( + Y : out std_logic_vector (3 downto 0); + B : in std_logic_vector (3 downto 0); + A : in std_logic_vector (3 downto 0); + S : in std_logic + ); +end component; + +begin + p_vp_comb : process(FLIP, V8, V16, V32, V64, V128) + begin + v128p <= FLIP xor V128; + v64p <= FLIP xor V64; + v32p <= FLIP xor V32; + v16p <= FLIP xor V16; + v8p <= FLIP xor V8; + end process; + + p_hp_comb : process(FLIP, H8, H16, H32, H64, H128) + begin + H128P <= FLIP xor H128; + H64P <= FLIP xor H64; + H32P <= FLIP xor H32; + H16P <= FLIP xor H16; + H8P <= FLIP xor H8; + end process; + + p_sel : process(H16, H32, H64) + begin + sel <= not((H32 xor H16) or (H32 xor H64)); + end process; + + --p_oe257 : process(H2) + --begin + -- oe <= not(H2); + --end process; + + U6 : X74_157 + port map( + Y => y157(11 downto 8), + B(3) => '0', + B(2) => H4, + B(1) => h64p, + B(0) => h64p, + A => "1111", + G => '0', + S => sel + ); + + U5 : X74_157 + port map( + Y => y157(7 downto 4), + B(3) => h64p, + B(2) => h64p, + B(1) => h8p, + B(0) => v128p, + A => "1111", + G => '0', + S => sel + ); + + U4 : X74_157 + port map( + Y => y157(3 downto 0), + B(3) => v64p, + B(2) => v32p, + B(1) => v16p, + B(0) => v8p, + A(3) => H64, + A(2) => H32, + A(1) => H16, + A(0) => H4, + G => '0', + S => sel + ); + + U3 : X74_257 + port map( + Y => AB(11 downto 8), + B(3) => '0', + B(2) => H4, + B(1) => v128p, + B(0) => v64p, + A => y157(11 downto 8), + S => H256_L + ); + + U2 : X74_257 + port map( + Y => AB(7 downto 4), + B(3) => v32p, + B(2) => v16p, + B(1) => v8p, + B(0) => h128p, + A => y157(7 downto 4), + S => H256_L + ); + + U1 : X74_257 + port map( + Y => AB(3 downto 0), + B(3) => h64p, + B(2) => h32p, + B(1) => h16p, + B(0) => h8p, + A => y157(3 downto 0), + S => H256_L + ); + +end RTL; diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pll.qip b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pll.qip new file mode 100644 index 00000000..48665362 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pll.qip @@ -0,0 +1,4 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL" +set_global_assignment -name IP_TOOL_VERSION "13.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "pll.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "pll.ppf"] diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pll.vhd b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pll.vhd new file mode 100644 index 00000000..3c952a1a --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/pll.vhd @@ -0,0 +1,365 @@ +-- megafunction wizard: %ALTPLL% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altpll + +-- ============================================================ +-- File Name: pll.vhd +-- Megafunction Name(s): +-- altpll +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 13.1.0 Build 162 10/23/2013 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2013 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY pll IS + PORT + ( + areset : IN STD_LOGIC := '0'; + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + locked : OUT STD_LOGIC + ); +END pll; + + +ARCHITECTURE SYN OF pll IS + + SIGNAL sub_wire0 : STD_LOGIC ; + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (4 DOWNTO 0); + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC ; + SIGNAL sub_wire4 : STD_LOGIC_VECTOR (1 DOWNTO 0); + SIGNAL sub_wire5_bv : BIT_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altpll + GENERIC ( + bandwidth_type : STRING; + clk0_divide_by : NATURAL; + clk0_duty_cycle : NATURAL; + clk0_multiply_by : NATURAL; + clk0_phase_shift : STRING; + compensate_clock : STRING; + inclk0_input_frequency : NATURAL; + intended_device_family : STRING; + lpm_hint : STRING; + lpm_type : STRING; + operation_mode : STRING; + pll_type : STRING; + port_activeclock : STRING; + port_areset : STRING; + port_clkbad0 : STRING; + port_clkbad1 : STRING; + port_clkloss : STRING; + port_clkswitch : STRING; + port_configupdate : STRING; + port_fbin : STRING; + port_inclk0 : STRING; + port_inclk1 : STRING; + port_locked : STRING; + port_pfdena : STRING; + port_phasecounterselect : STRING; + port_phasedone : STRING; + port_phasestep : STRING; + port_phaseupdown : STRING; + port_pllena : STRING; + port_scanaclr : STRING; + port_scanclk : STRING; + port_scanclkena : STRING; + port_scandata : STRING; + port_scandataout : STRING; + port_scandone : STRING; + port_scanread : STRING; + port_scanwrite : STRING; + port_clk0 : STRING; + port_clk1 : STRING; + port_clk2 : STRING; + port_clk3 : STRING; + port_clk4 : STRING; + port_clk5 : STRING; + port_clkena0 : STRING; + port_clkena1 : STRING; + port_clkena2 : STRING; + port_clkena3 : STRING; + port_clkena4 : STRING; + port_clkena5 : STRING; + port_extclk0 : STRING; + port_extclk1 : STRING; + port_extclk2 : STRING; + port_extclk3 : STRING; + self_reset_on_loss_lock : STRING; + width_clock : NATURAL + ); + PORT ( + areset : IN STD_LOGIC ; + clk : OUT STD_LOGIC_VECTOR (4 DOWNTO 0); + inclk : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + locked : OUT STD_LOGIC + ); + END COMPONENT; + +BEGIN + sub_wire5_bv(0 DOWNTO 0) <= "0"; + sub_wire5 <= To_stdlogicvector(sub_wire5_bv); + locked <= sub_wire0; + sub_wire2 <= sub_wire1(0); + c0 <= sub_wire2; + sub_wire3 <= inclk0; + sub_wire4 <= sub_wire5(0 DOWNTO 0) & sub_wire3; + + altpll_component : altpll + GENERIC MAP ( + bandwidth_type => "AUTO", + clk0_divide_by => 9, + clk0_duty_cycle => 50, + clk0_multiply_by => 8, + clk0_phase_shift => "0", + compensate_clock => "CLK0", + inclk0_input_frequency => 37037, + intended_device_family => "Cyclone III", + lpm_hint => "CBX_MODULE_PREFIX=pll", + lpm_type => "altpll", + operation_mode => "NORMAL", + pll_type => "AUTO", + port_activeclock => "PORT_UNUSED", + port_areset => "PORT_USED", + port_clkbad0 => "PORT_UNUSED", + port_clkbad1 => "PORT_UNUSED", + port_clkloss => "PORT_UNUSED", + port_clkswitch => "PORT_UNUSED", + port_configupdate => "PORT_UNUSED", + port_fbin => "PORT_UNUSED", + port_inclk0 => "PORT_USED", + port_inclk1 => "PORT_UNUSED", + port_locked => "PORT_USED", + port_pfdena => "PORT_UNUSED", + port_phasecounterselect => "PORT_UNUSED", + port_phasedone => "PORT_UNUSED", + port_phasestep => "PORT_UNUSED", + port_phaseupdown => "PORT_UNUSED", + port_pllena => "PORT_UNUSED", + port_scanaclr => "PORT_UNUSED", + port_scanclk => "PORT_UNUSED", + port_scanclkena => "PORT_UNUSED", + port_scandata => "PORT_UNUSED", + port_scandataout => "PORT_UNUSED", + port_scandone => "PORT_UNUSED", + port_scanread => "PORT_UNUSED", + port_scanwrite => "PORT_UNUSED", + port_clk0 => "PORT_USED", + port_clk1 => "PORT_UNUSED", + port_clk2 => "PORT_UNUSED", + port_clk3 => "PORT_UNUSED", + port_clk4 => "PORT_UNUSED", + port_clk5 => "PORT_UNUSED", + port_clkena0 => "PORT_UNUSED", + port_clkena1 => "PORT_UNUSED", + port_clkena2 => "PORT_UNUSED", + port_clkena3 => "PORT_UNUSED", + port_clkena4 => "PORT_UNUSED", + port_clkena5 => "PORT_UNUSED", + port_extclk0 => "PORT_UNUSED", + port_extclk1 => "PORT_UNUSED", + port_extclk2 => "PORT_UNUSED", + port_extclk3 => "PORT_UNUSED", + self_reset_on_loss_lock => "OFF", + width_clock => 5 + ) + PORT MAP ( + areset => areset, + inclk => sub_wire4, + locked => sub_wire0, + clk => sub_wire1 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0" +-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "9" +-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "24.000000" +-- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "27.000" +-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1" +-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "8" +-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "24.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1" +-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +-- Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll.mif" +-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +-- Retrieval info: PRIVATE: SPREAD_USE STRING "0" +-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0" +-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_CLK0 STRING "1" +-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +-- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "9" +-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "8" +-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "37037" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL" +-- Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF" +-- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +-- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +-- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT_CLK_EXT VCC "@inclk[1..0]" +-- Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset" +-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +-- Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked" +-- Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +-- Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0 +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.cmp FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.bsf FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_inst.vhd FALSE +-- Retrieval info: LIB_FILE: altera_mf +-- Retrieval info: CBX_MODULE_PREFIX: ON diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/scandoubler.v b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/scandoubler.v new file mode 100644 index 00000000..e85cba43 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/scandoubler.v @@ -0,0 +1,183 @@ +// +// scandoubler.v +// +// Copyright (c) 2015 Till Harbaum +// Copyright (c) 2017 Sorgelig +// +// This source file is free software: you can redistribute it and/or modify +// it under the terms of the GNU General Public License as published +// by the Free Software Foundation, either version 3 of the License, or +// (at your option) any later version. +// +// This source file is distributed in the hope that it will be useful, +// but WITHOUT ANY WARRANTY; without even the implied warranty of +// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +// GNU General Public License for more details. +// +// You should have received a copy of the GNU General Public License +// along with this program. If not, see . + +// TODO: Delay vsync one line + +module scandoubler #(parameter LENGTH, parameter HALF_DEPTH) +( + // system interface + input clk_sys, + input ce_pix, + input ce_pix_actual, + + input hq2x, + + // shifter video interface + input hs_in, + input vs_in, + input line_start, + + input [DWIDTH:0] r_in, + input [DWIDTH:0] g_in, + input [DWIDTH:0] b_in, + input mono, + + // output interface + output reg hs_out, + output vs_out, + output [DWIDTH:0] r_out, + output [DWIDTH:0] g_out, + output [DWIDTH:0] b_out +); + + +localparam DWIDTH = HALF_DEPTH ? 2 : 5; + +assign vs_out = vs_in; + +reg [2:0] phase; +reg [2:0] ce_div; +reg [7:0] pix_len = 0; +wire [7:0] pl = pix_len + 1'b1; + +reg ce_x1, ce_x4; +reg req_line_reset; +wire ls_in = hs_in | line_start; +always @(negedge clk_sys) begin + reg old_ce; + reg [2:0] ce_cnt; + + reg [7:0] pixsz2, pixsz4 = 0; + + old_ce <= ce_pix; + if(~&pix_len) pix_len <= pix_len + 1'd1; + + ce_x4 <= 0; + ce_x1 <= 0; + + // use such odd comparison to place c_x4 evenly if master clock isn't multiple 4. + if((pl == pixsz4) || (pl == pixsz2) || (pl == (pixsz2+pixsz4))) begin + phase <= phase + 1'd1; + ce_x4 <= 1; + end + + if(~old_ce & ce_pix) begin + pixsz2 <= {1'b0, pl[7:1]}; + pixsz4 <= {2'b00, pl[7:2]}; + ce_x1 <= 1; + ce_x4 <= 1; + pix_len <= 0; + phase <= phase + 1'd1; + + ce_cnt <= ce_cnt + 1'd1; + if(ce_pix_actual) begin + phase <= 0; + ce_div <= ce_cnt + 1'd1; + ce_cnt <= 0; + req_line_reset <= 0; + end + + if(ls_in) req_line_reset <= 1; + end +end + +reg ce_sd; +always @(*) begin + case(ce_div) + 2: ce_sd = !phase[0]; + 4: ce_sd = !phase[1:0]; + default: ce_sd <= 1; + endcase +end + +localparam AWIDTH = `BITS_TO_FIT(LENGTH); +Hq2x #(.LENGTH(LENGTH), .HALF_DEPTH(HALF_DEPTH)) Hq2x +( + .clk(clk_sys), + .ce_x4(ce_x4 & ce_sd), + .inputpixel({b_in,g_in,r_in}), + .mono(mono), + .disable_hq2x(~hq2x), + .reset_frame(vs_in), + .reset_line(req_line_reset), + .read_y(sd_line), + .read_x(sd_h_actual), + .outpixel({b_out,g_out,r_out}) +); + +reg [10:0] sd_h_actual; +always @(*) begin + case(ce_div) + 2: sd_h_actual = sd_h[10:1]; + 4: sd_h_actual = sd_h[10:2]; + default: sd_h_actual = sd_h; + endcase +end + +reg [10:0] sd_h; +reg [1:0] sd_line; +always @(posedge clk_sys) begin + + reg [11:0] hs_max,hs_rise,hs_ls; + reg [10:0] hcnt; + reg [11:0] sd_hcnt; + + reg hs, hs2, vs, ls; + + if(ce_x1) begin + hs <= hs_in; + ls <= ls_in; + + if(ls && !ls_in) hs_ls <= {hcnt,1'b1}; + + // falling edge of hsync indicates start of line + if(hs && !hs_in) begin + hs_max <= {hcnt,1'b1}; + hcnt <= 0; + if(ls && !ls_in) hs_ls <= {10'd0,1'b1}; + end else begin + hcnt <= hcnt + 1'd1; + end + + // save position of rising edge + if(!hs && hs_in) hs_rise <= {hcnt,1'b1}; + + vs <= vs_in; + if(vs && ~vs_in) sd_line <= 0; + end + + if(ce_x4) begin + hs2 <= hs_in; + + // output counter synchronous to input and at twice the rate + sd_hcnt <= sd_hcnt + 1'd1; + sd_h <= sd_h + 1'd1; + if(hs2 && !hs_in) sd_hcnt <= hs_max; + if(sd_hcnt == hs_max) sd_hcnt <= 0; + + // replicate horizontal sync at twice the speed + if(sd_hcnt == hs_max) hs_out <= 0; + if(sd_hcnt == hs_rise) hs_out <= 1; + + if(sd_hcnt == hs_ls) sd_h <= 0; + if(sd_hcnt == hs_ls) sd_line <= sd_line + 1'd1; + end +end + +endmodule diff --git a/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/video_mixer.sv b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/video_mixer.sv new file mode 100644 index 00000000..79d8ca03 --- /dev/null +++ b/Arcade_MiST/Pacman Hardware/Eggor_MiST/rtl/video_mixer.sv @@ -0,0 +1,243 @@ +// +// +// Copyright (c) 2017 Sorgelig +// +// This program is GPL Licensed. See COPYING for the full license. +// +// +//////////////////////////////////////////////////////////////////////////////////////////////////////// + +`timescale 1ns / 1ps + +// +// LINE_LENGTH: Length of display line in pixels +// Usually it's length from HSync to HSync. +// May be less if line_start is used. +// +// HALF_DEPTH: If =1 then color dept is 3 bits per component +// For half depth 6 bits monochrome is available with +// mono signal enabled and color = {G, R} + +module video_mixer +#( + parameter LINE_LENGTH = 480, + parameter HALF_DEPTH = 1, + + parameter OSD_COLOR = 3'd4, + parameter OSD_X_OFFSET = 10'd0, + parameter OSD_Y_OFFSET = 10'd0 +) +( + // master clock + // it should be multiple by (ce_pix*4). + input clk_sys, + + // Pixel clock or clock_enable (both are accepted). + input ce_pix, + + // Some systems have multiple resolutions. + // ce_pix_actual should match ce_pix where every second or fourth pulse is enabled, + // thus half or qurter resolutions can be used without brake video sync while switching resolutions. + // For fixed single resolution (or when video sync stability isn't required) ce_pix_actual = ce_pix. + input ce_pix_actual, + + // OSD SPI interface + input SPI_SCK, + input SPI_SS3, + input SPI_DI, + + // scanlines (00-none 01-25% 10-50% 11-75%) + input [1:0] scanlines, + + // 0 = HVSync 31KHz, 1 = CSync 15KHz + input scandoublerD, + + // High quality 2x scaling + input hq2x, + + // YPbPr always uses composite sync + input ypbpr, + + // 0 = 16-240 range. 1 = 0-255 range. (only for YPbPr color space) + input ypbpr_full, + input [1:0] rotate, //[0] - rotate [1] - left or right + // color + input [DWIDTH:0] R, + input [DWIDTH:0] G, + input [DWIDTH:0] B, + + // Monochrome mode (for HALF_DEPTH only) + input mono, + + // interlace sync. Positive pulses. + input HSync, + input VSync, + + // Falling of this signal means start of informative part of line. + // It can be horizontal blank signal. + // This signal can be used to reduce amount of required FPGA RAM for HQ2x scan doubler + // If FPGA RAM is not an issue, then simply set it to 0 for whole line processing. + // Keep in mind: due to algo first and last pixels of line should be black to avoid side artefacts. + // Thus, if blank signal is used to reduce the line, make sure to feed at least one black (or paper) pixel + // before first informative pixel. + input line_start, + + // MiST video output signals + output [5:0] VGA_R, + output [5:0] VGA_G, + output [5:0] VGA_B, + output VGA_VS, + output VGA_HS +); + +localparam DWIDTH = HALF_DEPTH ? 2 : 5; + +wire [DWIDTH:0] R_sd; +wire [DWIDTH:0] G_sd; +wire [DWIDTH:0] B_sd; +wire hs_sd, vs_sd; + +scandoubler #(.LENGTH(LINE_LENGTH), .HALF_DEPTH(HALF_DEPTH)) scandoubler +( + .*, + .hs_in(HSync), + .vs_in(VSync), + .r_in(R), + .g_in(G), + .b_in(B), + + .hs_out(hs_sd), + .vs_out(vs_sd), + .r_out(R_sd), + .g_out(G_sd), + .b_out(B_sd) +); + +wire [DWIDTH:0] rt = (scandoublerD ? R : R_sd); +wire [DWIDTH:0] gt = (scandoublerD ? G : G_sd); +wire [DWIDTH:0] bt = (scandoublerD ? B : B_sd); + +generate + if(HALF_DEPTH) begin + wire [5:0] r = mono ? {gt,rt} : {rt,rt}; + wire [5:0] g = mono ? {gt,rt} : {gt,gt}; + wire [5:0] b = mono ? {gt,rt} : {bt,bt}; + end else begin + wire [5:0] r = rt; + wire [5:0] g = gt; + wire [5:0] b = bt; + end +endgenerate + +wire hs = (scandoublerD ? HSync : hs_sd); +wire vs = (scandoublerD ? VSync : vs_sd); + +reg scanline = 0; +always @(posedge clk_sys) begin + reg old_hs, old_vs; + + old_hs <= hs; + old_vs <= vs; + + if(old_hs && ~hs) scanline <= ~scanline; + if(old_vs && ~vs) scanline <= 0; +end + +wire [5:0] r_out, g_out, b_out; +always @(*) begin + case(scanlines & {scanline, scanline}) + 1: begin // reduce 25% = 1/2 + 1/4 + r_out = {1'b0, r[5:1]} + {2'b00, r[5:2]}; + g_out = {1'b0, g[5:1]} + {2'b00, g[5:2]}; + b_out = {1'b0, b[5:1]} + {2'b00, b[5:2]}; + end + + 2: begin // reduce 50% = 1/2 + r_out = {1'b0, r[5:1]}; + g_out = {1'b0, g[5:1]}; + b_out = {1'b0, b[5:1]}; + end + + 3: begin // reduce 75% = 1/4 + r_out = {2'b00, r[5:2]}; + g_out = {2'b00, g[5:2]}; + b_out = {2'b00, b[5:2]}; + end + + default: begin + r_out = r; + g_out = g; + b_out = b; + end + endcase +end + +wire [5:0] red, green, blue; +osd #(OSD_X_OFFSET, OSD_Y_OFFSET, OSD_COLOR) osd +( + .*, + + .R_in(r_out), + .G_in(g_out), + .B_in(b_out), + .HSync(hs), + .VSync(vs), + .rotate(rotate), + + .R_out(red), + .G_out(green), + .B_out(blue) +); + +wire [5:0] yuv_full[225] = '{ + 6'd0, 6'd0, 6'd0, 6'd0, 6'd1, 6'd1, 6'd1, 6'd1, + 6'd2, 6'd2, 6'd2, 6'd3, 6'd3, 6'd3, 6'd3, 6'd4, + 6'd4, 6'd4, 6'd5, 6'd5, 6'd5, 6'd5, 6'd6, 6'd6, + 6'd6, 6'd7, 6'd7, 6'd7, 6'd7, 6'd8, 6'd8, 6'd8, + 6'd9, 6'd9, 6'd9, 6'd9, 6'd10, 6'd10, 6'd10, 6'd11, + 6'd11, 6'd11, 6'd11, 6'd12, 6'd12, 6'd12, 6'd13, 6'd13, + 6'd13, 6'd13, 6'd14, 6'd14, 6'd14, 6'd15, 6'd15, 6'd15, + 6'd15, 6'd16, 6'd16, 6'd16, 6'd17, 6'd17, 6'd17, 6'd17, + 6'd18, 6'd18, 6'd18, 6'd19, 6'd19, 6'd19, 6'd19, 6'd20, + 6'd20, 6'd20, 6'd21, 6'd21, 6'd21, 6'd21, 6'd22, 6'd22, + 6'd22, 6'd23, 6'd23, 6'd23, 6'd23, 6'd24, 6'd24, 6'd24, + 6'd25, 6'd25, 6'd25, 6'd25, 6'd26, 6'd26, 6'd26, 6'd27, + 6'd27, 6'd27, 6'd27, 6'd28, 6'd28, 6'd28, 6'd29, 6'd29, + 6'd29, 6'd29, 6'd30, 6'd30, 6'd30, 6'd31, 6'd31, 6'd31, + 6'd31, 6'd32, 6'd32, 6'd32, 6'd33, 6'd33, 6'd33, 6'd33, + 6'd34, 6'd34, 6'd34, 6'd35, 6'd35, 6'd35, 6'd35, 6'd36, + 6'd36, 6'd36, 6'd36, 6'd37, 6'd37, 6'd37, 6'd38, 6'd38, + 6'd38, 6'd38, 6'd39, 6'd39, 6'd39, 6'd40, 6'd40, 6'd40, + 6'd40, 6'd41, 6'd41, 6'd41, 6'd42, 6'd42, 6'd42, 6'd42, + 6'd43, 6'd43, 6'd43, 6'd44, 6'd44, 6'd44, 6'd44, 6'd45, + 6'd45, 6'd45, 6'd46, 6'd46, 6'd46, 6'd46, 6'd47, 6'd47, + 6'd47, 6'd48, 6'd48, 6'd48, 6'd48, 6'd49, 6'd49, 6'd49, + 6'd50, 6'd50, 6'd50, 6'd50, 6'd51, 6'd51, 6'd51, 6'd52, + 6'd52, 6'd52, 6'd52, 6'd53, 6'd53, 6'd53, 6'd54, 6'd54, + 6'd54, 6'd54, 6'd55, 6'd55, 6'd55, 6'd56, 6'd56, 6'd56, + 6'd56, 6'd57, 6'd57, 6'd57, 6'd58, 6'd58, 6'd58, 6'd58, + 6'd59, 6'd59, 6'd59, 6'd60, 6'd60, 6'd60, 6'd60, 6'd61, + 6'd61, 6'd61, 6'd62, 6'd62, 6'd62, 6'd62, 6'd63, 6'd63, + 6'd63 +}; + +// http://marsee101.blog19.fc2.com/blog-entry-2311.html +// Y = 16 + 0.257*R + 0.504*G + 0.098*B (Y = 0.299*R + 0.587*G + 0.114*B) +// Pb = 128 - 0.148*R - 0.291*G + 0.439*B (Pb = -0.169*R - 0.331*G + 0.500*B) +// Pr = 128 + 0.439*R - 0.368*G - 0.071*B (Pr = 0.500*R - 0.419*G - 0.081*B) + +wire [18:0] y_8 = 19'd04096 + ({red, 8'd0} + {red, 3'd0}) + ({green, 9'd0} + {green, 2'd0}) + ({blue, 6'd0} + {blue, 5'd0} + {blue, 2'd0}); +wire [18:0] pb_8 = 19'd32768 - ({red, 7'd0} + {red, 4'd0} + {red, 3'd0}) - ({green, 8'd0} + {green, 5'd0} + {green, 3'd0}) + ({blue, 8'd0} + {blue, 7'd0} + {blue, 6'd0}); +wire [18:0] pr_8 = 19'd32768 + ({red, 8'd0} + {red, 7'd0} + {red, 6'd0}) - ({green, 8'd0} + {green, 6'd0} + {green, 5'd0} + {green, 4'd0} + {green, 3'd0}) - ({blue, 6'd0} + {blue , 3'd0}); + +wire [7:0] y = ( y_8[17:8] < 16) ? 8'd16 : ( y_8[17:8] > 235) ? 8'd235 : y_8[15:8]; +wire [7:0] pb = (pb_8[17:8] < 16) ? 8'd16 : (pb_8[17:8] > 240) ? 8'd240 : pb_8[15:8]; +wire [7:0] pr = (pr_8[17:8] < 16) ? 8'd16 : (pr_8[17:8] > 240) ? 8'd240 : pr_8[15:8]; + +assign VGA_R = ypbpr ? (ypbpr_full ? yuv_full[pr-8'd16] : pr[7:2]) : red; +assign VGA_G = ypbpr ? (ypbpr_full ? yuv_full[y -8'd16] : y[7:2]) : green; +assign VGA_B = ypbpr ? (ypbpr_full ? yuv_full[pb-8'd16] : pb[7:2]) : blue; +assign VGA_VS = (scandoublerD | ypbpr) ? 1'b1 : ~vs_sd; +assign VGA_HS = scandoublerD ? ~(HSync ^ VSync) : ypbpr ? ~(hs_sd ^ vs_sd) : ~hs_sd; + +endmodule diff --git a/Arcade_MiST/Pacman Hardware/ReadMe.txt b/Arcade_MiST/Pacman Hardware/ReadMe.txt index a1b68569..da4e54dd 100644 --- a/Arcade_MiST/Pacman Hardware/ReadMe.txt +++ b/Arcade_MiST/Pacman Hardware/ReadMe.txt @@ -5,7 +5,6 @@ Fantasy Pioneer Balloon Vanguard Zarzon -Eggor Piranha Titan The Glob/Beastie diff --git a/Arcade_MiST/README.txt b/Arcade_MiST/README.txt index 2f93a0be..fa783719 100644 --- a/Arcade_MiST/README.txt +++ b/Arcade_MiST/README.txt @@ -82,6 +82,7 @@ Aviable Arcade Cores Crush Roller Dream Shopper Eeekk + Eggor Eyes Gorkans Lizard Wizard