From 8c80b8ab6154297140a8358d7df51ca9b474fb1c Mon Sep 17 00:00:00 2001 From: Marcel Date: Sun, 9 Jun 2019 19:41:27 +0200 Subject: [PATCH] New Core : Mayday --- .../Mayday/Mayday.qpf | 31 + .../Mayday/Mayday.qsf | 203 + .../Mayday/Mayday.sdc | 137 + .../Mayday/ReadMe.txt | 17 + .../Mayday/Release/MAYDAY.ROM | Bin 0 -> 28672 bytes .../Mayday/Release/Mayday.rbf | Bin 0 -> 258277 bytes .../Mayday/clean.bat | 15 + .../Mayday/rtl/Mayday_MiST.sv | 260 + .../Mayday/rtl/build_id.tcl | 35 + .../Mayday/rtl/cpu09l_128.vhd | 5906 +++++++++++++++++ .../Mayday/rtl/cpu68.vhd | 3963 +++++++++++ .../Mayday/rtl/dac.vhd | 48 + .../Mayday/rtl/data_io.v | 115 + .../Mayday/rtl/defender.vhd | 797 +++ .../Mayday/rtl/defender_cmos_ram.vhd | 163 + .../Mayday/rtl/defender_decoder_2.vhd | 54 + .../Mayday/rtl/defender_decoder_3.vhd | 54 + .../Mayday/rtl/defender_sound.vhd | 150 + .../Mayday/rtl/defender_sound_board.vhd | 186 + .../Mayday/rtl/gen_ram.vhd | 84 + .../Mayday/rtl/pia6821.vhd | 553 ++ .../Mayday/rtl/pll_mist.ppf | 14 + .../Mayday/rtl/pll_mist.qip | 4 + .../Mayday/rtl/pll_mist.vhd | 461 ++ .../Mayday/rtl/sdram.sv | 254 + 25 files changed, 13504 insertions(+) create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.qpf create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.qsf create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.sdc create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/ReadMe.txt create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Release/MAYDAY.ROM create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Release/Mayday.rbf create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/clean.bat create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/Mayday_MiST.sv create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/build_id.tcl create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/cpu09l_128.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/cpu68.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/dac.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/data_io.v create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_cmos_ram.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_decoder_2.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_decoder_3.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_sound.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_sound_board.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/gen_ram.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pia6821.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.ppf create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.qip create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.vhd create mode 100644 Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/sdram.sv diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.qpf b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.qpf new file mode 100644 index 00000000..7676d539 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.qpf @@ -0,0 +1,31 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2014 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II 64-Bit +# Version 13.1.4 Build 182 03/12/2014 SJ Web Edition +# Date created = 19:06:48 June 09, 2019 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "13.1" +DATE = "19:06:48 June 09, 2019" + +# Revisions + +PROJECT_REVISION = "Mayday" + diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.qsf b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.qsf new file mode 100644 index 00000000..a4bb174b --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.qsf @@ -0,0 +1,203 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2014 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II 64-Bit +# Version 13.1.4 Build 182 03/12/2014 SJ Web Edition +# Date created = 18:04:04 June 09, 2019 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# Defender_MiST_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + + +# Project-Wide Assignments +# ======================== +set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:22:13 JUNE 04, 2019" +set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files +set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:rtl/build_id.tcl" +set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1 +set_global_assignment -name LAST_QUARTUS_VERSION 13.1 +set_global_assignment -name SMART_RECOMPILE ON +set_global_assignment -name SYSTEMVERILOG_FILE rtl/Mayday_MiST.sv +set_global_assignment -name VHDL_FILE rtl/defender.vhd +set_global_assignment -name VHDL_FILE rtl/defender_sound_board.vhd +set_global_assignment -name VHDL_FILE rtl/defender_sound.vhd +set_global_assignment -name VHDL_FILE rtl/defender_decoder_3.vhd +set_global_assignment -name VHDL_FILE rtl/defender_decoder_2.vhd +set_global_assignment -name VHDL_FILE rtl/defender_cmos_ram.vhd +set_global_assignment -name SYSTEMVERILOG_FILE rtl/YM2149.sv +set_global_assignment -name VHDL_FILE rtl/pia6821.vhd +set_global_assignment -name VHDL_FILE rtl/cpu68.vhd +set_global_assignment -name VHDL_FILE rtl/cpu09l_128.vhd +set_global_assignment -name QIP_FILE rtl/pll_mist.qip +set_global_assignment -name VERILOG_FILE rtl/data_io.v +set_global_assignment -name SYSTEMVERILOG_FILE rtl/sdram.sv +set_global_assignment -name VHDL_FILE rtl/gen_ram.vhd +set_global_assignment -name VHDL_FILE rtl/dac.vhd +set_global_assignment -name QIP_FILE ../../../common/mist/mist.qip + +# Pin & Location Assignments +# ========================== +set_location_assignment PIN_7 -to LED +set_location_assignment PIN_54 -to CLOCK_27 +set_location_assignment PIN_144 -to VGA_R[5] +set_location_assignment PIN_143 -to VGA_R[4] +set_location_assignment PIN_142 -to VGA_R[3] +set_location_assignment PIN_141 -to VGA_R[2] +set_location_assignment PIN_137 -to VGA_R[1] +set_location_assignment PIN_135 -to VGA_R[0] +set_location_assignment PIN_133 -to VGA_B[5] +set_location_assignment PIN_132 -to VGA_B[4] +set_location_assignment PIN_125 -to VGA_B[3] +set_location_assignment PIN_121 -to VGA_B[2] +set_location_assignment PIN_120 -to VGA_B[1] +set_location_assignment PIN_115 -to VGA_B[0] +set_location_assignment PIN_114 -to VGA_G[5] +set_location_assignment PIN_113 -to VGA_G[4] +set_location_assignment PIN_112 -to VGA_G[3] +set_location_assignment PIN_111 -to VGA_G[2] +set_location_assignment PIN_110 -to VGA_G[1] +set_location_assignment PIN_106 -to VGA_G[0] +set_location_assignment PIN_136 -to VGA_VS +set_location_assignment PIN_119 -to VGA_HS +set_location_assignment PIN_65 -to AUDIO_L +set_location_assignment PIN_80 -to AUDIO_R +set_location_assignment PIN_105 -to SPI_DO +set_location_assignment PIN_88 -to SPI_DI +set_location_assignment PIN_126 -to SPI_SCK +set_location_assignment PIN_127 -to SPI_SS2 +set_location_assignment PIN_91 -to SPI_SS3 +set_location_assignment PIN_13 -to CONF_DATA0 +set_location_assignment PLL_1 -to "pll:pll|altpll:altpll_component" +set_location_assignment PIN_49 -to SDRAM_A[0] +set_location_assignment PIN_44 -to SDRAM_A[1] +set_location_assignment PIN_42 -to SDRAM_A[2] +set_location_assignment PIN_39 -to SDRAM_A[3] +set_location_assignment PIN_4 -to SDRAM_A[4] +set_location_assignment PIN_6 -to SDRAM_A[5] +set_location_assignment PIN_8 -to SDRAM_A[6] +set_location_assignment PIN_10 -to SDRAM_A[7] +set_location_assignment PIN_11 -to SDRAM_A[8] +set_location_assignment PIN_28 -to SDRAM_A[9] +set_location_assignment PIN_50 -to SDRAM_A[10] +set_location_assignment PIN_30 -to SDRAM_A[11] +set_location_assignment PIN_32 -to SDRAM_A[12] +set_location_assignment PIN_83 -to SDRAM_DQ[0] +set_location_assignment PIN_79 -to SDRAM_DQ[1] +set_location_assignment PIN_77 -to SDRAM_DQ[2] +set_location_assignment PIN_76 -to SDRAM_DQ[3] +set_location_assignment PIN_72 -to SDRAM_DQ[4] +set_location_assignment PIN_71 -to SDRAM_DQ[5] +set_location_assignment PIN_69 -to SDRAM_DQ[6] +set_location_assignment PIN_68 -to SDRAM_DQ[7] +set_location_assignment PIN_86 -to SDRAM_DQ[8] +set_location_assignment PIN_87 -to SDRAM_DQ[9] +set_location_assignment PIN_98 -to SDRAM_DQ[10] +set_location_assignment PIN_99 -to SDRAM_DQ[11] +set_location_assignment PIN_100 -to SDRAM_DQ[12] +set_location_assignment PIN_101 -to SDRAM_DQ[13] +set_location_assignment PIN_103 -to SDRAM_DQ[14] +set_location_assignment PIN_104 -to SDRAM_DQ[15] +set_location_assignment PIN_58 -to SDRAM_BA[0] +set_location_assignment PIN_51 -to SDRAM_BA[1] +set_location_assignment PIN_85 -to SDRAM_DQMH +set_location_assignment PIN_67 -to SDRAM_DQML +set_location_assignment PIN_60 -to SDRAM_nRAS +set_location_assignment PIN_64 -to SDRAM_nCAS +set_location_assignment PIN_66 -to SDRAM_nWE +set_location_assignment PIN_59 -to SDRAM_nCS +set_location_assignment PIN_33 -to SDRAM_CKE +set_location_assignment PIN_43 -to SDRAM_CLK + +# Classic Timing Assignments +# ========================== +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL ON + +# Analysis & Synthesis Assignments +# ================================ +set_global_assignment -name FAMILY "Cyclone III" +set_global_assignment -name TOP_LEVEL_ENTITY Mayday_MiST +set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144 +set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8 + +# Fitter Assignments +# ================== +set_global_assignment -name DEVICE EP3C25E144C8 +set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF +set_global_assignment -name ENABLE_NCE_PIN OFF +set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF +set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL" +set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF +set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON +set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL" +set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO" + +# Assembler Assignments +# ===================== +set_global_assignment -name USE_CONFIGURATION_DEVICE OFF +set_global_assignment -name GENERATE_RBF_FILE ON + +# Power Estimation Assignments +# ============================ +set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "NO HEAT SINK WITH STILL AIR" +set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)" + +# Advanced I/O Timing Assignments +# =============================== +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall + +# --------------------------- +# start ENTITY(Defender_MiST) + + # start DESIGN_PARTITION(Top) + # --------------------------- + + # Incremental Compilation Assignments + # =================================== + set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top + set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top + set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top + + # end DESIGN_PARTITION(Top) + # ------------------------- + +# end ENTITY(Defender_MiST) +# ------------------------- +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.sdc b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.sdc new file mode 100644 index 00000000..fca44902 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Mayday.sdc @@ -0,0 +1,137 @@ +## Generated SDC file "vectrex_MiST.out.sdc" + +## Copyright (C) 1991-2013 Altera Corporation +## Your use of Altera Corporation's design tools, logic functions +## and other software and tools, and its AMPP partner logic +## functions, and any output files from any of the foregoing +## (including device programming or simulation files), and any +## associated documentation or information are expressly subject +## to the terms and conditions of the Altera Program License +## Subscription Agreement, Altera MegaCore Function License +## Agreement, or other applicable license agreement, including, +## without limitation, that your use is for the sole purpose of +## programming logic devices manufactured by Altera and sold by +## Altera or its authorized distributors. Please refer to the +## applicable agreement for further details. + + +## VENDOR "Altera" +## PROGRAM "Quartus II" +## VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" + +## DATE "Sun Jun 24 12:53:00 2018" + +## +## DEVICE "EP3C25E144C8" +## + +# Clock constraints + +# Automatically constrain PLL and other generated clocks +derive_pll_clocks -create_base_clocks + +# Automatically calculate clock uncertainty to jitter and other effects. +derive_clock_uncertainty + +# tsu/th constraints + +# tco constraints + +# tpd constraints + +#************************************************************** +# Time Information +#************************************************************** + +set_time_format -unit ns -decimal_places 3 + + + +#************************************************************** +# Create Clock +#************************************************************** + +create_clock -name {SPI_SCK} -period 41.666 -waveform { 20.8 41.666 } [get_ports {SPI_SCK}] + +#************************************************************** +# Create Generated Clock +#************************************************************** + + +#************************************************************** +# Set Clock Latency +#************************************************************** + + + +#************************************************************** +# Set Clock Uncertainty +#************************************************************** + +#************************************************************** +# Set Input Delay +#************************************************************** + +set_input_delay -add_delay -clock_fall -clock [get_clocks {CLOCK_27}] 1.000 [get_ports {CLOCK_27}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {CONF_DATA0}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_DI}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_SCK}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_SS2}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_SS3}] + +set_input_delay -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -max 6.4 [get_ports SDRAM_DQ[*]] +set_input_delay -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -min 3.2 [get_ports SDRAM_DQ[*]] + +#************************************************************** +# Set Output Delay +#************************************************************** + +set_output_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_DO}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] 1.000 [get_ports {AUDIO_L}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] 1.000 [get_ports {AUDIO_R}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] 1.000 [get_ports {LED}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] 1.000 [get_ports {VGA_*}] + +set_output_delay -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -max 1.5 [get_ports {SDRAM_D* SDRAM_A* SDRAM_BA* SDRAM_n* SDRAM_CKE}] +set_output_delay -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -min -0.8 [get_ports {SDRAM_D* SDRAM_A* SDRAM_BA* SDRAM_n* SDRAM_CKE}] +set_output_delay -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -max 1.5 [get_ports {SDRAM_CLK}] +set_output_delay -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -min -0.8 [get_ports {SDRAM_CLK}] + +#************************************************************** +# Set Clock Groups +#************************************************************** + +set_clock_groups -asynchronous -group [get_clocks {SPI_SCK}] -group [get_clocks {pll|altpll_component|auto_generated|pll1|clk[*]}] + +#************************************************************** +# Set False Path +#************************************************************** + + + +#************************************************************** +# Set Multicycle Path +#************************************************************** + +set_multicycle_path -to {VGA_*[*]} -setup 2 +set_multicycle_path -to {VGA_*[*]} -hold 1 + +set_multicycle_path -from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 2 +set_multicycle_path -from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 1 + +#************************************************************** +# Set Maximum Delay +#************************************************************** + + + +#************************************************************** +# Set Minimum Delay +#************************************************************** + + + +#************************************************************** +# Set Input Transition +#************************************************************** + diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/ReadMe.txt b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/ReadMe.txt new file mode 100644 index 00000000..622794a7 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/ReadMe.txt @@ -0,0 +1,17 @@ +Williams Mayday + +Port to MiST + +MAYDAY.ROM is required at the root of the SD-Card. + + Fire Forward = Fire or Space + Mayday = Fire2 or ALT + Fire Backward = Fire3 or CTRL + + Change Direction = Left or Right + Up = Up + Down = Down + + Advance = A + Auto up = U + Service = H \ No newline at end of file diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Release/MAYDAY.ROM b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Release/MAYDAY.ROM new file mode 100644 index 0000000000000000000000000000000000000000..0508ad5a4fc51206848805770eb6a8de0605e183 GIT binary patch literal 28672 zcmeFZ3tSV|);Kydc@iTT5D}k@0VWjN5+zaNu?h$Rih=^x+K1W)pS88x^PSdyJsN_> z6pBo3Z4<0kl9nb`Tc|k}+UjTmA&NwNqpg5g6<-9XEr_D#t~~*({m%LS&wc&xy}#cb z$bPK7_S$Q&{aSnNJwy0f;%!M4iQ21cx5pQY;`9(G7pi79n5Ta2qQlztUYAv<5H`&$ zok{VVrj<_f>Xk0FyTe7dYR`t=SH0LWlg8O&e<90VWa&%;ZkuVnLM>hvUYHD#AdRCRQE8+RMmtxk^}z)59D@$CsTO z97IfS+frpAj*b6v7JY*ny~z5d4WQ%1e@goQJf98|-&DrXbe?`lmZ@@)(+K!9>cGOw#$?oDiu^w!~6I}I+;9__6ou=W^m2@O{dugjZ=(orf(<5K=a z!UPKG~9u1YQr>{6h6-{nsvFlMfXq zgyJSnoCw7U|Bv{n_)RLZ9>@%|sh`-t=c2riGD8(UN{y=iGlur$3x7h{qI!D-9`GMY zFf6c0@xnC!AA6>$In&K+ZMAOLI&Zjb!=iD4)(u-SA!NWznTuj>HW?J-l=ygFaZFT% zb?nynhTFzk%eEMX+sa-SzAk1Pe_+p$p40Q$(_XiL?QSg&R==%L3ETDL7iBcxN?7D- zgK?RPm_>^j*{BA~R!Ydc3I17Grd#;X7_~ac{SFL9k}z&@5ljIeLwMwfO?k&K1Ha0{tMm|% zU|f(C#nU5v2u#2mO-0FF`w4mAcvr6@WQ z96k@6u)&y0G{T4K=d1D%S+_id`aRV!SwT2%)qhwVHP}?F95aF}E%M-aGov;c8AXVM zp(k%Il6*ivuH=;#K|STBV&lRM1T8TZD8|SN+%hWESU`suKiW`22f9Pg6i`Cb2kp3t zDc)S^!8gP!_=c&bXN}J)2+6a?=fHi=_yV{u7@r6CdE?VFK3>qc;LOuK9?UiU%z}>> zCF`}XOt;O~Hq{zOw+DV};i)lgg z;?kv>=9fxe(Wu^LWFeInOR>!O>MVtrc@rWn#e}*iUl2hU1S-Nq3EAVN)=LT*$=p5^ zj(S9q5T@!|>UFBOJ#vbfE{62tS;gNKON_6wr;29LcVO~oJV(0PeJZq=y%|#S^Fa{}$2R z{Xu2ip+*k-7xjG=VO+*oKAolDF_tq>Yl8Y!#c!-K@SdsJ#TFozdGleqZ}9*j8~xH7@2vpKCi+u}v^Z|oU{*@msu zxhLPMxx3MU(Z74XT-5x%$G56^jZEwIH80=>T3m5taWH$UlR10Y0BXVl-bbS_?Ul>L zPqA%ow)L~(bJft+KA9<&N?gq_3-<;Z<*gQ*ZV!MxO z9hj6hL<1i%Tp8CVZ12!nG#}RfNg9|50*l*?lN4gl>BTTb6%U8O55U{SXN;5biKt&a zr(Z^3g1QXQh3v7lPNOf}2d?i$u11W~bP$~`=+`IF|&vI5yA*?-91m%SzX8)Lp%`ZmnbrOT~iy{O^b z2UfRf+;S1ylIfvz&0CsH9tvyT>Jeinspc||4r~4l$d;Nc&7U*ZC0yCem9PAM_tSp= zT3dfSy5Gk+-x#GB)A;Hl#qb74r*Ro{tOm!g%v2rQea4_;e$E8Z0*7wF_T^Sd@lXTK z{QMFEH9cD_kVR=b$1XPhNE3&NGaqT(3yXhif|_kNdBkX#vgdAkPCpG&hOxTGxH*Oo z{(k1%dle}S72mPvO2Wst#8=F2+CrAkhH2hFFh8?E*&jc4r#!`~Qv{mE%jk*}l=cmz zp$1~l8knDNaGXP@Gx$t2O1%ZCGJ5+KSRHtrWCPh#g)+uHggt$ZZ9Yp2*_I%vhH=^U z(I!$%hKhrl>aX`ZQ11rETg3Ke%Ha}Vv8mk|QsbKsZL~7Gh%2^eO z%A$%S6{##zk)S)x1kEY6Tpl;8IIujj8;ol*#7EZaWP zxX*M_F(ki#T4#TI$+*wlYT8G8H7)UmXj_W$sOc<>@H4R5iRm}ktHt54dV_`lSNk|Kgk?Hwe z5kj{RW`hhVhd!i&k=JRt6v0cPZl_OJsxh9}x_9fz zt*5p&ZauwqzedGhoKHpx>m@pp>QV7`wW{?het2PqQxYXAB8NL9R5yYSSA$B`60asJ z=D=*z;JD39&V>F7<5^sM6wvqELs>^4^VE_CM;`}=sm*h`8pbV*{}waw0h1To)2*Ul zO`8TJQd8TkXGWyAS+7XIIWq=1;cnvRkIsC=>2)G*@5MSWwVVrS(15HrvuEGd__*hd zvx8L&UKca2&tOh9WtP8a6>rLn64G}J5}U*-RuOt0duvN@!+CWPUpc7FeMJ|S8nphr zm;PN%==hO%hAESAnPBc^o3CumG-WD=hnGO`!^}v+lxYN|7Us?IgNg;SAVZ^S0&`w% z-7rqFt1ODN=;cyMysIoyXu+chTiN)rO7TV@d|qu2!7xlhU>Fa4p%DFJ7$3t33Ha#Y ze29&K@R;Etpv+;I0G=fnkD#KJlW~NE;kXYY`K!LgFdcdKe!P;RlmMloA6EitNF@jk z4@Y=np$?;zOE58?Qcj-g6W_m2g@pt|9O%V79xb`=3xQ`kfEpY90z{jTHNO*#qB z=aYymxpd9x zO>&oRbNa$GQ@Xp$ICeukjc1*in_>IdR>HTHh;1cOTM20^39*%g*-A#)N+?@Nq^%^{ zR`R&5L}@Eg*-9qcN~SgzTJ>Ag^S4Dw@*NR;!&VA*MK-;a_;{|Z1XJ=C(XEYDE>Kh6 znqno2g7m9xgt2M^t{9bH5=H3rD@y(FaOD2*r4HlzvOE#xVR;LTWS+1CfbwJ&_YjjH9_zL zpcYTkxI~uTR5~N82E$_r9yH;?w3Fs$voU>3sj0N7l#@y@pnQT-A5KYGkg_1->6xaL zXWlS=GEQWmo*yTo0t~C3AIF!il)cfoa_bwWH#Too&{4tUdK`-wj`9s;8TPylFapP&4!`7_g}8ur>x!L*z)CsM=PB^Lv|lJ)|Uy_VH3y;wlP z^a_txTCS%r!fu)y0J9KkLOWj(eBqK@b75(Onk*;2`Cg3dWNlJ_MFDJVyJRy(u8-11 z4ue!A;9X_;+vE~+*}^udm;cT8LLj+UZBXSJ|CS#TnehNU8R51`oiP!A*`B1BZhi;RZ+?dX^IQa3&WE~Ql)_k_<(0Mvo_yz`B)=qbnpc8&?BKsq z5)54aq-n`-8x%vt%>-$C%WQJ*S2$+-3MWu@m$$4v(I&qFp!Ot4z^Nk{i-8^X@-Rx| zUtWCFkHtgU`5=bka0OC2e}-+M_R>C3v`UC#se*U+_RryCK|uxc3Q=i!UyrNT`Pfrn z%=jBDdi`q@kn&(r0G0fWJ@y;>dv&`6bqJ)DSfx6`CiUD-@)GRb^`6rP?P;&i2Npf) zha)3}#*sEyVm=%d!8eYwN!7$fDMu02f26e_R3TViFq97J(07)#Bz5XblYq43Z_2Xq zdZ_t%O$JOyxc26Z{+c}Gsb=;YHPym~+b^#T~S< z1dB|*qG!GPf@jgU+*_{bD^keqdE`dRq$rSvWkh+Jf!Agp!00AR^D5HVJKEsj_7t74 z*hGu9or}0`SUx)gre~n@bxK4JwOq-6sIZLw!UR}E(iPYb`@r=1KPt?R;V*3E*+I)^ zx2Ld|Pt#)9P_!)u9fK4Oh>T%?dS72_PLf_E9fM_ni z=xY9!8V18+$cNuX%8u`j9CWdS_^>>Jf4o920AXI%oZka|;ES^6Oc?e%ns+v39)pz3 zGhb1}nO&R8<$`$A4vH`V{9@U$-Ew^Krf=nVMzg)WZ1axI_GYU!!Sqez&ZjyO}Mst;9-Kx9rhg;mJN^t~iVzwiy)N(htulU?X#77sz6= zX3AftJ~eInq*z7xu#}Yd-aB~EUF)eo{PWe`+jsiz`3_8bAJwi^ z@MV9YQc}16MaPc;1?exa$JMxbXA1L)i1E;I{sQV{VtJV&%32T-96Vl6{f2sAQx$01 zOD;;h66l3!u<=_`OH(`b{XMOC8hh6OEwFttE#3Z-Vp!8FvX^8pQ^KaDvc<9`r#_Mw;nV(ntx1k@sFE)K7tJKKeM_cs~`FS*~s}*l)TTj3SZtIVl8l@;dK1z_k zBofz5cu{*}sn7TpJqpy=07apn=j$~598XVuSJvPwshl3H~*r36~6@xtdynFk| zTl<1#!`JQ$RtVqS7p!glrw0@6nnRHy@AhMYeSm*^{1gzT_4H?pJXq8jA9X7>-T8563DH@??<^5c+4k3{E;vj2t3uqVUrBVrTww5TC7|FH@y(f3_`fn- zq5i79nyd*$TkZG(My)X^XAfulG7;<4F)|j3jBA;SvWZHWM#MFDATUdhO zgh_b<50p0Gc}5oMui=FV0ac;O6<*)fA89K4LQ*pn(4%y6%ktT<&+)!&;AwwDbx@Hg zbw?nYOxa7LE)%!sUQSWS+n;2An-dJu2=tt8gyvjqEHO)w66^ni68fvC-c+8VBsN-t zqj+HI<4jy$D>So;Kz3wKD^U!g{*azx>UvD8G6&|qvPE_&TBJOyR ztuw3n{)0w6qzS}Flt&hxm~s3l7!$m|C?wXwqwa6OX<`JfCg5mEdm?p!s4B#-;vh8# z{W1T*tVQaNJ-Cv+tO_ok4Nc+ct@jfB4e>zr=@2T;75}6?7DBG4um~Z!z7>lQ)Wl<6 ziS|wh?53B%j+a6{?11C_g^ky%=7R;v5Kn&XR0wBrC%7Y)(0Q&I zVGzRNYBiW>(9obIn9gVe;TE6y3kcaT%rsit@rz_MUCDN?31%*w)r$}&C?m}wkUmJo zC)Z=sBMG17fj1f|eBm_QRIHYd8xC?ze!{ zDbOhuGPH0iAavvh9YyW$Xy;6=d>A{Zzcf}k--(bkm7*AI3eYHoo_MaLRp3V`APu;B z)ABiVkg*mGk~zf{XwEo@R8|$(J(!#021Xf-aA#MFCkKsi3OaA|{HE_W&nMT<#v*w& zI_%_pu&nuQZT+*8u^v%OfnnY$tVofb1_6GnUMD$?W{shzKh>y628Zij-nTdcw~`c?wyc)_!)7BGmd={v4XLO7wS4nbsKn z-48Pr8I%mv8U1}QRh{Rw`?VoKapGb4*4xFY-K-C(x!T>m7y zF#>dwcep9Gs~%c2WAW<+A>5|NbNd}H@u2Kaxw1cQkAY3i{C0_}mE1gEG586-yOko` z)M&KSSs&L)EmFnMrkY4%Mi!bNpcv>Szor1)c1aBu|3wURDV_YP=cdgIY(Z^d!r1|v zj&f*0PsbbH=$82M6t-tdaMU1_m(ToK1$jNE{{iU(tk9sS9gv)m?giDx-*!7l>*E$_ zglzfahG4LDqasg0Hf33RWD(xn#rC`o=%>q5Ru+VKdYxXvlM@H`E<9Z+Ua_&>miDm0 z?hw|0sH(mBj*2jD%I8OhNH=*-v%tXiE!I|O+sjwAZBIklqhX>QJc8!?yDrzeVPrQR zG**qnGjG6V5{6Ff6)CsGaeZrGiSqz0FmK)*2RwENQNu=p-U8M3|7)skwbMS6eV@yLlU+vS;QozwJYOPmj|ZGi@2rDk zaULwHTx%IKlNM~vJXuzx^GXbvHmU6p*(oedG-jq22`b#s!QE_Li*Q1N(HJ!a6T2q!H4IQ z@{y26k@>Ap3Q$0l-}OWQWbtEzDNIBY#R}+szwHBgf}Vg!oi3A{>=2Gm`PxF?h1ySB zoq6(SrKwt(muKeaWtInj}*c}~p zh598wKQ=#B6q_%ClN+UM0(64ziGcUVilH=3U_9S$%cpsaXJ2VPA{31f{)3K$s|?&3 z8C+%XgrT!$gP7_58>;fDLW7j)hQUEVzk`FVIgJyqq%+;HlO?R_#ZQ6Fd%{{(qH&__ zm5y9%Vu!2qrQ&FH;y1sm60NTkj{*D147d!HIN>D?tSJuAd?|^6po9hwn;se}d`^bAONS?yTy5-n=_9<+e2PupLH z88X)<)pl)P@e0j{bw*Q~s9}8#4!9w}6}KT1wRB0rkgM9HA02`+jXJQVe_U*lx8jVsH&cwiP)9$0{O-3=M4H zGt`C*cgeAD(KrJGpQiX%l;bzZahb~zdG0}u$YU8A*pAd#`?n){b*T2(S~!cad_*$0 zzOkB-nfOzzv^0NLRXq%q8 zsuJee!}9DhF0(z*EPSDgH&h4vr-L>2rB6b`>RDy^8f-n~C-Q6oz3xf$Dd4zaNg$ zPTj_^({chkJ&9h+Y^^q>!6z`2U}cE_Diq_y(Jcc$H$cKq6jkq~;} z&I>4nH`?n83Sd4l-rnC{ z7Z-rwbcjFjlf`S>lfig{t_L z<{?lqP*X!TyR0ronyfIEHg2C5ywhJdOwX$;JZJ8gRO z$2j&HB@*@F=s1uMmSlYH3f)ho%JxftOoSS;DX#W4(o2>*i2!7VL=GX}6d-~K*FUv;0W z&s~f6xoh62SycPB%kI*<>Us|LczTZaG{WDxr1=?hlVi~w*k&#cgWt&f>Gbc0rEQ-V zOW-#+|F3YoX&ys*^xY zg*e);QyTKB_636#Y(0j9d2B$3gC_Vt{b=tNYVWpd@6A!=wi7DhU7y)YlqUL59B52F zjNJaSB4GTEcygl|qd|+=hLPKTriE&um!O`omW{gv^Z&hWupa7Y$lT2Oeg-xFeFD^c zPX!zZ0G>Q9Y=O~h;Kf_5393T+=1ez|OsT|H8 zqBnPS$alFS#WxZn`AuDvu-%oEeKFcgtJ@HJzzSa>1v(3mN?NA9cMWb9D=^)-xEgGy zw=7>7ApwTDH0m`t`*5g)aQ5N&f+G)eFum)NjkZSbYPCgE$#CT4EsK$s#~{Xwq#GQH zFfM1iygbHBpbgDEw4u4zO;I}O0DtbEpGxhJx4E8bOW^o|WcI$SUxp;@dmdIBprYIn zUwWfFa@!4s*!$tO8}yxuNVQS*Hd)$XEz{?j&V$%wE#>ldqWMO<-gNEEb+~saV0sy0*?vRpHU84*ozi&ejZ*U!Zw*XCy;aLxblO76B zdni2lq3{HtdpSz!t!dL;IYq@Nr6{hHaITnhg`CUhTmrdV2$x(_NVcAj66TkX5x(cQ zcXaaGAuJaiYk_mtiXwH7Pv+y@zjgn{{qy%v-amMM@4q{6de8SR)%Fh6_CBHQ9jEP0 z(Dpu~?FG&8j`nz#_6(!FCD-11N81ylz2(w&@7H#lwB75pw+?G>wSt-J^rrtdM7yu} z|E>-4`*58FE{K{xg3EZ7=1EnSXELfRi>fShnL}r}9Tpq{eQLm~%tG>jWgcVS#5yOF zk=VsGmbvJr*M?hWh2cJ9Ujks*Fx+E2gxkmZPPs3EvxvUOMZybN_s#}~x6&+3jdL^8 zCi|7S2FE=nWT8LoNr=5?27}E#GjY$%XPs$==qgJV<2=Igz&QQ9FwPDxo@dEqozDTI z&sABTg?)sh4k}$~UI@0TkhPX9#bawM&sAEU%NNkU00PyVXL)X|&@cFA_ExLD-Et7h(pcK0L$t5Jd(bDf30OM96k z`WaOy+$kZy7)uM_UWz3G?j+9q+7p7b{00X|fYVmDoBkJM;tAvG%F}Pqskly z+i2%mfaX~;keqaIQP)S2mF7ioTY+!DDFGxYC4o?nxcWf}4_g zX2n2f0#k>!dK0pEa1Tg^8S{6~VvtCF0#Fa171M2qtul+M%!8`T!3|CxGud#!@-+0X z1D2`9soLrv2eN{1n9kOHMS|tgGd0Xx=GhbMm3x$v*}AHM%Z!Gp(A;Y+i|D~17ljz^ zYFD=cr&Ok4JoM)bIOUS=w@hVyXOy^0MvGtua>rA=^m^qLGpshj^ktCoJu?V-Xq8z4 z4D7c&?Qd8m#GYPb7DDgHpGa3~*q&6@HNo%`8b);^2P(^+NoPE12Q04-@B=$Te|PTo zU#5I;`O-aygTu8pZEdRGrZfgjqMmb@SIXV9J77-q-scspQu-Y}GLtpbpLx;R@4O$*fSnW=kbImo4ZKgOQ@&TtNdz>vxVW|L;W z<@x)To*eex`z=f11_r9kDOBPURhCzvaDUYx09G2< zI6=z0mRF$l;LzB^~yxrF!-j*=6PjDF^2_!wh0T5{CqspAZ z8v3+M^b()tr302_28yYD4$$vgUfOS277ni@fhpq-g8uaZR9P5?#mz;>j{q)w2s{;w zJ2VR5{>;h(5)JykjdU5MZg&E&sD2wKnQFUid@_PUaQu7-#;a>SMet@o^i#eO-= zS+&;y1it$%4s~fc9~r380sR5Xa{t*pI+jOoBn=$P?>GOGO8|b9Zt{Q`ZUOAKEMLiG zLNsv3jRS3x@uYNog$0&d`~wBnj5oj{;(isS?YF!^?z6m3w@_zcZpgDNGW4MV0~3Tj z%)bx)W1#p4h+%q_d4kqm2J?vaV65l#8nE2_p?m&mi}1fD${d{SAHx$C!iwgvr9r?P zoW!E;^odo!+ww7(f(}+0lu&0&GBg*A5RVkQXG!t=gMZHga!UhI%<%A~-m<%vWUssi zTXN5m47RzumK3j~2Io*qpj$!{D+3Q$(#A)E9A}Ul_XN|`h9`kGQ0|}h^k~{6m_v_q zOu>EPgQrkp|3m|mr1p^b-xJKhtTixcl5}76z_fX2C=i7;kDF|jo1ibR-GcQ=r?{1SBqSymYFW5#9qIJ~ow`gm&RipM4@;wVIP zFj@bTd^+r(dHU*6v@=@V*WDO0Edz7mV1_|27K{%mZ=KDO@3#23a*~x zS9Ga#J4on)8cr**E^?!127Ua`qj*R-bzw#5iHykOe+?W`lO9?9Lh#ZjgMNuT!4Gl{ z4hkV_oI|pzFW5#54SP1^yT^uw&3i8_VMExHPmXxgGVkNCr5j>~4u9?M^ZFqPUxpLA(8zgJd%lZ)e)sGb4I??go-fO)tly2CyL#ca@cYfL^Tpt}kRy*lT|ewS9i`M#7%&Ccl$H}=WzhCiF2zcb|UsIX^iUaG$F+G}abYtNqH zihJ$VxS!hmA@a$voL~wbTFVqdt_-8a77~Dek)9B^n z#LYW=f#f3rpWjR1s58t^j#@Q!)#6p7cEs;^ZinNBquFuZam8`balvtU3AO}#5i5be zPqEwYfT07r zgM&#VW{G5{1T&-C*5;jNjEEp8d4wD+OHeHWEKU=^+%y3qJTNNqlzf#E`ZCsdJf#wn{13W$jUFDxi;II4z~k{|@OZrV8A|004h`}^ra$QMcz$|_E}|C)=9hm) z51<^qxHvyOL>CqHC_O9=9>fKd4ut*(^!)r`s5E%Ed=Jy(sd#a#;^X2(P*IE@r~J=& zuZ*g!f|M+u_g#bE$n#fLm#M&~8{fv@z#2GTL*48RBaB7kF1#;PR1=Rbt+ zhYh52_(EDpW4XDx1qB7z67USbN^b6Ea98AlgLQH)_9_Z=-7K z$uJpUfgu44L=V;hP6sv^JyTSRXT8`g5`&0%k@ zY3UNJKKSOaRjbyVS-pA{e#CcXRTosotg>#%U&N;`KqpPkp8z13K?xSFgUQ5{+Rc(tl}T6Jpm z{OU#3FIO+C{#&)SdPDWb>dn=kR$HofRPU_*x_VFb_tpEV_gA~CPgFNnpRK`b2GxwM z8RvSr_Cr@@?E%;6+VQpFwc}m<+He=&HPm&fW?HQppy9O}Tn)A1HN7?Nn$0Lp7;Og7 zH#NC6U835Snv$BMt|l(!w5trI^X}K=^GTu?!D`mJj@RVYzF+ehqQh4bS8ET}d{(p6 zl_}!gML-w7CardZNW|mUF09o8-EHu@R+Cffs+m|juBODLb`?Pp8zA%+{7GxgwexFU zbtTvCb=`KIb=|Cus5w>Zsy)r6A`JMel|kMXpqAze0%q3N$wP5ZnNyW?b#* z8kXZ`cP(JlZm5;H)U~@^n`$#mn!Q6&j7~YMt^qf%!IV`ocYPIGt-a*1X2>_B=^^gqGD5_ zmQ=<}Y9@lFCM*CaEhRN;M#lVPYJPH7a&~O$GnvWrvoaGvB58Az(q<%N`vVKol5!H# z0hX4X_J^MZfCUNZX-QPp(`nf=Qe)?5%$N;S(vxRq1KYEc!I_Kl&B=g_z|NeU^z5|E zbby2WW789|lIK&g=x`UE@}lEjbnXjrW$fGx_|J~bm>rAGLozax=f*<*j0GUv%!F)^ z@!YJ~%=Cn3P@MC!V&|j*W-O}5+-yjMKvwKLC_Qav8i;9r!W>A0{8`Dd^P$$+z$`#A z=48cE^AnO1fRU`^bdWuG@Jk2utT_quA()XfH_7j2#b#x5pzP#K2&T=LjmXYHmFO2h zb~4lpIZz_|gWty!9~uI`aqyb~zh~k1pYSV!-xq}V&|dKC z;RpDK`uO5Hz^#je-)#6nS#?lW-Dddhf?o~%&cW|DzWDGUp7`)M_yNts&-zzZwC<7v zEP&6g!~QjwgQ8U!JwaR=0^vb^d|15E1NjjUt=AY(;_v|hR&j(3F2K2epo9MX$jC*= z@Bj^@2mlF0=^=c`hwu>`o?j!gBAE5IH{Xh6YU{r+xdWgcq z^d2hTUwD5R55c*5|CwKoJFb$zB|?VBUukfGDR}(#?uP>^&;gMkpG)@Rb0qw5#3%P4 zyaD=;l*<9Z0W5(3(VhtV!2@vrGf>WekKm9Gxk#Guy$yeHf8alwZ=gQFF=|A3P@(WV z$mi$tU%~(AU;bVEn`L4NT)EFY*Z0J(C3dn6z3A30q6`x$@0A4eQu z1N8mL19Is1`|~`I16M;o5UL9gyyy0akLYnk!67*jqBi#P^#?J(eEh`x=!jp04)ya( z5%!$$1t!N&lmK~qnXm@-@Tm@qLdcLmKL}ldkh)8?nq+)GP(seH^wi7A19sj$yWoI5 z^ng8t!6gUm!Fl#E9k2N8BjOHGKKm%2Jq$jKgt8%YD%?*21w#g)8>oN*=!SlJYwcll z*q?}&CmyhmDtA%QYwcrba=(2eNDZm{&f8>R$Y}nSktDvWgnucw1@11Xeb0i{ed3)&>N66 zOw(f@<`1;z-?N9@<8VR%*k>PtB5+6woIFzKgcrGD{Ss;L%o~ss3iivX!LxoqP7p+L z^4SIV?cqV|eLhZBaBqkfcw|0GyrGNc7f+{p0dm(KuJ6k4qQ&af@Txcn1ICNn}nU%%)7`lP7j)3%mM_f>_PA5iqU_{{XkPk0s7ZgN`bzBfRP!N;^w{ztb zCD(yZ6Eyf}m%4-p9%O>#hww0=oWqmnE?b7Sj})dO5CR75P~gEH9yZ~?@BcOXe?m^k zsa&~GAP_Fe%v>TTa?!OL3hWwSSICVM5`=IGMJWy+$E5JgokW5DDmIl|3l3nTinGsf_MX5Y)Kn(u_c^~ z;Qmx_rAjHd4xR%+rg3oO3Q<`22DlW}_7EJ&XUT#%;2t;?=EUW`o}pSDOra!op35VW+{wtb6es6@|8}0WfzZU_ok^9)g*Vw}n z_q*)Dj~g7XGSRD8$J7SLYfStm2)JeJ;eU|KpzpPZBl{7beiZRPnaK!|di>AHOE@}j zGLv->2>(8RyCR^$0oZ1UlFVC5pg5|Napkc-o7Nc-%(&J<2)>QM1-@1DokMB%XI<&SY9V;YGH-7Q~dCOk_$vDPq9VWwZ~*Ailnj2 zYwd&SUl|AHcCe0#hVPylQwT2=!mZ(7;m8Xv4NJ7X+HmUXx*hB8*+mEJ0jQ;X``E)r zp$2aL9|D2KL5&ZkBtR*5?QjfFgqJLSE-CWvEjxDC9-!kz-Yw!++3^O)N+uCCdygGo z2v46K^M8+IR)78HSK4tmnLUdJDSgrpo7Q8;{6a`ZLf|^g02|~+OrjXwFOk19(fzeW zh={{}i9j#BL?U+LT2P=@J z!LgQ6BE}&MGDHkfBl@e9_n?sx7-j3Pk{d^r@wf8&2S{@OX`q$s7mx+sRbWTa>K}cJZ`nn+>|7uBlia|>zvFMx9F8Q0H`JZTfXf03c?eWLBm*SP z#b<#q^26yJ(5=ZBY!9^+dT)c{J!UfHFZ&rN+heBz-D95^jvIWob^Gih`gWduVxE0c zo_#Vf1Y(XmL}qXef?ajcV~WJ^+LDJ*+}`LB(^uEn2^xA2Y8SI=a zWjOv#8D-`;E_~3No(GPBsfM~!oS+m#`&$Ewhp%FE`K2fEcWeNhSFQTylzJ7q9#Gdp zd-{<%arC`T{Q!J(1MV8*z~LH}V3yv&>bwVb{K z2hJN0%IPjhF$9r}`{(kq1NK2S{TlnA{q{kC@jJqB-=VK?c@N6DbZg`z7*Rmu1-L_l z`sKkF%F7^G#}P*ff2BJR@v&7iwFaunsAc9#&;c*p+th8GyMq3WnY-za_;2vFxx;gr zK+w=p`CI~S)A!h=_3|jeExVMu<_-g|$3CbY2HYU$cKWRL@LZ9|BoaMldQ3FiG+VU7 zv_kZO=>ySj({9m8(@9acsaq%#c87{WyJ`3|-$c>G?wO*Q-3vqux^qRj-EWKD?ly=F z-A0kIJ5`V)NJ5 z1UOeofCp~_pv@nF<2)P}LV&>e1TG}-U;^jya3K#5;Nf9BoX^L_d_0(sNAeL#KUsC8 z_TXMxG2to&QfHmxw7x?R#%@q8p%}czj=yUsVg&Ayx9kL4_v%_ZuK2FUPB;VTD8}_3 ztf4h;deh=wpjuHn)dnSve^KjLj6Qm0*iwWKUlemktq(8MccI$}MM{^f zUa2uq;f0HoFWYpB=srWNO{aWW1Dg7rv}`;Ro12jc``NiUbFo!eYQ|hF6HA+&Hyd5~G*ob>a@3f@qD{lc6c%owP9T&m)VY3sag8$|BFIU~2RkJSxNHdG zDw{)JU*xZH8xPeFZucEV(-Ru;1iVbPsaC9j?twvrM5@VbGRn71TQ`T`@yReMUWfUD zI^@l9o}|4wJ9D?JE*OH<{&euK2iF}m9DH9OfbEbD!@l|Ei6?gK*suYJ0-cwE4o91t z(EX+KfEu^2c>23`Squ-}57D6aeu{-?=7Y~GMikR%Rt_-OXVLe@Pp7-oU#KE`>@q+^ zOMP)mpIvs#E>oAOhPo#+HFweM!m*#_;wgwx_j~Mv7u*7Ufp^Oum_@@t4Wva`5MBd$ zK2fP)FtnK=k6(fKUA;#YlD%NTf*Aa{1q(Pj6JfbOJRL5V0+RY;6@0~yWboh7Dt|Z< zX)NHiEu95#n9>j4Z^5hVfp8bmJaOO^7gfmON0u_66O!fXCkpa*Pv_>s$p8lhL@z7C zhP%2HqN32@4wAaXz4d}_O~Z9w*b6HQWteyUK0A-TttZjMdEcsu$6{>dGVW7=C0nCOEPX3pnyJHu%U&Ea=F8 zVMCATvEfHHVfjZa*oGs!vG-Jh+uRV2ebVq4W@?y( zZD~lxwl-v8pEWGSN*h*UmWH+17Y#+&mknDmTZ0Yzs-Y5Fi_U4XDDLRO9~?N#;o$xw zgY1m#gmfws4q{@nQqwZCsHfp9#}Di`>7#TmssCsQg@NdT&fZLNE%QlJuV>Jp|x5cqr~?5)OH&fx{$@Q3T*lrOcUvW^GtVe9VaCBG+!$mcm@2GP!2GbJ zRMa$dJw`PTB{vTnCt#g*RA&>fd5{q^kw)AUXe3NxoLJ^7kPdN*&?W=Xdc-jY8ex3D5=<^ z=6lOJcMtfp1_A^A{~`d~!~GlCGDH*PS-oZ-R=E#@YxnTxE~Dw^ykbwk1bRsLbcG?l zVo!%9?vS^_1z)9v7mr711R7%yymVHGA4)d?k=0(@TZq>wc^kh!1WON+x8{*{F;Jg` zDiXGflw&sj@B(1`$drnVfic4*!Ny>l4(P;g8o|+1YO6iL4}j^W;78!w1wf$kJ`ni+ z$x^}pJ_6L6aQ&1${9mP@u$uzm>pUdu5d_1%Rm1_1;!A>|6G6xFJQCShg~7)h2jsH5 zzh4+-3W-E!9GqH+nFecG0^$ z8lx;xI18hj_LNXO9&T3?e6uV=W@;})L}kO8%UBqPZo15rN&k$o6>kPL_pB<=j~ z&#u>2G&gsyz16vTMNUpmO!k+NAIisyseEGAqqw`?=;-M1R-XDOjnpTl#XOq0bLY9$ zdDnMd|Iv3kTY?d0!k=9E&93s!zn|Cod>z-nB6XQTaK)-HJ1ObINJy{nb-`=jzAh{r zIoM7e2IYhQ;Q6MdukW5O?=(j2^5tML6+U0LoQ&7$;z=U%o2u39t@8)+^73+grx7$i zxViHHAqG`BEow#8>eYWgzqa%5dvp9%5mW2Pg2I@cJEK;K=+zi4S`{f;6#@UNL=f-; zqXvLuMXTfhUyVijkym3;@Xv)&u2mw4(hrh2I&#sfv8%DMt3)Uj{(&Z!3y44xC0aE` zv}%-S)#z2C@Kqu}L-c{d01?Cz_y0&izyOyWXd?Op#Q#6dzv}H$jCDJj`JQ1DnuX}L zwh>$Gl^bzyq*0Jm0$(E*@`VB;UytkXMuC@(fzOY?x5z|EB_c=?3Pnbto~I)kMc!zX zl(gXD1^DRY^2i@xI98O6k0CdHkI`Q^*5|DVRNymgGWaeU4j=l#XTZxY#WQFzu=zd|u7hv7AaZ5nzk;*p z0g~vuT}_A3$8-SOczURyO#AdPh(l9S!>Cor^1JF_FFc< z#w#fbZNFYem*eY_)>__E$l5L5K={EIW9n7~Q)7@g@;q4VgL+GgD>&Nv`-nDNBgL?I z^n>mik9sYE`Tn;Z0Ab()>jVE7{yzX=ARh>TTRB>*7Pi9|z}GHp0q&##x{ITBVUs#f z)xsvABdZp+fR2y=DFU75^=Dy+8uOWx9|f9EIjVvfe;0ND4=Q-a4LX(`c+~d3g&jc0 zase?9+~GibI!qPdhqFV^W#4Mr76Kf=`0w!lV-T=0459-VCP4WMz;p=11~9z<=$ro@ z{}~qmo6G+d7=biUy}*A(;Oc9J{{ajS7cd-P_#eWs5G|nrH}m%$_HF^~UpO@zdhQ07 zVDk}B^?KOHQn2~-93bn|9FSDsVIPRXIq={>F>Tx3_a8W1CT+XD`|c7aB~Pu9#s>w4 z30wT$(-(mILHHV3)wzII4{$XCuj5i+I|c0DpJMvHu*(#9(moOZjvYZRf&iaxf+T^1 x*~>9q5O|Etbl|C!z};J7z_Z(zwV6)%Fyq082Qw~wz@ceWcr*k?Ltt2h001l;Jl_BS literal 0 HcmV?d00001 diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Release/Mayday.rbf b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/Release/Mayday.rbf new file mode 100644 index 0000000000000000000000000000000000000000..bd95edb061b944a530976af800ec0d0ae7d95c38 GIT binary patch literal 258277 zcmeFa4PYGAbuWHrJUGiol9|y+jD>-jtC2hsHdu;79Fm5a(a2sK5wC=tx(z9^Fe&*o z5Yo`5ubx?tj0iTCjgv?E(jY4)<^S@5A+%{;(jYnJg|wvDgz|W8T0TnJ^xvke2}#_1 zl=nNcJMv0eX-D!xO|4^VKJLf4=bn4+x#ym_d+*CH&kpbZSqwk^#fv}x#V?K>KmJR= zfBgLTapd~>zaKyTD|-Ls&jG*v>DdwemyczD08oCX=LMJ_2c!~|=T5>-=1%xBfbx5J z8B?E=vXXEI-~*Cyy3_kyf$)?=f`6uaQeF~Id8y1KobGd_fzp@LK+g&OneIt>Nj&8t zJW2R`?+L!N_oSR8J<&ms^uZ*&+I^<<6rR9T928DrQ}21eVgTJm0Hq=OFT)!5{&dt@K1nq0TfO&6+^Me=?Omp_3H%6%OE=50H8EO0K(G^hydpRD4yO) zj%R~40E+J_K|&ARUBIFe2va}-P|#orl5~{k+kjgE6h-tLF2Vl>ls}ihC*jFGp`#N( zILqaa_(1V=mjNn(>PtXj2^2$$SE7TSk~`Izp6O2E1oTW{2~b!n3j;1x=OkTnPxw$CS1vO|TT&*Kmq0=n@hj=el#cL@0Vr$) zuoLhI;7I_56Hr;jrxRBSdmcb{3I&=8=m!`jD5r&;n`zUX+LAnP?zL`VfWFJ5_@E+*tsMBRc4v%BDL3J#Q*O zF{Bul&_YpD$jIpclELjWqbJe+7Ipl|{zgZNA`LO}eXccLTdEA&iZ<&f|t ziKDtDboBztX_`tK(Nm=21pjUUJOLmY4giQZR34R+l$(^5ywjb+5}VQlHvq&t;uVEaKcR2}sz1?7;RF;${7CvRwKvIK(r@WbWtHDQ z1t2;ojNmr`BnJt7Uj|VBrFv3%1oTYwB#?wrI03yAKguDgC()Du(UJg_Ly)`^D~Z2x zATHko(0ju7UHy&5DmB=@AR zB=@AeneIt>Nj%X`bxy*GA4CI%B~XnficiWHKCE-Y1}WTiQ?!z z0n+=4PN6W8M+&2|DEzAcqU$~Yg%eO1m7Ty!z?;f|-plErGVcaZ|D$ID8jpw{Gr?nk z-2jqSN<-x)VHExlfN&Bk$R;5m66&Tv8Ch{0(Lg{nXaJ(~DZpJNAlr?`;RGlyd8Yfn zlwfLD(k9eC1Wjd7PDAoc^b;iSL8 z?Mgs&Py(Wz@K6}hN4zgDaVkwDr{(d!&^@7#=py?up@aBK&q;qFF-iI_Q9^W)J(SqbiG8#g z@G#($fO`O>^XUEW0CfKe;75QT0R9?4{f8jo1JO&mKPjK^5go*fa!A4w-Vomj%K1h1 z2erv(0n|S9PC#K~15tQ#r!bNUx>I-}S42kw)CXw1q&u}e(UZ_YVf0S?BB194=-md; zooGA;pt2~Q!l+ELaXtW`c(SA32B0vq(GprH9fgz3mD5E1lFFwxqC2%K-KkBe43Z@R zdQO1eKT!fIlio>ZP!QRB#HU{X{t)m5KoUkY5Pv9~WR8I7q5kj|K)HQJG!h-8-{_v` z3~HltIw+jVPv{_hbvuA`28I0)K<@;92_PCsmrMr!oFA0Le)*-cvuNXQGM1 z{}@2FP{Iq6CF%Ng zNa#w!XpTleb*K9u0Z7(Jz9@|J1%(sPGleBUVbm@JL=V-G?B`^jO?PS&f+XyXfC~Y| z(7HNm&uah_MnG*&@1(QHjwYbz-vSihiq}M!(4E?e$}a~hhssR&PWOZcx|946BwOe;Pn{0(w3&1xV)+eFPMh*v<(pB#Y%VkUk|y!ibloKZ~J)K>Q$_)ITVk zfXbz?a-gsTD7;9)i7WNlM1RmdDR1hXd@H2K%fqQ`f=Xc&o|H?^bAfVv3(pH2Sm3|{ z2hwtYbR6l_N$G=0CfKB?3NPA}u!lY~p@mB^{*)ARczta5Ide!od(y(M_e@FPO!!f! zL{xt*{PL0NiPEOnR)0p?q*c>RuVvLNGbgA$VLIkz#PzIZ<0{9Z65#4F#3bN|cybwn zWGN6;77LKWDIaAvh9qPjl10v#Z!ym9+eR5C1KJkRKr$0hsRMz-Bjyu2OGW35u4>P;=792<>le=)s)Wvyu*z6d zc6O(%krG7HCFq$ys@UK|Nsc+)&#xqBbHZ>U@eH-hpGYx>rwu=^poXS(#2KhB@4s=G zcRyZTGR(BpZT;CH$}|cVurN!oF*_Ye{$CGt|~d@35c}$wOu)u;W~?vHg*2;gi~6xJZkRGH73l+%$CgOpG1KA|p{`B}qKlz=yu@ zMjA9;3Dk9OR9AGKXSJC}J05g7r)$%! zYyiFRAcS(RP{DkQ&7;DqB_~jo?5h(2b9^eiYhaE!W=VdEE1p>>kE2pfBcI+dkH(y# z>{<^`15W#zd}?iqqnv!PNeJolZGqozFfYg}Z@t1|QRe}a_FOiX!9 ztq6;q<42y1)&Kn52IW-I^M!ALmBLPby66y^!o%m)W-tLRMLzlvIp%6+V9#ig7e0Om z%Bcy+!ohdd)`};StQK&3&EsDQBNp~C8sa4F_lntJ)YGU@G43P-R~|FS+K!Ft^DItg z_^J*vPtVgju0DS2!28Yd!E5Z%26e@^VRMsx4gar3#DO7s2;byR8le_{ZdWc}dS(suIHs&bP~knzCruX+IPu_eaP7%g zGNGncBWaB9RW^!9)2qAFymb;qog;lo&s z-6ge?vD%L&720K9LBDE5wiylPnwjLMhtK=8n#iA|y;?E*YtrfM?Elt+>0Lw9yVl<> zYhZYnRBQ1I;k@+h^h_yiHLPn&2`?;t6%6k=j)z6-_nOYLQ`TYDWJ(;n?J3NB<^>f@ z@!xnAST-M8QwYWkXkYnC*2-2py_{4tG}j!1=Pwu23xW+l$KE_0$3#f2751r1S&*qw z2XF-C=_|-(QZoyCMjM`--ZdKnpE*8X1w0`w$%Dr3YdEuJO}$`xS2U>82fnhVHyS-X zDd|&^KYhXLo%E=azt?z(DXN`Xs7(3Tmw$Qk)k`oW)vN_&Y+Ld7M>WC4Hhk^1Z@vaRMR(|*77Xg(RdwNadUvq0ssFhv;qMc*EciDp3{j*BSWnN*< zu}|%pb4HpZRfLhhs&0T)%vd4t)pU5zW=~E3g=OK|zo)BkUsqBeIdb1j#{FD-5Y~53+xTqmI3{w`ctoDSdy)?|{V`7b zUGgLeqU^=(&DfU?*8o=u#VN@C;*yiXAAa}0bS;aOI|bRlK-m1`?lfx385f4sZ0SkO z7I()gbL)~*a~C4*NJGumzMS%-@+)DzzM?;?BsK5~5xuaZ3H=Al(&Q@$o$-3z~|JYdywJCj+zSXz^`<+P2BC&k7ug}>ZhYjrujka>kv z@#{?fK_#zJMBy!Osghz2(N!p$1E$(5>p2xZTjE-eBD0k>r?}ICu+z#zHK*pEG4ZL| zE9bQ&@Kvd$wspy==?0aLy=xpCIL+A|=5;~d6=D3`hXO^wI-!LmVbBV0AcB+}jo1HE{&xR08U$X(3 zsbJd9G3hm?FvlFz){e|f2axZm1(6ktEL`)$e)mT>4(DS1R`)}=x7?yXap{BZwcB^a z$LMU{zAHXQr{Sqhbdb*G@JqCvH*WDsI^)OhD4nE3_lx!2#iMmvj_dJRI=}*{>A8TYS-0f+L$%0rb!&BLW-BSy!z&Lf)sYcS58fj<${d;r_0!!379DZguiC;O8c1C zbR2;#RB^HQf`L9$bIu;VV4&moX_F7UoTItDV4yD;=(G2+QtV6y`iz+?X<_;*62sG% zzOn}Tj8s*Nn2+rg%rF};j@5NmC~v0Z6_S<*-SAbh{Pm=sYwdD5DPqbqFA!GFjWo~1 zu}WPnP2Oo~77X-hEU6MOAAKxJ{!XnO ztP8B8Vsb)}XExbV3TsW}Mlyl)0rCs3I ze=&}o?0`Lk8E~xUV{>KH%;^`DaC7sPOU)X+DDuzr>G|fOSMsNFCrS-Oxv!;EkXb;TSKr4LvThq&(ktfrWP6`>hZPM#W zy`0L{@JUsyJafgSEKe|(XK-x3QZTKU1v7mbOR5Fbx-DyE98y;{>vk6$p;W1f&q z*Gdi-%=85_ec^{;6TfqN6+dd1Tf7y#<%T$2|4j|~MeBTR!l{_ptY-QQ=JRwUNr?K` z-&X!**uOV2BPjWwdGveppVzPZG!v|QT zDi=quZn}%y?z0?QpkfO@@%r!7>y*up?3DQ1R<|6=uNgX1`ykhz*F(|$P_}cEZnsA5 z`mQJ(_PU1#>UOp(N_ST0dv9#vTcW!xZAFXc-l5p?6FXK#gL~{&X>8wZ0!kPfP@_6! zJc>+y-sYA8>z(>t&iM4Sp?U$*cJOAK(i(d|f~0GPTz`Dj>%1ijMSaC4&~V#c&xw|- zR+hO}f6?MmgV3EFda&h;X)Qb7fLdF1^QB{2z6HXjv7}1CDb2A3E2~QDO^!a5+p=bp za5gtz+hh(+djrc(UCL@>T{!rijC|~|Pq5eC4+e>JwslEu2d)LBGOZWP7Jwe&!0LNt zmIJ+Zzp${E2j9@}#5*2zpUdAE@8vO&kGJ+%b?H;t<2$_bv`ev<$E^d{%VXEzHTGyj z!&ATajfY3ohNmuj5Vs3x;F) z`-Xd8U#q@`y)N#b&xeP~f(??WzF z?tXxDS{Y2OihEtpdviV5ZLh)K49>kHRL*hQ?Bn^`HPK%=%C!wEUcX?XpO|q}Hqk40 zoOy(%)%Zixa98;J!U|ve-D&C41ysPM?EdGfK7{FH#l=;?cEdO4Jr$u@^kjJ3tFa-! zIl0VKZ`*FEd~~Lh;=|aq0{&{@B=KoHnKhu+cAZiDa5rn2sUjEFK&4_+d7@gk<*DaX ziRYs5)1G>iQ9IPi-4nMdEvJ3$InqmPh-*-j%fhnCIkOQgo7w&Eg`T<_Q}z^uby@y zRQv^Ia;lVX7yo9;gej6O46P}cG&xBPzd@Y38=0i_uS{mm3~!}5i7}gsoFVJN>rN;#Hca+IH#CKV zzlEc0CZEjn3jbn(cFL~4{NF$;#n2^^bD{!xB`k$QN}0)8A>mwtN}^uM z6Pe1MVnQdVMGJ$x!Y41M6tiZg>YsqwlKS`En{=cT8D@UMFI-&NFUkqfPO5A%SK*7d z&YZnM4AstMkVQXkh_cGYi5=m>3#Uz5DxfI_QG5D{%u%~eC$RA7(HXN>h?qprbVjb| zt&nH7ppvka$=r$5m-mu3NDDx5qJ|)I8gXC!`?RPiGchivYFZyFVR`!Q*QduvY%AfT zOjG&@LY$-9UPm!CfjNC`fcW~7@A|RG(NDJgxY|=CMcewd^aK(XRM;mZ)I%iPCrJ)f zvtZ3-vh8S64%%-*nx`X_k9~8LhQ9fph|}qXsxMh<{jPnUEEyS?J5`q49QzZKDv}C_ zc$ek;u2=40Blh+LorEfL*wcg|rCc%>2wZe~o znmkv(yQ~ZNCg`KqD<8f}2nrwgZ`DziQsjK<)~GT`6C{Fyr}cC8@~3C_g_RfA)#nqH zkS4mic%cCNxzptJnmb+x>6(j29#)$(DEf@GN+@J3Dk9HPgXt))f@S?%=aGRO2$lT% zgl(EFj-;|bD1z7(#GA2*7&9Y^OP0T3?p5%+LXq0;eI&Wb9H26ZmwfoF1wVc@KYqFR zRe6rZedaVb{3;nBA!E}O;>;P#VyGbv{6Qao;h)RGXMcnwlnrMnI#&3lJcJUUe0WzW zp!yB?%E3=2JdoxD?)w#;rceebv+Ql^BdNx+1m(}A`Nc!;KD)W9trwKa@Er|SUh&t= zlZ%R3&m3QqK)w~Ee6Yy>td|+ zeO%%pcUo!}!#t2a{lT-$X>n5mCZ>ok^eiyP2xED~I}PkH(Fmp{ik~-Jab{Jl<%OIe zQ3ggrGXZhbV?U`pO_)ek{s4;Nv88k=MiEZ%BS}}dq&s<>@opqdH;JAkIiZ>$`|`&Y znQ~PDn#elQ$Y2>g0}uXB>fv`BWpkNG$E^&Kh*YXRpjb%!NW}>6c`7MC?Y%@=k{qaF z4i=fX^=*RXq^@#_ni48th>?_fA}mf49=~w&|4GV9aW68hgsH^QB59?}h424=DbP$L z@gaJ}mtwPGGFN&pHMH+v_^>Nl6B(*KlvrPE3B1HM)rm~R%fiRw8P`MyI}uy?DaKNa zLXDH!#`MY>kzd&Q50!JK2rcrkSoz{};mOD6(8kn+=zB#mM(tufNR}BQfVDVCxIM9A zV)uPyu}Q3~qRvWWld}M70aO7|%mlQKMrwGXll!j5d?I06_v?n5d8zLfYcp%*K_S(4 zBIP8roFeJJw)s4#ceFJ#?-@mlAF6%6bCd7y^BBvIMQ~JM48!XFE-BYV^9@b1IyFo; zG^rEw4WEU6*EyIYSVw>NY^zyK+tVOqWVI%uOf`q4O!EV%?)X3T7@B*~-$PfOX_>Qf zrz{dk!KBziPC^L_T0Hqr4TN~u%!SK#u^p+2E@DoQ7Voe!PoSj<9}sJWum6mtCm16! z(L*8_H!rC3srJ;=ag)c%DhSSWpM05Pyx8dFWg3~-0g{-;fkcs{rV9B+43+uv zv=h&cSZ+)ggV7f;@_;k~GOy8bNL<-Ef%z)_LluC+D&%DKQ3nGnC9xTAnUh@IhVdF*laVCMLFY$&C(|3F$Fc# z)Fw%O#Eih2(6mECY|%1-f&%YS9`!O_;12ls6vJI`UCx-$_YG3kck~D}H*iTl?E5Pt z7Wj)p77h8vvHOlOGnZcqMn=9BHf6?Cnd2967FA8RIm_kMRm_YUBw2Lytdf;gnE=qtlBU2uDu7wJoc;QB4d&mn9^1k5ILgS;E1b6h z2>_@i%{VnnhU^$15^rGy4rO&kCl%~5E)M}Q031Za1|mk4Ay;78Vqh_jvXcB*I+LH; zcNRFd8u5-aoM$;sd5g&)6*6Isr_i#5!d9xSf(5*iAy6$uM;gOx5hx=>%|fgP1Ob^v zsPl)fcSN=X6hv`1Ci>AZrf!IAzYJtPqCuS#x~3Fa%#6nZX8BG;L{Rc3h>?-ih~_|I z9yJwApmo^%OEr8k5ApQ;Uwl_HM8`khJyRX#xjf26$CABOtC@@ zNEJk68-(*g{&F$vshWYBDonl?B}UDms%9>-3{lQ6V#a1K%M45WK%TNN8$E^VZnGHd z@e6DI+3MGvec%x!EDAa_l!AD)3i1l7tVqj+HKG-Ta;5P zf(i`#rX!xO%a9mLWouABjA=vAF0ej4ai!jGJLedp6{wlJf6r3}G$-oWmkR?|6Zcz2 z2U)H@AqEMarV2WjC9B_Zvg^+rZ-bS)(lgvVVlOaC-=sH$%wOi~mUEJ8wk`{TNs z>0WFPtHGfx3&OnQ2Rp^KyCB(qR?hEL4ZSzZx>eES+ogY);lm|}CU6AECfROi|0xh4 zYAWn{Fb;{(xFMqL(nn7f3@w3z7IZ`tJob~YfCL+=AbF2sl}8GN85HJ7g%AA(?uG)n zQ@DjjHqmQ?j>vL6=m?iN7Gk13oau(krFD5V6gxA{A#d0VsUr#;z86uCBZp14GLkcf zgcum`B2zfz((+_WWStog0-sUyY=?EM{Y5qisaN|$Iiqk&WqHP z%8@H=g6?piON@7BuGq;uij*w@!fmRi2<%o9nkUYfHMC6V!q!(qE zMmI##8q_B=GRCp5e3+>*&mEE<((3UWJr_+Zeb{rr;+R8mr^cJkj;NBsMaPn475!P3 z0yl%c3V^FQ5Qj`Cl_-zaxa8%t!@(@ouW=E}Dd(zf5MOJVb%_?K0$ZDXEUSwa8{9PH zGuF6YiArghbCdUgC)pa3Y{0<4!a=ZqL}?V9v+8d&_j9N(L=nRt5@4`>?8oOo4+P+t6B5T{56nbEX|V3lP`ZJdq6q>{;SMH6 z;0XQ@98hw_;ZSHErH8sGivTr&Fp+*t`^PixLDREFff+qYo9JW(3yhJ)D+%24O(`K-nDb-kX2SRC#WjYj(wv@VdD{NRff4CTh?2~e}N-%GKNEv_+ zqbZDN=cs~geAq)=b}S-ad>psC^K2l8RA5}R(HmuAs-H)BND-hi6Q;UjVUt3PJR*W~ zRx$Ok2d(B<85_xEF&;LSfVg4LC$ceHCoF|0TWORDNyK6x9gp&2GtWgCj*fClkfnQ^ zpcvpl#HIm8$ZP)wsa(h_H6w863H#=A|yiX0y7K+ZRsJirQHNgO_A2&LCr$R zLRn|POq4xr1|mb>LPcnb!>L=U6eE*O;N&ChIXQG!l+PDFvjjqbQ~;`#;o^nIbH!p{ zsBsQy3nUrRgyJYvS7D%lYXHX-UFduYChNn=N(ehduiZl#sDtcFf4l7l^Th#o3HJv4 zEo*M_pWv3Xb|~t+W#=PNXXdt0`7_OB(i>+SC!YjBFlwg7EgXNr!fv_Rrq z%c~HV*ij>MSu8cykK2%{NsT>`;pL+%M{my{ay5@<2Rer1FuJEHrSMTi3gpUr5 z>)YLo`k8TaNz-;^v%0$ZXwyK0ZLQfe;ICNI`5CB)6^Ca`yu$spf%k@93G?Arsq-nX z`;q8dk3{k#JN2FIdSr|*S-Q8qLsweDZ@K4JNW61WV%;v0(fR~$+2Qeh14Angfr=Nb zR4#0EvJ`OlFOrGHtcgR2Bz33Rq41N9vnMFVVgyCcu8!`)mu5FFN@by zjhZ5pLIG@8a%Kv2s4StYUe{+HNVSSAf)J;`#{TxtQV<6#24a_{WiR~V*(vbFl?A@) zwLSRJRBN?R+ca{_wyjTvj^r*?ul<))E7Q zE`0MRDVmqX72Y(Irb)hZcN&CFnw|k$chA*nu%S6n^cWeQ&Q` zCTXdNR6*6Gg~O>1U6QMB(8#Qn>C^V!Ta)B*P$0&S#b+sZXKCW-7L3i6FDF=tt zec3a+(~Oh&4h!1S*va46n})hbrg11uf7^9D4ZgUxX;gjTp0A|AhxWzLk*5FN{n<2Q z2MKhHFoi_F=X+@=q#CCY7gpGvYQYHA82D0j;mg0DW;Bm$ObAod_+wv9U*j}FUHF?{ zra@S&a;jdu^?hkZ^irKuwM&72CJl{F8llDz{7=7?1{*%1l-!=Pr+#RCx*?bvBTWNe z_>S4jE5=e?)2M{P10PL;jw+jK2!7$^bVD#|n{LLtzCI0oRNWNJV}-jWeF&ZjHB}d5 z$V|~E!Z-YRx*-_VO*I5R(~yRJa8AZ!$O$@TdV2bcX+}(Z5+r;ntmlJa8hlQM>YJ|X zzB$#_1!!M1$xO985nkBwhbLZUenR_F3(uS&iTOe*#S-O6H>c@tFZ^*D-AC=4N?h3G z=cgGlseSP;Mf(=+{(4gN+3v*(r!tBjQqzoZag9j>R)xE-Nrf-2Z>kCKpFCZ)OeBbF zoNfku{-2~lND`fHep&e9f22W3G7W@j?5ux#DGkD6mDAC<;RmTK-zb&HF!u8I(~OxA zYZ^wX3r%7Bucxdq;Y%Tf+rF1Z4MM0%4^}tY*nRIyrS{|crs~E|{(kxjr)rZ+-kWBi zi))-pQGc`S6Wz?D#xomeu9;ILF^}y|LmvjF*o;omCWY)x3GUhM4$Zw%aj@`%x6Xzr zi7Qq)RX4u-vNTdys&l&0_t)KjXbz2qHf^h{jkbX~9T zu79syDqK7>*@mZ58FR&218ItZ>XDz#q1x#h=du5j zrpu%$7E@y!JzO(5mABrhStS=ZHdj_IaBP8Nl{m1VE-GD)~5cYrj;@zCfA+_OBz#(SC> z{x4EZc5_3iruU3ph~EoT2U;63n9Zh{1Ksj`b#zD(e+x}DV=3JA^E4Py<9Nd@PkqBcer))KRL!<-b#X zUI--dCx%p#xb3&nvqU1)eu^+d5eXTZbiNmq1MPlFU_-&D;}*l}YTeAK*Y)(f!5 z?o8(;2D)4dZ{(Nvr=gB&n})i=_fmcSjVqg?+`C)SNQy)4O26-^3fq>ZQl+soH=Q@` zg*#ID3|*) z@MxMAVIpt_%bfYh+ z(lkByZU47AlWB69^4CXq=hJBV`1gmYdhW07NJAc0%%@YNg|9uB1|L;7m7@B!U#3Ba z#>HGPg{<7YB@H^NZJLQp;a^kz@F=cqigLH6`kfk@mbz|reAoQ1bT&rXj<)URX{Irx zKvNkRh4VjFy$+ZJ;y<>ZsG778zECv{B_NfYMk&9jr9p?LO{JB0A5J&kVv?H1UcTB( zLmd5XIF0dhFx8K?sA1F8wJ?zCH%BDEDVp`*f27*Yn`Q=3$SK5RVO?HD(OFoRSCK6f zfrW*2c@w;t^sullZxTDEzAUWEo63>0cW7<+#PC0b-d>LXc4GTJqrF(a=k%2~!IUDXl#RSWy)I+-<(cxsrWS<*_}c8Qvzna7$Kf^)n_; zfxw=qx~9pQe$_UO9#iEx*HBGWku1;I1lOM*go>azf~}jTt~G^{KWz4Un8J&Oh59kG zRXCs1X0q5wS+P0Kd9D?$IYgO5echhOmCp(7Fc9=3o)lcmug3fUqe>7Zb>no3Lr3xw-7hv(7+h_FAsnP4l+7mCAR2froud=H3@g=*QVGcl37-# zgp>jJ3Ze@y|BmeYSl9=!O+nX}j4O3q)RsPO=2h(Gs`h$xSc&U~p{!@KL!oJ!dz1!~ z52$r}&GR{5W_dSw`F-BCNG7@dpr-3ccbC50G{;rF^{9ELsVq}l51GqHz1BXyCjSJF zR(aT(8po1!XX(ouG6bO+Zr^JKdH(po;Wgd4Jq0tqaVP26vIq)XIj_jq})?JS0rKs-nmzjWb&>9UCWvOsdYjM>&>JEH8{LOM1ma753s0%cIFRRc95qm$jvQmyUR03^ zKpQ@zt{j_~tB28XXmj{sswL#XMrVTjLM)hX8-oAz56_TAY+FtrJY-czi46O1Crybr z1Y>7(B*zH>7-%dCX+^RwA#U41;#Ppc20P}1?LMS+odC%s@YxVfg)5x*PCRQguK95R z94y2h`wqGe2&X1NTof{0Yr(k=!#uPM5vK+WV31_NnTWSCI~Kxfd85UyVe^Qb~**&~5vKlL(`N zO8B!{;h!%KNYqFfQV}*1+bu{R2OujLW-<$x;(s((D;Et96uMo=x55H0&e2=^br5_Q z8!nYrf>JS$9k^1oO-^lR+gujMP!043k#YP@fD=E*Oe8Xa2BeHxXiSbWP;~%uZ}A|= z07Jxo(i=GAXN!Md_Zv-a+9vkQh6VvRViQ;jqoy_P@F&`a@>1>qB4Dv543j9=l(}ev z13tA4@u7u=Spu6E>*Gj|{Z9#GBMv2(E^&(Dg&0+QLTjOdfk?;lfEql2C4_|gW0vjX z$OlSiV>^2}@}w9U^Vrj$S%gpy^i#nqN)|Xj0T5(xXB7v%F}1i7-6*OPwM8I>6FmLP zv*HGd^(l!O;|A}bpb42QCM>nT-2}-38UWI^SX@LianuOyRSX0N0Enh{+47IQG(Zu> zJcPGgA}Iz1!Q3k{Exsb72{KR!hTK@q5_3ub%&`DvcWuIn4xF3JZbk1#j+H#fi-F4b zA_;NCK`-_on20ncvP;@N%+ z4uXc_V8J0P;E-YnCm8Evh&}AS{P8zfEqOkGz~vt2`Nuh`!7bDs=4Fex7B><}%ZiBs zJ*9d>zbwy-#v!`4h|BZ6UQ3^alP^>aWVA@wExUz_{a$~Ogl_H~wtVjU+y!I1!Rj#! zLejFzav&RM$H3B_`01h?%98UCQJd8782Asdr1x$vQp+K*1hJGjqp*N^8~0SCX~s*J zFEXpi6YVz9YU4x-Veq>SAga%|>0)?LNQeg`Fic6s?&hys<=*#JF*kYfY;k3Yf{uGu3fzr%0aJCO5% zB0mA;%Eb<>LaqfQD`*d~Gq3u1KVV(C|0HyQDxwC`c0vmenR2qfibGV%^}Sr#?

U?ctm&7)B zC=xBk&~)f?J{>phSklKHqGB*cpcrBRa!2;4#6(bt)l7 z8(&RGX_E+wl1dR<(bo=uMC69C?Dz*b9qfmL+U#Pn#K9Q3ZIgbJZ}zR1-uGkFCnnQT zIf;Ku+}gIYH^xkAsZ=!hOB4{BnFV!kLcHUeLHJ@te+8OnpGB<%+@zv0)F3A3b5`Ot zIErBKIEr5SlTSj3^T2>2sBUAZjsXHVIa29#5WcuI)D!K zgzBM_@Y+0|4m7l>?!y#b94 zbBzT8iMnbNDJwjb%Pe#~G;RbI+ie1!j1hAfr{59c?hH<=Y4dc{J#Zz$3YCL6^fIyg zUMLZt9Y*D)>|+Ps5JCN#_G%22xel0eIO2rK+&dJxpayezI!7bUk8n(iK#U#59WW4N z(eI;XSrNzR7DNlVeAiwLS@LmK2WJPl1#umVkP3fpVgFtn#)rO`7Z?Xt^vU4?)Bwj$ zfZ@fOQeBX|Rf6Od^Pxvja)Cj+wJwGzb`PQFaH=~Z$ZSON#Rv&XSb{Cu-4{r&+zH;x zKDR5{YCq`S*zq@;j^8@){u|Y&HXR@2A66Tl`n_*F{36HwvIpsY!Oj;}Kj=QdpLLJl z(RrSAvA)|qz5@>}$Mt9{Vy@j@M6`MPuEA~g=NlSgJnzRbci(>Z^0u*^* zN7W0W7wiKiLcH}a{;UVQI{_rQMZlb-^bh(qhf#0S2oW781)02~WZ7lmJ8$sPbrBN)w=CK6ZtVN(A;8%tEaiBcN;=+`2b%QBdHs+?qhT+R$m=RNA z20)wQK&K$w9C~OKR0=?l~%qf)G$C_I&+OqlXCVdx;A23AsFu>It$#? zLt}!GGGdyaGL_V-7Fy$gXxmZlb{rFHZ$84@JjQ zL>qmPBM;iPDBS`$30iPCAu1HZeZT*DBSTL(BF&*dI-m*&nF7Z&FoRT_v!vMIiY%-& zHLi@A))KK@vCU?|lzUBe*wmDzT!pK9iQ@KfNQMX`CHW@IMbP-uyF^H!DZ~v7e;hR! z;!qBxcBSbWoT~!JrJ||H=yWC{c zzXCP*=@aF^LaFFK{)VkF8t!dV4k1;#j@BUdle801Hza1qzzeNE!6{b6Icg!gtMR0g zqrc;w3PF2tw21EG3^LC(JwbNCOnCb#68!_7C^JS@yabdb22#6s-?P5N8*>j_<|Nvtq-u$LVmGCRbSdM_&UI>wvbk5$Y(>-R20U9HZ(cf}YW0UreC4vWrDz|8Hy&zUa;Uj( zKyA6Ux32C@rrp%5YOQ;?x$0a~d274LTkfP&)Xp>O57jAJ%c3S6twx;+6cAaFZiF!r zqzM!zG}$tTN>um-|}%Dw8|f9&=^0 zy@cOnO6OZnSH$<4=X%`k;H$45;MVeiUZuqv_z0ADbG}zKm8JQc__xfa0cB~A+U#v^ zhj$^|qgvn>7=%k8Gz@`VhAG5a5zT^5#rd!Q{YYq12Z|*d!X0;4G|ByFS#8OQKj!QK zQAy}9W|c{7Ga@j^b4PTJHgWFaHP^8uZ}xPwx0yXWi2srTLX?I7E_4=+z4*W6#s7=* z;qwMsQ)fAMt#^T9`(4qq=4QWZpQq+<3M~xr`g{28+~4>`%&Ge}cC_Vt`hs4h)$G1& zdNIje^O9v}ue4k%aX1v9#=si#M|z1`pV9z|_<*T*ie%jbLeC3T;JFZ?-Wzgd63 zIoff7dai~;(R%CNEUdNbk6v}J(%`8N=)wVWL?K!l6*wfW8X8e7@1P3Hu@m3k-~-Qa zre5=zH#T58j7k{_zG_H1#%UZzk4klE_rNp_MYmqSynckc%*%|9c5$ktB8@06W?6Xc(yqfPqHwD8DfRn#mxeEQ65B{ePUhi<#NI8e4L)O>*VxpkD52Ne@n%6+-i+_X95Mnb47v?wl72^Y zfRbhJaXRwU69WMgPZfVU{%E!fyIb%#4vPN9jSAc7n;xcz^?hA!2sl8~VLhibn(j*` zs@b=(ZPaY&>(khEf7k~gs;JtsTqO>2Zq@wn5Z35G6CdW5}p10zK=jZ z#QZ^Tr%89L8MKzrli*13ao#3^O9;1@gem_2^nh4#zDLKB9T=Ev(s6;=;H zcm{tJ;2n=Ru(&{~9sNUrZ;0!!63X9{l{Yv9_q+E7P z)7QI%-t|gTBmGMZ!=Ao_hS^p>_S97M+wdG2-020H;1foz+|hLsyg9zp}AevwbsQ> zKJOliM$F}c;bu(8KSa>kZ{o}S1lqvMkV<>`9nz{BfST35q2GJZS=L9C~!e9|5kuFZj*5h>x^0D82DlS@<`tukfVueHjsCk4kiMG{v4N%mg zknw)bfsU9#Uw>5j5Xdq_B#SRp&p@C&q^!qrd*x^p=5+$VT_0ffRlAI=&0!I zZ4%F8)lwiDVuR2i849Xmiddi!U?C4`(r~Y7gqBA9@Kf7$AQ3TNzv z-+p5k-)tH@FNPf)A8Q<`%0r7*`^!b0kC@CGVE(%2T)0C7%-lL`*TJfyQFDamH}Xqg z|1&4!L$QNaA6(GYad5{HMp*mSM2t}`RJMy$d$`3;$@(s>gs zW$~br7wRMN85f6x_w${5J9xj>h~*k%T!$aP9A5?dUw0mX&D}j}E(_i61D@U>=}}-F zjlewa-x9W1;lp;fxKlm;gMX00MP_*RxUCO^$>>gK0CHZaU?RgD0rOo<5jnmR1fq}s z5f&ZCw9lQPo|Kx$wP0D-u%clt8cIj^)uLP$Z7z$;y}RH#b8(jW zA&zV?UeT>{QFq>iAe%t%x)>~6$H^S?bxk`D}HJ$Oju- zd}KG^O~U7fcukCk!8Z~eI7J{NilDVf@PmXxhqBUCgH8ecH>Ww;J_TxIt>T!T7H(G5 zF_R%jpjhIVZ=eA%y+cLD;hQq@d+aPU7It^yZdO@#TvoZ@uUrn@PNRmA=zYEpsw%eQ3XL6RAYzIu3mAzFH^i*eR_KvD7y)ML3|cX-NOu3Y zjKz`$2a6!Rg^zunZ5~?%wxJ2orvf#~i!4NmG*_lOx-5DYWBsaPgo4pznsCIRufrU2 zSpyG4G@f{n)~rBT0dU2#7)(9DWb|w1p@)F)&X%vU+trYvdt#Li>v#1~)yE*KL|veU zps+rxxPk-iP0Aw%ISiXb$PZkBMaAqd4TP{rN6k*D}oLb>ZXZ z&@h;OYmf<9XvuH`BSK>y+R?>$0GSNH16jd1LC!O1hqy(%Aw=L5jhXmcXDLGhj#k{r7#r=S=gU&KLPXJG>VS5u6K~U0p?b()N@Y0PiA`ElA^D6S(?4wL!qRWDIx; zNhW$I6g85l=pjfAXL**jY{3GBe&4W~ByY@S>+=uzc`5WDJlm z9;}g!MI63baXT0K^W>P}9u!Ywht31{rQiKKtAYPmvsb)5S{v?Eb^k%FLtFP1ZLiin zuD4*l=pHPd2t%xv2o9M`)p4^W>}cI{Rj+=fi5}@e(w#k4=xR&6&1%aYQ>)vfoM-wM zm~{`B?PkOM=D4!-##Qb0=W8w3_42iKU145Wp)TEAxAc&?5);d^=8Rrh+lwQuO*rBePG@2svqWyu3}uV4RGb5QTAzbwC3gF9y9DoeB7 zYt+1VQ6uv&L6}v2Li*LL@q71fj_iwW+#L#S2bA4I zJwxli_@>65Avtrn?ZwrrJMZ@&bYE)aj=H$f)ei98dC{c>At=di>%~tv{erF!W)E<8 zgtLuZrns@IXUMO=hdX^e^#au3;MF~>ej~o4=X%;Yw49>rT|a^I#B`6DChJ>@raF&f zoi03Rl6nvl{ny{Mf*wU{G<$q}7w&_XNr@yICQ!p=b&;e7)=j#eX*N+ibs05a6}PvK4^lUM^NhFfw{2mb8zZ43VrWswrLSYPPy1>411J|QHvhG zjbDpp3A*obEMYkCuEwkU5nmnQM~2)C_!Eq_@6reF-E!IIl)+4+g6iC)uh!N}cU;M? z%{2a4Upm4EA;z4vFOm5u+a31!E|!wy{Q4dR7e(mWRF4lscy`&tc-#n&OJ9APs32qn zh1TPnNT=+X?a-aKUIG?uF;!#8)^MghdgJ@rJBMuMfF zMhZL``?;FiViLt_!8AKqH@rlM@{L8*pjfC9+ykN_i3L4FE|0n;I||!&n99ykh=#p8 z?0m`hKkQy|<=Kv^9@o*qU$n7`4s9nd7Y8>T-r(`xp`6b~xSi_)J0yO1qXjo2xslit z8$57rqvZ5#B)Yn`V4Ugl_bc!|%KMczxX(yhY`trj zw9;hVS&4Iguz%<}F=Au7?;1i^Xm(00Y;EBJ7T93Dp}?bI zlZRR$K-M%CLaN@n*irVY>eU$zw;W9Q{b~+wF~4h%iR2hhM0m~MK{Lf}U0{KGj^Rlo zD!wJqqMt0B8;eIQEa`z2;=4<|>)ouk``f}Rw;U&}OA7w1llN=Y1j#h#*n{qigX@h9 z>(BcwSi}^-5P}*=<_;k&djtV^(a(h&95EqGSv7gOUfR~5@9H|sse&ft5f5o%**bf)C-lh8M z#6e5lXS-VHcuOO(F>fl@!#5G+Vc6k2tdkkGA`DqrTh0ujPS7wFv-J+RT1z?5UsR2_Z>EbajdTSF6L^WC^%&4vMFHU1>DIf+)%Ta6v=z=36j~EDT1+J*BIu9 z3g)t?JsqC* zN4sE)rgSN5+fBr-?A(V>*RFK2szyN=qNO+RkSo#NtUc1{a^1B%-DvX~l{adci#4u0 znYH*`9F`$Q!}?#E+TDNqM%mruMJ-q*ZPNrO8q-@2`;OI{jp&o4x5)2ow_K$UUwyf& z8Kai&sI+z(KYI!>N3%5NaZS{=xVpA)g(YWJVgOPjwZq;nL`yxp&d%rIz+01*IJZYE z$L@`MKk8*Gv;Bv*i|TE^qg$O1*n6;OJG;-n!c^CBsl{8>vaR`ymfHmobqha}4N8xy znco+fBNzgHtf*`k2CZ>ZRXeW@9h)Y2U7I3zUF52Q8p4Z^_k@0r$@?s*oHi{hD)Oi7 zWgOx%##v-{Cvw_K4rQF}=TY9nfgB-PP=S@wRnSa33=`(E4p_W5@yU54%(C);9zxk2Y z?V|m;2X%gEdE+WO`qsUw&w2kEJ6!E|E7Cjl^@92xfAwo&HtNsqW2|D>iKoFR<)o>RQFUN_gV@<=fZb z=YhgKKWWjQSI-^4z}mT2S=V9tyx~Fp@dM8d`24VKg$>remd>!xyWMTuv*qv@ew!A4 zFWYt3(zZyszSH)*`B7`n^-*?Af2Y>CSG)51gOM0sxoK_wNc7^Jk+X%bG=2Q~iVNG( z>0GEVlRIu^9T;WZMScPadTWroV#|<1`p_jsXE_o^r|Y{tCbLY-&XFBg6cM916N&GtJ?D_S4p6~MU_EJ#M)a5OCQG!#l08^CXHxt2B9*8p(vIsy~Gx>qcL*;SEg z{GMKgAHXsKS5eG-L|H+sEE3DXod40EeMm{)qUdGd3si1_7-JroNd`c-uBJ7F5=F7A z(=5{Pb)A$|JUaCk1~8ZA z2pLq<6#iEwxylv_A%z84jmZXNYBuI>SF>Hz7p;KF>}FsXWFG-IMzIL6W)+hMowB-M zg15RxqhMfyk-V68qPZE(^1RIT3xA}9iu=>>|A%eQnjyYLVmh|NE#}ZfbA4+I87OI%zbLzQ9)Lpg>)d}?6tvbshA|qis z;YS5-Kx1w+AY+c6ESMDYM<0vnD%LigJCl^fSWRTG8byy#%S>0$HS0yQUh~6d2>_8@UEO%Q}yqhC1KXy1YQlI7T~C<+2FUt%h%+gQ|`jmtt+a4ai8IkS1g)yWqx{1-Zr0_l!+~Eh*o@gc!O4uPO zKwL;1mAwdJKpay~RkxmoL`ZY>ER8HMYfu~G)U-}&(wc(f97N8Z!SWGBBW%GLg^d`7 z$+~5nEAsp_edNz?>CgATsq0&DO^xMyM)3NFz1KxquTR&s|*eO8Snj0hsh zu^>BXszQv1xqUDSSDq5{A&X0E1H7&U*o%aI8W{vZLs%+|Im20@8*rTj#umCPyis%T zt?c@|v$Xp=#qaPh#hQh_I!B`?UuNg{ zHC*dXYxW)ZKaOIdIonYz%^vVao#l?X;=lv4Cak2jMn`LYDR;qWELlecJyI^_T5PW0 z>Yf^^o%!7PpS))?`)kgZ4rRpSoAX(szv6309J#%N+&$1cKF>aNQ9qrnOcWap@=N_i zt9+*8uzpd0&m?#65B9}BRycRbS?VfZ@|Lm(&gmOTefUta;(UK;;0`B$(Gg8LSYYF$ zFHvWZ9A`WA;mjqv$$v#mALjRLn)Y~RYjJx|Z;zGmi|pH*T`%(YQv6#>`TSxL?%Wy= z=I8~KSvLIgTurze#;_RZ;d}jHl=(Gm97g52fyPoteyTh&<=Catx8Jjdns5HzEy)M( zZoh6BN93c6EH~i|zEHT^FoG%BJe~z;4DVTG;!~iN6Qz(@c6^D!xE)+%ArHkv_?AU> zx2Hdc7k@9iM#sVz)A3J%v28awgi0SU&Nb>j`a&k>jo%&qo>Q8CvxD=N-d^Nm;pgs^ zCw+cJlIQW>tbfHXVAG6`c1m~S&PYy-4#OzK-V8;;-67q$V1_@Ayd0;_O*H!p;-Tx0 z-58sG<~R$Q4?TDXX}+~pdFCF#k>dx2K404Z_bi(ihlh>R#T_KES}1#$t6%9KgN)~l zMaQ@9qScx6-r0io9b;TiRoKr7-P*tZP&YR}x%^4dT`~4oKoSGe5xtk}cTNMF26&nI z%-<0v?@K;&2d@r>GQ016VaK-Sv(ClJnixB^ORN>1^Dc?#F{g6jRl})XVVwqu=N=Sl zaKcSZ`TIX3I<6U|^K)zc$5_F2yAK>CTL41GW-Bu@sdqMgd{yTInHBS;+nmRH%YACY!&&9Khn8)>8RqP|Cx$LSt5agnUW>EKzQ%@saxP|(Nb zTQe2Xu|~{CK{=}X_kW$YeeWNc*-c{LmX4mdDQW^;bwPrhXZDk(_u$>3qRkiAIa3mq zgf;fVpXYlj@RUBVT6u1zF!-R^&5y=kcYq^{Rx@H8((Jl^F$Z$y~iIyZQYFf91j3jcWtX@b!x>rX9^o}(uiN2>T$gReK zj`lG1E&$MRau@ZPg9|Y+^9I3nVC%;IakIM!f(c9&n-V+*0H>fT`88t4L!kZ1xMH%g zLRJk1_g5?h9f~v`dOojpcDQMEId#;h>R^i4Ag%fsJ{)NnXyAm9n{gfA*-#H zcVVikx}m0caNF28<*B{g)^nnf1vqnQ#0ro6XL*VC_*NZ!MR0~F<1~_pYV{WvL6c0c88T+9g zVwrVcordNBr3HRnsKL!|tUtHH0w7&jYw4v@kU+;8Lk#AOHfD4^7jCUaVU;a1D}aM7 z?vlk4)#1UGTA(xOKAzLuDXTRfINWv903&INkW426&Fv~1gO5;5c#oUH(<5(qCrk=^ z?v22S$mUGs3;*EndHN^-N zqtAlrkA7G$V1FChLMkjQ%|WO)cKo>68jOR`N(z5N@PdNG2N9^z!t+$35DGaGK@_lU zT`=4*cEqSRxrTjm^Tz4N!uS7cH+l03e9OP>_FKOnJ)p^~d&10F+UOZebz+}!HriE~ z0g+)52O`71vkyU{;wa2P z7O*~|Y?LEB2lW-lXSxn`>^X8lN4^w?JBIQfU@i1vD|x_iMyst||1@&g)S5I>=bDQ~ znT7G8#MFBDQ1_VzHVI3{Nx`(!ux9;BJ?2 zfn;&r*d}p8Rf<(dwcp%WGAA*TT)QKh(?Nz{Mxj6{jZR|ejsWDM!0YCqMIzD&W>v?P z!#Nz*q&<78SZ(4t_YunxovInp>D-N(k%^8PDL4bvc-uNREx?F3IB&yWD4#{^wb6`5KGuLZ4#LG-Y=2vti#6s7Wa@Dv zW$G@$1gmjVq0lMzM1tWPBQ?wg5s52gIqN3+TSM)*`3>OXwT&#AK6V@9u_&lIl4=>6 z^P$pXR$QT<(&``^W4@8nas@=+pv7as0a_~42vkCoEEmmW zIJJad_AmKbQ-&pqQM1ih0N`KE7KpOlvVM+lFY*`|!rP?Ak0885)06%g=MY~cY=PvR z8M)>tPG*`;WuR}&T`+|+qIu53^sqKNV9uVUS46NWykMfi{Vm>OUNNsYXMcWgTS=CE zDMmw)3;9ACE<{m*fC1JN!*=o9psROPHI6 z)unHEbyGVC4-nm{2d-niTWSX##HTpnr3tJRYzh?$6I_`k(M}7vBp0zY%>Nu3OUEX_ zZFU4+4mysQHuNmS$ObS%V-+a1C|r4gX`_|#qD#gA0EU=_-qnVo!RaW5)o3kH6af#Q zz{q%iL$CX7qno;o4#*|?vCiefhrlf@mzYAtZj3wy#P%cH; z&Vfkr>X?gP@bb{Xm5cNl!~T%eYFw#9HcRbgS9$%1x6C*ah1{?{@M59qF!geUVZOv$ z!8sU$oHiH@6dPh|&DN$ZfD?Q-Qf7ox2T!90G95<3r3o@DD6YF;+9J}_gJqE(;Fukh zx-+AB3OZf1uDy=EwxMrXgk#GTHt%A3l@24D8$K^J7ueV<10 zoDxj(bXcG8XW-x%@o>S=vRq9^tl?mjtWU@M0jkUe*e&$5K@EC4Pfl=w)(dtTpG&lH zrdQ}XS*+7YSyPfO!bv5xXFMEhv0=o~giVPnMIw+e*ENM>2!^g^(}u;u@SPmhiy0bl zB7hlBvyBou?Se3^L5$FJ#NK9fMV>UhXU+FrYrGK=O3aAFE_j2{H-6{Vu^>aD&R$M0QY2OdaoYrz^F~c;V*wd6^J#M|k z6nA+xl2%<|Soayp=sJ%PP0GM2!`YEpHZvRC z27?~Z7qWw-%mqKLHX zi){|xq+nm^am?X{SM;dk&GPH}J^|`^I&v9^LK4O2~r0Df3=hTOTxgZwaZ zd?NBP(BAmShr3h@Qf5rr5OM(L8(Xne>MHnB^kRflORNbq0%=1d+zx#BEuuiHVM%Uw z5nLKvZ%bnV@L?F_YS+vafg$HOLyNv-Se#)T)UZr+S z30UzI1lq=?AQG7o2&3*pkPeRxs*LDpT!Q4FdiYO4rE_g46>~5Pkg*inA*LrV4APPa z)vz^4v(jjYwB+1ZSIjElr9x*_t0+p=21DO9BzyNyPsYMvO&!1)k>g=MM|goc<|t`D z9vP)7vHEb)moeP{{f84w440nNm&_n{JCva^Q*G3JGzz9y+;kI(t5%p95A$B}121Z?LD~yAx50nDA7B3(YiyFa)VtQIoOWzc+U9P8oiTtvtCNS${NyH6TK+i z?elE*YB^}>Mz6keXn5-K(dxG^dg9@Ooz}5|V(*dMQM1M8`H`u4^M0Oty7qE**XHtP z%4hiW{~fEvA6TUO^;A_Sx!H5OJFp&hv^!JrZdHN*Whcz# zu}v$37Qu)PNHoMuup{wNcgc7XLf= z6E?A?RtL-E7H}yC&`edhbuL?F%Ld51&j&Z=xYu?te^1i z4`Jrl!ptwpHy>-6KW#MekiF}HpS;h1bezl^WBc!lS7$&FuEyJr{|eH+8CGKd{`_?# zb;tPNaREN{OJ;C*ZesS~Q{W91J%#As4v4;fhw@9OD!=$~)|~iOh$j=@+YiopWNZI% z(VTeYne5?U;&*#b=0){=Vm~-d_|<35#;^F7W-5#X$A6hWNUdgjT>P@<$)Sl~FYI}5 z**O0HW?HEOtoeIy3OBi0zs;(skCj%&rZMK5@e^-gTj38-H-}@n>#5BKJDrN&thP zlJq?2R3)*(kAbIw%YAQNYfhXnS1~(Y?u(!s>3oL)>hn4u)%=u`&n%J2Mf8foB z{;Sfg#@&4Nhx^YkziKAp07vKP*E2=LcRqR#(tHALV-#Vqjibe6n;l&>=h(IyccO^tnY z&kM#t|5^b66P37maUfAW#;yr5GGH~Uth*o0VWvPRn}21tosF>jQ!|S5SI2EF18QQp+Xu!jRac@!K8tC z)?Ej#>E=qJ8ppmM@gR)(I&_pF6AtlJf@rV-)ak6aj8t_)PBg@_2xL`SdN12k_73w^ zv>W2CUn0sL=ZrXu!Up=D>m|cPci5kDUUv7qBP$+Sd_EQAwN^9wu0hYAfjM=z7`ZCr zEjNGVzkO)$@H3#_N%thS)p-a76bD5`*H`y9Z~hP}f+!`~~F z2A_7%R!@>w-LsrV@8!t4{PT}tdE9DsyY{7_mb=qB|Bvud@FOqVw1uWRiCxxR@iu5b z)xl6}9Rj<`{zs}B+H}wjBdG_${07J4kaD6U<7sG!$Jv;BpJ`YBpI^<6o%+T@aqIlU zfAvu?zh|Dw0ANE6iZ1@?&u1$$&4+5}Hm7!@Z@s9GojU$AWDh2$6S-A(M1mu~!_;?6 zR%@5pa+?#u?lZ+zZa(_*c&akJYr2&&2B$?hf^)fBS|^{^?xTah9X9pINFZK@8hTa> zcCT`7ukxJ+_Q19)wLx<&Gv;NrqzaFHKX)j&f((6?h>hZw{w5eebwh2*fSH%4D zkFl{+y>RIN@X<3&8~k*fG$%$A@ryH+>D`#9?O#J@+nq$yFP1S>;+VR&H$xX2t53=F zb*m&piM&xO@h5fn!}zVM_mIDt$xwzlH&93OE7%S&_L}* z5LNb!11i~JE*XN`|JQWTqUSHwB47C4hql5+a8P1x{2;_UjMql&IWVn_^bj6VZEWjs z4-suBT#ex8Iz*{Z3t<MecUTM z1NvwsK#ZSzw#Vs!oNhd54w&xX1#=M2R~L7K&syWa75Fz?_3-;#(F!)UHn#AW=6Gw~ z-0L^-9{lIxh}wVtcfrE3EDj-2!pq7`JpewuIYFdfC#qg_>i zdUy*oNKk=1mq?7OsWn=^;u2qO4%DZM;thJ%3^w4;=E0his|AgX63<+gOVw9}JS*ha zDUS@xB{R8YrEj_Gz1wz_a6;u4bJHrX6J(j!o5V4Q<2AKnfPQW%$Yrz_#)#=yqT);v z+lrGgdXYeL1pKREDOlu#j;~<>V+icyw&vCyMn(dyi^-yHdU__3Uv!NXr*5t}78P~Q ze6!6x@h4Y&v|BnINHN zk{BxqN}j#wko=jtQJA{`a0;~a-G2QnB;6g2K5-483R&>k(W-7Ps~ zzR$&NK`xSk_zA$7chD2oEWCkQ1GXJkT2_(uasEz`uXoW{)Dt>P{tnpxzDh|igH4Bg zdqQ|ME=>E1DFwBz`UTH~U2)LwS?t(FBV8?)hVIwXGRcU?KXIt-FEf76tt<$0{t<_ui_3iHK zj~&*nC7r*j`vr)_pe5gK8S$#$35CY&8Z{TP^>e+AC9;rdKqXn?xhHC-H4Jwj>LmSs ztE*`75}#9J1FVZ{KLO_r!&$M;;kC75*#u)8amCQ0tT8z;tKFM`c z*}?cMy^YO|bK1D%Z}rR;QoU2MR}|};UV7Q^`uMQsS)cfupGX!EUlx4Vk9U}Uk#?xg z^lZVJC%prGEce!irhhDqR9qrCzG|4fCEhi82Vu@v)E3GNE*9`b?QnA-JdSF|!yYSp1JR4eP?WidB zv>^9UJ^lX75#Di~i+rTvOyuSrGqFVK(1*d`hHX7@)O<<$Cf^ZW1n-f*{V)iP<|<|y z-W8~U25=sT0pjbSaf3izBf99IHE8q-=?FdmBL<<& zYbIbS7*cwRD?;y}MGPRrbY4XGuNv5p5+Y6m9a9POO}?Ir=ayAym6Eq9t@L3FOo<(#j1NZb;8ISDbD`&{(3u7q&d1XD=wg5Bx=Z4 zFbq}ejSaXCAPa~pJoNs=%t~pnLVGrK*HFNfB-~Jr<7qJx#q8mxH^UTrGWh^{ z5|iif=A;bJk`N}3TXCix+q-?+vP;bMe;*m_PC6u)GXDM}T*xoX1brPTk zb;QVu87QuWiP^$T*hFfl*z*+8@j#W!oC7(7X9D$u{3B^AV7slEg00g@T3^FPjte#- zG{$pUhG@9>H*byUWiO^p`bfanN7GUj0(U{vdH>Ciugel9B+yQ9?Wk0e&J2gY2tOk| z=DO+1+)UNCf$(RvFry~Z`;hMe+_Y=6$Z25pNX!Eo$+(PhmGxE8LVDEeqBE6HczU>} z5y9lQ!s^fwdUcL#X0bHoTF;wdxPR9s9Z~HPH)Q6IH=`OR(tgzaCA+V z8U$(HmWWvPILDQ+nX2d#BQ(v`v_xxTCQ}Z=Yw5piTJ;EIxDi`kW&RL4jD`HjzI#Go zy~i3zjae;iE(wCjut|!3iinF@6N`=V?)(F`=iY9QM(m%3iXDGZOcM#PZaUu3vF(b7 z{vvT@Lf2#rYZ|`34J)Wn6u~gC5+xq4Y&rz3QcK3I4eW+ItBQm(^^Lq<$2wqNNJ$G$ z>-CAC(+e7M6JXexQB#rM`bN1B=*IU|4B&XxD9Ye%qJd+|4btwn9f>b80wbDviK;dQ7iGK^?RFs7g_%xI-RZ2RTHa#&Hftxo1 zpQTy$4q}qPQ}vgrz3K7E=UC(OU;0q}08Q2WjLL&_h0V3m;DrLbtMo}0Wy_#e7Z_qz z>T1^p7If_XH*UI2*D0j{t=+rr}?#ODa5)h_7a&{B4aWkye*?^i716J8Ru-XJ>yh- zH?496{WGk`V?I8tuB9E;7P{Y%n-F*v+lM-)8*hazU^Gv%`Z5Lb*XrSjP%vNCA;RTr zW;l5>Pmx@*pjr|W$gZJGC=Wg_%h#{`-m534{4doS_m#S?XDBCMJ#1|B?9I$QMK?+6 zO#E>13JHnt6y3FW>C8LwdMb1GWwKPr4bL!nDD`x%$a+i3r_DdKzQ#Ka$hiZJIZeI@ z-pjfW-wxC$Um!baJA(6T%<3qx9n4BC6|4CzE_$|omfm0FBj4pG^?QDe{+8K)5Dfc? z%fV@JO%&(;SV9gvcYx>K!t+~q6{%$r|5(|%a5OzDe*pL$|$@u!m$R`NE| znX%-%dDigSPLg$h~NGqXlTWrXPi@_J$IEoCVQqNAF`TP z*G}TN6Z4$l^G@SBVEDmo5B49LC=Smp9h@7mzIw+GUJCqepEdf7 z{4ICYZVeIf75|Vi{`qzeRox4PBaP;Ru!bj$kMsQ0YV#&CKKVijj!)ueXTpG*m_F*) zd^(6b$x3${Q7BA+ay2W%)qm!}G<-FytN{&EShQTjU8W6ppvugzEg>ph%xl{jCEH`C4UWU_fMR!kfs4Opqcnj zKx1RiWL6;_&0fYPhU?Zq_Ul|5TIKoY$Qiyy%ElG(l}so7##>~`>ZB~O%FNyGJ>{&^ zPYj$ryw;yM%&#PZeQcNc+qHex9XgJWFn@FSi8b=TD;JMm6<^^d6GuT!dqV7<^pBCm>Bjd~r7|ny`$X{Ii zNz@T^5}66B$WiDl0z+;~$?8lmly>q?PMgLh$o^7}vkFP8vzjrcc0!kC-a!EpozsSD zf&}Y3S$9Z-6g(IP%liP2?W-sp10p25-*Zr_UFMB`DA0g`_ovF&4mjQYN@7)vedQB6 zM5D;!3AERI=qn)s1QjP{cFhG>M>nj_WX@953h4*PJuHRF>^5HF&DYBMOCbp#@xb3! zT+s=CX4j2J7gq@Ma=_28PdNn!iQ?cN$4?uTuQIUEM0quor%GrD9b{+S!=Tx;n#Qmc z0zvP5Y|U4$v|!S8LTfz;~46H739g_M^<$!wQmN*T^kJB+(~G53K`$Y z-gYYEdR|NvtR@mK#y0Rd%~!aE7?4!MK`%yA>|{ugj2L)qgpnQ+2-|31;x;xyVXucc zwumC(ikQ3c@5k)vAk*)ngD=CdPFKE~OcSQ794%KLr6+mxOn&JG%OZ5ON;Il@-p;Ue3iF?U$e zcq6e^7=!T?D)Tio?<^>4h1gZj#$MS`?B=lwd7D)-chF+8iZ?+jUAPma$ZDw?Y&<>k zq_f(uh*XOt+HT6;tz`8#R^rFx#TUa~-LzgNfy}S(^mEjbtVdlevzuYh@7*X z^z3f6x#{ded&5bh`+^#4JP_Ud*eA8*=pqZkM5z0=5|L(9@6wR09Gnvy*oP+)NV$0@ zx5MtH?Z<_M7#S%*U*JLFVu5Oji!?IUzl-{fi;joJMUK`Wt)-^SgoI8OYK)HHC6cJb z;gYx*&$WSd=btj(s(9=@jEB7cjwH7k5WgFCk=x=leZfG983kRQT>S=VGe7b4Yv?6r zm#(!=7P)1w@t^-s$_8%~^uh|2mGHc}Zq{&&wPJ(3&xH}JrZ?#KCrE5Uwrk0U+DSkY zn`~~MMed}Q%tEuUqe!W~iwB!@ftPwV0tSjjR#~g=Z_*ulN2_S!o;jOkiw+Q|-S5e1 z7}Fc{<6FFli>75ZRq)OyQQ(y-;RxBka*vHIeL%*jLpQq#=&HT-+j|!UP0atMv z(~Qb@oz=cL3LULU!VPj(9W!=oL36Q;DLl@^%n62`LW2+))xlq2Ln7;r(v^eMTOGx6 z8}og~Lo(VdOi{B$?Nwdr*@ihaV2;MupMzm&1PrD*wuK^q>SBhQY8RaQNPUgZ!3WmW zthjb>$K>#TC&^!S51ThLgbx3&Jp<%l$`JZ*K*^8How35>NW#a<8#v75uHgS)DuoX| z=4X12hKWY4s~>y{(jk0sG)i^k`h5qnS%&W$z4*}!0}MN5m@+VU5Tm9zE}yMF2TF3& z0>Trx*?ZSBV^5K!afzgRLKWgePCj4 zTL0fq!e$DEU~qi>4>y=6;SEpRyoI*a%^P|N{(AHN$A9@B9^PKsHd%%W=MEkN6pKg% zDqd(`VXm@l)Hf|DmkX5+(5MX-Bpw3O*nMgEQe%@K`Sl4ynJ2}Z3jLJDz|CruuJfG) zl89bJ$wGish&fu4A1Z9J5jDVEOY)3VX$o**krS2>i$cUBcbK_l#@naNCk2gWOU6r@ z-YBN-UIK|Rinf0@_lA7O+Htn)Miqvw7Sx$0tp-*MyXU_43XZ%u< z{2{l$XB{RQ41XHd8Y3eHlc~p#lL`-d%plTEGM6ONkOobkFq96s2Um1KiX2xC?VlbO zb$?Z7UHS+;C}(|V17QVp67HV}GhqP<2RL!)6nkX&!wU#ooL~wot3jA%@hB~8&^B4K z)cF{cZ+!&WArvs3IobyEWD-oGt41w7hXa5ON5!|1t}AjAvYYzSLCm7Brrb6NKa~KO z2znC6>v^s064{50-T93@#_|yLqt9T2v&x4RK zr&_VY2EXi+>%`*$&1!Iyb+cJYZ;erQj!ycHl50K%3sPaTT2qA>)Jm%X6w-}=sGRYK z{I>WKa;TszCd^`3>K1{prd>@6F<`wt#N_W{`gX*922Z=EhLv3O+by=vl=_E-$6x}V zU#YGO`l@^V;V(@}Ub@f9T`+UcFLCQ}hZmsHjU6VwIGs@!=l1!=oXQ%^zvP6G>$Q63 z3Y|t!m+)cq>x~BfsM{BrFW@DErnV7)jj*hy?C|@*xYR=Pu%!>LB2-?Ig!h^;RAM@1 ziWrVQXR02iIHex3)!9{c&RulTJ?TodvBuncv!&YflmGelP)WT#T-o z$}GBdRK~FS8~1s4n#hF#DHbj7c;RX1)4W>0@wJMcXZ<>lP5E8bu5a>ufzOf}Ga5qr z@hQJ~C{>kTDq7i!T1SeK0rlAoe= zsE}Sl3RG%sa=xACHqFA6H7VJB@s0vHqN5ki)t2}Ue-8gE>j*a4-x;cE6%3^IN={AjDsFk&z++~y9@>%`e`J-lCsxdB9 zHtF~94Qfg-FKrQI6lqrw;#}n%qYnCNjbhdSkDzMZ!Nf$;ZRsNSa+(B3X48BKSOopg zLFBm#!8p6+^;)nbA#4j;O{=(s;dsNTei49 zZ|-1q71Ih3jO~+|O+M+Tfh^;|D^Xizb*&FRSd~s9tq5KR!iWVJDV#AdiZ~dTi=ZN6 zFOc1qrt^7by@J#qb8L~85RvY{bt|;`hGo6#k(Ms7QrEALNd7F*gwA_5aJq};PNd!I zFE-K~t41se*IdXe)uS|BrOPpOmXvvTQco{pt{9RVgWXqAG-UVU7!B zi@}pd^OlhCDqI(4UCW&SD2yJ60xy}WIq7F8iy$~d5n=vH8)=cFqv|6^e~LEfZN|7A zO}uIOB1-FR3^Ddmii5f9YG83A&zQ!$Ap5>mf!Ba&hRm+A*eSXKuC9Qj`IJ);y0CBF zNCp)#f5uTw7KXh>%%~8lZ*AU)|M076rSnUBajf?`00<=*NjlHO_sQw z*J9c_M?Ojm=K_uSa1RNt;fnO3(pC)QI5vZAna$d`e?6^l}kp$N1h30(u~SygUEzw&zQ(Fq!I#w=ZzFKEpz6yS4qf!Bc%P|c}3p8#iB}`E&VVHr?1h~b8P$6e!wib}k;}A48 z6OvP3DwvIo`wTcYf;X1bDWx&(;N@O@K-Z572m3b7u-An0NC&!WfF8hrQGeY)DeG!a z#h|EL2Zv|DhRtC$H8|gZ^^Z5VUDXbZ2#q>u6|jGJjK*a4uQlTH`OXn~0hN*oWwNVm+oD$^k0idca^ z&(Vxg5%JO{JJYiboy5ofQxW;UR8&Hkmi?L0BuOOtt z91tAN1d1skCL~$9a{D_S*QLc{Bo!|j_c7d z-fdpiOj`^fb%KS77EWZr1^O_iKa?2cmxV4I48V@?NJ&;yNFT+aRB(XFz}RVEWLMG6 zJWm)Rtu|Bz%Jday1$!nmY2@{*k?vATo80KoHcV)Cjfec%DQ2`!$pOqR$hlN(6nOk1 zU$oeZwTv`4>!$4Ev~h@6{9OBAVLkkafA?F~Cc@J?5n;mT98T1R*vLaOJjv}%euSI6 zN8L%e6)*Cfhpkfv6ENevQS%G=Robg>=YK?Z(ZxMok}T2eMgI^zG4Z-y^LH#S#GA$8 zp+EGJf7mfkhg`X6Op>{Qa!JkRPT1=>{JUGYYbAKa*w%cx1K5<`fO_Cki~cGu06QSdman; z1b=;hBo(!A=EJzzRr8w<=8$4wChJ2~)N_VUts=3&6w5-BHMN>u0^nsVM7!DNulQhS z2ss|hAsYc+&nh!O*t8ik-U$xj6L2tx(5j(jec0i+TQai#VJn)2{rVQ?A~jQlsu4=y zZ_1OGz-p5d`8qyw-Dt>GHkg%X9SD%2)lM2G#0W|QmDqP&0Z(to)uFW_^+wKEhx9ki zmdR{mHPh#-kr$$OjuHF8F%}GzfVhNlmfcOAON16soJ; z#I~2wz*$r>RYAT7yZZSKrYfoO<>DC%4m^CCUIq)btG@y62Jxe>Wod&~`Uwzj=AN35 z?l*IMB9lin&Z&^*cBZoaTD&u5B2i}s0rRgpXAdN23gwR?+re3Jwu&4M&G$vQ3#wqL zr>0h4e{;(LXq*}tdAa}C>LG7!`e^@s$p@wZgO8Gt$QLeuD1_E`(MvPejgA2w8CVPY z5kFX<_FvLae*NN3wkPAf1NHVyh2oSKoPGno!wU13Nr+8P$2Sa_X5@F7Ha1I;OIPJK zbyh*tk?^)q06c_R_f*y)p3s`!Kky7%DVo=sw;>&8u)>ViZq-as?p!ZByOI$Q+&e2{ z)Ax&1vqE<1Ef+EMYU}>N`<*?PS2vvQAuzrF=ynh7Dc=}^cjbM9cDv#j{cws+kmhS0 zP8nC_d`J1>4E4Y(H}GXgWb+4ftzc%$s|65KaItDUttR52Sz{TZ?50dzfkFZuRXc91 z5}XmGfG+VE*l1!ORcsa(KGfJYJ#h8vj8p=q1Tl;`05dhaFK(E-2CnK!uLk%u_!nj? zK@+FTfmvB3ea06|{Uvsk{D0H(Q+`I|f7MNy$*);R5P=o&MjS$w)1G`brHALh{=nzup%zZ(`S`#6?G zVE#B;Ats<9DoUFkwqqXA*4fx8Tg6DQkmHdlopfMQ0;pr#zUF?q60}BIgL9QrcbRYw zIMLW^Lj%s9Gsd-hz3#`5wm0Z%^*dho^xLZtGv^-p{!byNfq380$=g2lw4=D3Moa>x zlNAEJK^={UMIC`v*b171XRtk1UPa%S0kuU9;fn{)R>HgoK&M#bP!+~v7^2`Q#4?bf zfEh`l(H;WOYY--1b@VkNN0vc0${9vHd3lv>Ir(>1RgphO~Y{mGV!~L;fVl+DoLngm8@zqKu|V`uroQp(B7JRSgzbszXT-K+m{>-xTH4-?!5fSP z$#EPowbM91K1d`KQ576vz@e;tt}Uee(Cu2tHKGQ9&`JS{{w%PxnUxyYbDI2pW{Qr* zb>&y0*p3BZlgH!8fCHclfK3X}{$9*P#^8Zhw>RqyP8)jy(lqCA`Gt%Td<5LAx7>yA zN~lL<@Nvgz9v=A=L9XUYe`O&!Cw20+yz_ga<=#y9^2jfKIOc62`338^;#a(a9`j^* zA`Jd9$S1hDNl8wMOH(JXUx7QKNmMgSHjFX-qcpG=IimmAnEa?fo;eiO7QQbgx(mp1 z?MNPak!(~b)TeZ{cz})Lw+&N(!RjOkI&?LOLlUAx4Xp_gB)P|QE)D3b#OQ549>9k6 zQdKj?{elpmcs%;W+rd-ns%hn-*+xwwTvQ;ME6+Bt-`3#Z!c%pXDM){aV;K<7h!7kc zm5sz#*wNNCD1LFR(YDw;Nn?VFU_p$i*v+fLpz~Wu z78l{knU)#I`t`NdFb%?&-RmYY6#YW^F1O}?@OYEqp2A}LzvLX}|B2!5`!}8_ee_>E z!1Gbo7IBsq^9EFaP6tY+Y`iZw&wpg!?}q^Yqt)ANI3a79$nmtI(!k zOKnf&mDq^kmGYqMT(VhCy%WIgvk=G10DJH{*Ve=H5JQ{Sgjr%6hKR`UQ}72Q=%Z|% zj&Yc9Wf6hxRCXexNd6Z7?>e~vZ#MA+G;D_Q>akn#mJe<>Ll6J?7d+yfAKZ|)42Il~ zZ#Mp#W|$fN#oN2Th$Sz20ET-I$Q=^fHWNu5;%))y8oQ?0+w2mnT6g(!k;AgHkJBRJ z?>I5zwd$SJK)AP_gGcj8V+uPWOgxDAO^{8n8SA*%U{Luqr+h1B(BTP5zf=tWZUND) zvS!W6{$b&F*xkf;c(z7@JA5f{!ic@5(}(CmB4Z_y+In_Y$8ie!6N_fbTr(#FPaiGH zPcJJI$%qoj>4uc$sBSc2Uc}`A(xdiJawa8CQJr^Y$e?B^6r`OaCfZnKfDsU{u~@Lg z699yptPa&7P8dSq8eXF-FK&|4cLK?pBuFyhMOecD&RIho*J0+B5Y4EzCJeDa2BT*E z7HJEquA}LG>X|s^B^h0S1UNq>X&6}|#!zOO1Kd+Gq9WX0$ZrXw$eo-K9c@v|7?EuyuVHSE*Xbz=Q?b{Z)y>?L zw9V5ViL7JB_5SRk4+ouQxyX^aa&w?ZxZ2xNo0K`jBqul|`$nT&D!~!BWLS73WMp-x zv?o^cEu?W^Z~znEagXk zbo+gzxNLu4lD9@Ev{~Jh_N9{6flA4uRvZSIy=BA zUq>=!+TW8d=$U@jlC#c)enb>Ao5oy$e43{h2apqQxz=e79+VB;kCdK}tRFn8*PUB5 z=Wr-j{xZLenRNJ%gVTJm)U`CtUF7JD1lG9&w9hTh-BOPG`hNdjXZe04A4HPNV-H@N zCUct!GrzIVD;7JsV|v`F?)8Ju9l8}+WRNr;9K`|_FxNw9iClFJavO4NzR;FFoRV4z z%WBTZtGIL&sRx`tqIDmJFx=mHl^dh91@Y7bL0Y&*#Fs#xM7BE>bSE{^T74pl!cxwk2%rOj0+^VOM@If%fry7f#+vo41C?>OY7!&li^i)O}MsnG-_yJcjGjP!Qd3|=;hf>R`Yhq3t z^xG^*wv=IBGZ892$!kWZ2L{_E#%0QN$<;Tn2$N3ne573)@dFn*s*Sl@{^OTT*N!^G zzTKf+>H?i*n8_gmZEAHtBJ~vpKUE1+4Kwsy1eG;>CZOs(fouVA!Q^~>Mpe8}CF`1X z)e-QGwIS6E@#-c%$0>CPJ(7Of8u|r%J3+VEw2VRJR%c*4~C2;@4S+x>5}nIGjzji8JaH56vvfW<=pi`Z+&XGeZ^~ z>ay!C>L`vkY^t$oQKuNw!ysJ+^Hn{vB4WWUo_OT(TPHom;lt4WV}d}R2=HA@LB%wM z$2fz`Gf-#)=o(%Nlu+fEX^mWq@pUd2!~#W7NguxN+iT|Z(2~x35v=XP)L!8H;CfAY zEShp7%233eOGaa+-ZE!Z$rn5zFByxT8;l$gLQWFvk^hgnw~vqGD(}T-Mw_rn4D5_X zo3WzAJ7-6mku1OLS}}_$WM_6(9?6O=$ucM}5KB>llBUEqDFi;ZpX|)e#w#q>maGH= zDM&*0H57_%3{7A7VJR{=ZPLUcw4rcIY*KD+Z@IBk(<^9i`F)>RN&8|GyZ7_^=QnXQ zv-9$tbDp>Joaa2}Ip2F{V}Ymj`W80v5U_MjgNIgdvSb6o zh{Q%`wAqtCY3w0a8qds#Mm|S1%`9&wd=#_yf{_&(1Dpw?wiYCC;Q1rmI{aE&H@U2X zjtBWBxE%ot1-OWHR!cET4E$&X}f& z8Du9EK*z{&EQL^UxRK$;Mf2d|^svSxz!~9y1&67x&vY)OAvSzWUu8kbsCu@BlkAf+ zM2Q7ZwFh}gheKO1BSM$=tYDfE7T1h)kB3a>1`Em4z=#&GI!){1%zukuo>Jfp%$X5E zTll1x%wlSegIN#(y@*zrnVHcHpgN(2cq7&eMnyK;PPjdU{c?LC;tG?Uv(!JnD)T)mv`p+`o(Z$yG{Bd+R1c^!yCD&z?%VZx$In4DuFou!^t)8o3T+j>M~ z*P3fJH7kTg-sTcqR=u{%j$nd`i=a)4XFxmt_kVj$7n+26Nv~PevLkUsO=2K;M2hJH zZc9x|I;n4W8-w1Lb8%gH%|$?%qna~pgyk+^B178fKKn1C7P6nIJ2!b84qOrQQX@k9 zF^$i@j83e+wXM1CIJ;;{I|j#~c{?tIA9~>1vUXe8x`VBjjg@AHI}I;g_+rd#abMTm zL96kJ6Ph+_+&q|e#(M7>>$QvzdiR-WSQyN(Vh4xPubb0mU;VUZua-yh$L)l+U*6UB z%gJ#r@2SX~yU{f|9pf{Tu>PB868Up(ydEL_xmm_mZE%ndt>7~EW#zasfb1FiN;N#> z-g(B0@@ret>vUspe4|tUvUx#Onp8LEKHHjTACuvxW=#iL*LXYI2E1F@@OYxHbF@Wy z&TEw)cs;GLXInQR8Sd}t2pJzjs)}B7joE722#1Zg4Q%nIjE?A2n$@nklIJjYVE6E0 zXi$4(bf|e+8+dlS_t~>vyukqH9ar4^wJZKjsP8-6gm78I&o8Sr-Iwda>XxDdIA4I( zp&o(QoL{tU(pctIeGY%=RrblO-ry0hbW(s;$9c%1Mn7Cge^P4GWah-fAN zU!vAD$q;=DZ*YB2q4{_MUeMhhtN%x}+g*trqerAeZy<74aV8K=`Kq`piCu(J-G#65 zH;M?~%x^Tq&ejo1NxHZG@8-6hkp52Z{>9^_@clym^t6sWx+2*2oFz{EiM8^hSf34# z0UT++xOHHSd=Z&!f8Ex$GO<_LXsy=l9i6uJRzb=CIs0m2i*d#Zpm3{gyc}Lim8DrYq&|}@v**v{&qmh|r z-#v9hJ;JJ|#LTq1+ubX#l_=0QIvLNu!Hy@k7V^OjaQ=R^NstZ&5$1>p#X2m^F4V>2 zaN*b1Uq~jAl|ZTAx@{}My!&3*HZ6wx-u$FVdrVC;wC|`6=Q4u>b(PsfNjFq#;2ZaU z+w3i5{)<0+U_;Gd^lI{S$8$^ z$iKNR^_SYz$C3KC`7k?g+Y#&{hI<}jp$)$IxP48Ffkd=t4I@CF$>YqS_F$HwnH>3f z=;o*}-2Itm_N>Bz#z=>egD16a6oJdrb?|2Qc^S>={-Z5D2wOh&e>4ojPkl!f;MZ&x z>bp-v$2CtyGoQe!{+@!?c$^ZGT2_ZAK589i3h2b0y35=EOdJ7om`M7dZs0RdOsS{t z!8TJ^!;c)Sh^F3X)i?67X)J@EK)#E@0JqPZZo_Wqh6dR9hjDp9?58tx|Wx5iB0V+^ci0Ufi@uC9+Qr# zF}NAFgoR!V zsVywd%VGyNBp^O%G3;HZz4fIH$m9DIL#l;o7!aYU1UG>l-jF5%**CfhsQRHGZs@Mc zzf^#ymqW0sibTrY+mMjx$v*3(B1TkxBD&FtOs&IWGZqdY>HYD<;b_+Yrp&~PriJt; zCpAU+J+lchvf!JeP_`S=Qet3(6sVm>ACYJ_U$>@3ZnXwB@ut>=jxZE$Vva&@7LWk9 z-^c{EoCqpL)SVJ7KvR=A#nP>S*B!I9G%qPi7*fjf1Y`=!3 z8J-^LE@06|5Yr9t0`ql_D#(aYk2fNae))Uh(q;NdZ-Qk4jCsJLg$=}}u;H4dgX|`^ zY5-Xvua!EH)_cNY8`2;O@<5{|Di|foPke}LI=n8VXu{s-ABr(GpnDEy+2{Y_YuWDA zx;|&=$$X&cXD(i5Jm-0vnjQG)EZK_UG-z18f+W&0*m zNsH4`SQ+X??Ci7=wx2eW2(UZ(d>Z{{+cL>AQp&ic|J{l01q@NMe6}V9*YRnLnM_X0 z@_Rj`nGC{?gkU>aA>|0pgv25E7DEc`rIuwdqeDP-ix%iYO1LhD5RgD>Ok*eKuo+pz zJZ)m=0Vj-S$sI6Bod;oyVskRa5I~a+D3ZNdeO%?scPDEvx^-`A{r}&_V*mNw$&L>p zuJ`+Qx4_c)dKxE+?ltf7gL{|4a?Osn#6O522moemBgJc^geHUqbzy@G<$6x#wj*YU z+YdCStY8;hTHtq#M-X($bxm81*OMDJg%l1*s7U@=D}@bBv=IEY99`RiHe`vIG?X+# zi8jmln>I8@{UJ7-=Qzs&{H zG^j2eNKUu#W6M8xxTobcF8>v0mo}^E`y2F>;7L)J8Me-9PO709pReD-L zPFB&WHI=x=g==Je{n^oYMQ3Ri{~Zh;2GjMX*A`$yO2^CIjMd?Ib&qPn0k+*$u+d5+kbMHq4i?zg zrna`$zV)3AAs3Mp4x2ff-HDuxNWrb@s>9`KV8$B<;kDGY{qbP|ln_A=#N;HQ%H;5sRu0JQWxKaTtawnyei1KF z#DGUtnS|YnX0^4gz*k!U`sJi-_1VMSUb_$xm}hd^J#L8G6K2+S%WfCG^tl_f1FFP$ zD? z%?!*);eQsbapZ)<$Uu-7e2(?kt~NL8o6HgEbt9pL59+U3Z~f@^PAY397P{W4l>!kd z;5A`=O|KVf<2kMy(TMrhxcK3OgP0=gl*7)*jsr!#2)DZ`?Q{eR%o&=L2dn5XrK zTAPsSHAhrzL2^!Z^3d>17yg^-Q zZttlzz9%+GV@Tze&_;wIY^NO4`qS%AxAx3zj%Nx9d4!5Q=kY^n)qO{Xose6T?YS8_ z_KZD{w{P#fzTupakUm;#-0C8u@frJ!Ghi_3qmI)qp571+#1wC=WuH1=Wb5=Zw(zub zOlJI@{pudIQ-~obx*eGg_bWL#sm|En)cf7UsHfz4so6QE%wl`OHAW&SHJ??jztUsM z??~*~xE1b|Hp4Jf-eR^g`~&ah*#ukN;q8`IYI|AeVW;h{5{4fBt0BGZQB^t6DecP5 zCUSEYCw)Y}*}g^3Ine>pjt#lW(cZBQ>MDDa8k=tX-PVo)r2M`3-slF2gKL zKy|>t(35(*DQS#{Ybu558ti)&gF(1M_gp^Dqfd?@jmdaKET}?i$mJfaMGD8Y==$M* zHMmABE9m1gk1;j|N5o2vsdG-AjcM6YTT1bE)(EOL+)`jWDAFjOa3U^WFCEqfb@Rpg zcQzrcc2ri4R6-eHYAu|CEX;cza)&CIyqEIAu)}8A$>kETjcpj=0y`;*w5XBe4lMdz>-8E|q=!p0a`#9I448~!Mm%Asx#3)7Q(D*8(%O=fr?M84;}g7NR2Ia8{8dIDP+=sUkxG z+~p?~hCP0ALP{4Ry>L%UaH^Z@AA9ur?M~wnbT%W>Bs5f~Xa*)!Pr|b2QC+%qK#5{T zCT|9GXD##A>X`VLfHw*j3_2-zHnF2y2fs&-pf`PB+-|%0>wT%A4y6%m zH1f!d9LUZn+l@$?56vM1Ie(*zT!fN3qcxAhn`$|R<6z28#(q4Uh(y^+2(C&{fK&<> z$*I7UP$#UP1+E$cz?+7YLBePU-{s5=n?}Gf<&n|G)Ep9Uau!_Onl-1hlQ4dQzm_f9G$B1E%$ljP{+-U07S~(L;84nvdgoSztd*wdh za59MNaHvry)FfPRNIq|HS_DowLv{?zdZJvUO{f<}7<#GeMug;Rj=-(QMjvx8^oWN<17seXr-k6Zj zV?t>_j%c`T4YoxD?|k$B=`zEZN9VF84;-a<4l}4ihW89?d0}Wf6d22?0EDHWia})2 z(Dlz52Nm6cD-t2}2UQ3Uyv7bBp!qtgreN!7umO1EOQ%AV}47H?D= z&?y;bou_0cFF&S09y!rji* zk=v`KoE`%!EuniYF9D6Aqpwf}7MX?VnMLq5W?9BeRffiZ-V`x7*$?ZOjpkWeo5D_* z{rN^ufbW=V3rdk5hZ#&s1-zJQ6tE@>>3t&D_x*x$LQYL#s{)__Dk+FzDdJjMpn{}O zAc~nPxd1~JY8{4%tcbu1s4yYPDP8QBSk&OhX*rfxFNAbM6oavKVv9B?MWrAEg<)2` z<_0KZTBpWG0yZ-Fw9BKmVaIHv@Wc!zxiU}JbB}yI-QT`f-Wz*CWVPqaGuY)5=E{Q( zzoT`)Ozbv433D5Wi~m79Sd>;=Ciw$`*ZsGf-p>p zBZlMZS`1+uCMB2;Si2?-V^1+Smz%}D+^u1`d4@Gis>6JXqxQQ$IwQe?*4HGkc*g#( zt)KfuBBA4xN8GcnaZcjDF6MTolUr+B?cD2g1LK>;bmQP$+cBxv`QWeGTQ}xzoV{E9 z#Km6y#!TBU4gE&+zX!hk@T3+!Va}SnGxsI*k7%1)cEUDH2+_NBV~bX*@2i zFkZILxZ-2-^=yyYa-R{F|15^=Pl@F}W8F@BypBoX*_Jy;)m2SMX>7(-y~`VMooAD4 z6)7jw9#CpWlS$_$HP`Qs)Z|z~Y>qdNOi6!)syDoay>8;F+}NKGKX+VmMXVV+kc>Sh z9atVdf|SO&W5`#$yY?0=YMEW`K3ub{e^~xy24Y8aF1i^KeC@<+#4GQ~63jO~-i7jO^;n$yg%IKOr(fza-^fU)i)w~5{G>rPVQhlI4x zsSR#`*Z9dlL&R_k;!9~I`&|yVxBk>L!!}mo+wQLQ5PZB1J6;vAf?t%U<$capaZ4K( z#-Dn=aYGGSXd!`!!%__eLAk>Oezp$%uC+3D?`&|3+HGPNDg^~>J02xRvUn4!Fs(|% z#)rhjaQEKKw76IL$3M^}MJkwL|~ zPU|3I7~e>*T04<4qo?3aVB0qMu3vXOWin3^v>9>f3f`o!0oXo~cB>@AD|z=+h?R zVe3Lv^{hJ8?Xkt?FR#nP*N2#9mJ{PD0&5T6#F*sh6XJLla}v?_;j11gglxyhM73LQ zB>%qek_W+#z=hg4N?@ZZcYl~+ce1UutM!e>hclSsg@ZnbNsDgr-k!svQg?{e*JNI| zJfsFufIrW%xpvU^XU0t1`TvzWFU!XJ7`&^QW=W9|pgR~rLOpnmui20@{uyYzr9Op7 zXL$#k6z>4J(5-~SO$c8Cp5W|(7VqW(I^Ui>B;d)+4 z8;JT>`5UE?oee<*=H`Pd#D0f^W315+sa2^EH}7N{FFm}m4hyZnl)tAnk=EltK(UmT%eE?}3vs>xf8(^K2m5(!Gw;R^>S?I7neH zyhQ%h_{FF?!Xw4aE+vR0#m^ZDWxuIMS`Fo-w|qLD4WyJQ%gevaUmFfv`d>9~;25tt4SVuW27aR*cP_p{H7=RLR+|x115JNhy0# zG8Ch2vQfz&Q>W88@hA5^!6RG0^jdFnP?>9U;W2;39v{Hsl#goW?O$B>)UpXFp6+jDf!SJo}iu(RVYimi^e_ z<61F`goO)((n(NE^*&?%30&>c<`wUeB!Kz;_l}$7^#HMZ;GuqJZ~k6=ilUJJ@)T^2 zS2vu%2|>vJX|MN@%Xz&o39H_;6jr^Mq@(>Z0p9n*_Cr;ENpaB>5dDw&qVxPvV=<>i z#~y9Xv^8L7g!|2LDfB@*V_jWb3m! zh8i&EF+9^{T4p?YrT+QF%X69PdZjH+a&KnPLoQBax1Op5Vym^~Wh*T+_7Jfx|jC%t3KUlntzjUj36tCbc zzzg6qKw7hJ*-Cfofy8-94=X+9Fme>1nX2hBx2ul#WrX@4R7PmYOD?V;pwqb{krnb9 zFW)AJ!=`vzLehd^AsieLMoeTU6hn@BUjq9Kbt|i-W-t13Q$qcwdJL{$rNua{-P5Ya z^!@{DrQuyH`lxsinrjWVx<4w784~ltmj0A&SsUgwJCl@|x1;WeWF#H7edBUrf8$Kg zv)`7-n67tTV>>I72)=b{#}Q%sQI?awmwet4^4C}x{Bt&(y1J@58jB=k#P$TRdyOcC zv9l8b4C~-inm}$r$3Qn`ib=$|$@S+<&z(~d{o26~^G-w^(m^UN!bj(*Y^)_AAu?5B&OYm$!z5Swl$=0{x*0{; zs5YxEJZ{`}xaT-g!tUluZl`!eMONzuL0lJ4GD+2&_~ZkoAQ_?OCA&%8C5_2hK?z&J z$0VjkKaFs#+Jx@j>O^9>DMR;KYM2e*rI)a>Gs&dhoWV?>`fbe!8hxv61Sh?6=G}>A z(NnQzIxRgT32B#~Q=C;|8ThVI-QO?CN&ta>-0pc zgUkoHU9vN!IYdw=8bedg}_Fu`Gqy-KpzGcvRKMsbzC z+l;CS`2G1ibWI9}FUq>nq_=tHLU+@ZN)iSX=Hihsa|P?Di}@^;_Q2%1NyNLpx2A1Z$%ae zrE{j=8$YTYQ_q?^>RE>_)|nyBWjeJL}Qo<>=aUu zii2itl$YDF;`3Vgak%V8tfXf>9+%AaW7ZPE77QWu4Uy5IlY^N4=Ma95ja01ydgrBL~Dt)T=?% zKW5L6*p#zWWtdl51Z(o7yxskrtHEt546C_Wjf?DLJl8U=b_R^L;M%BDCo6O6$vQTK z2*}isWx|e9Uo+$O`P<*%I73ZI^0>kwKZ6{419=TBUWwL3vDa@_46x3ctbp0tK&n7J zKm^PpA+Ka^T8;3j7>nyWhTtSObm1i(+W>f&pvQ(?YgKr)ToKu^BHfb7a1(A!IM%bd zYdMnwkS*E*3?97y_$nuc&d51ri|%|`PhYc2H&k)IUZ(^@>e%w#hG;Yid07;fi(*`i zhYAUeA>nHPe%`rSB-x2zKy;H-E1_mtVLw8Y;h<|2q!f}cXR*&C;w9CTU{SXAFu7R4bEYxKv>8Hz1J-$GlPv!Z zGmT(ZST<-bs&BQ!#l6&Z2!lK$Aq+QS7>_c3e8233Mv-hy=Q01ZHinR0xm7{3R&4fX zWJDgaqix5k!Uk0eWU;h|ud@(x@_;0AVSXb>1+9tYI9UX{%VuoQI%)whB44Gp)|3k;1o7oR(gYC=mAV_TrV!jEQ)E9)DZo17xSWc$O-3q^L2Om9?lfkjVF*8H z<|fq$_8#|O)g%=a(>_vU24X~q6uuV578l{Of*lbsn*hx%Co$uY4HzcZHKUK5b zkOQH>NzJkJlo@m!>_EqakpxoM+p>{!r85tC#YD`=gWc-p`+rfx4GE?0TR zJUIm2z>BRM7vC>SGD76X)Fx;d3(K^(v8<`N0+*75S#KKc#kR3oJ}uD1x+O&#r2wW# zoS_l#(Vx5PO_MVb!mLeL+-oZ*X|Qxr!dVIm(;ig*@uZ|d!c|5iEDk}4t)rDp(W&F z{5pxDm1;Nb&ND`j0`d2a$t-`1nv6L8Q)`pR?Y`dDdB&kPl@RRD5Z|VY%?^6FAy@KP ztqRHt+BC;G$Z{{TQB6vLQPJ;XWf~s=j|w11mYKl&G;%^kCO$pEwI|eJm**I>B2u>#!Xg!#-;j}C%zQ*VWv$w4l z_1#kExkP{Z8}Tu{c~pn8z=FYs<1!*Vyt<#vNZ%2qA8vxHc%Yqz4g9^(fBRu zdl;7Ts%gxmBCKI7*~zp+(q`>7D{j?mPlQh-0~j83-dZ;=>(8=(oY6)*I}aP3>$Q3| zWqgC>e<1zck&cAAbzSRCQuvJCqt~5oI?yd`barD*DBb9UpKdxNeOL)g52g>qo5c69 zTblN$FCc?Lvna+sslGZ^yXLr(XzHA8Wy8moCz8*_l{3#JT0U$1p!Oa+e`dV9A@(ap zds=+ZMH-LXma+KF4aSq&UiD@ysx+40-5_st-@{hdMZ4Ww)w;sVUcY)XwlkPkn|5gj z>)tzBE51LxzNRsO40)=`nGd|~vGrC5zX?mF(pu}_W_eHl>OMUu0LjnG=rfJhhhrzK zV^*&2#LyZ2=gtX)YdrGg4dLFWin*EBV^_X>Z|i&Er1o<&-*YpIns?npF7Cdc;BUJ7 z^Ebm$-EdD5oB8dOKX{xzYgl%Zy4yWvjZ#Wy#e*CC)jR2fz7HcL8z=vVLQ&tRD6wg{>4U72x#mHjpvm)V2&lzpV|E z;t&5_Rrjpx`sGTt8WRg*H=>uVZD--b-fCq|NMM5HD|#p=$hIGDqx`qGp_xd4a@!d{ z8!n(`0*uQ{!xh#s{mCw?eY%d@^Z5}+s3BEDTaaxrCas4A#6N#+0O=7{S`WQ- zb`?#7P_zC;sc%d~nb-QhS|xuAMqhP-suS3LL_=X zvgq$>J$z1^HXpwzZ0uL{eYte~aoC%paH>O)@y17)ZR0+IMx{C?RNin~20Gr_REG%Yh=kE3_u_!CIsxR}{FHPu-*4#KL{2@xEe! z^4s+0bWiQ=$RGkjAeXMdq3#@)@mvrAQ@!;(;@c3|3&@VK0ZxETBKG=&1J)X9cF#!K z#sAm^f9fRLFe-2RWfXaocVGv$BN`CiyBc17csS$A_;S}2kYxqo2$^1n?dEP#j>2)< zW4%_}UBFoJ$xo@1m_X>>;=B9Dje4iMpu?Xn66TEw2n%w1xCp4fiG2Y5pyFkwYvG-T zU%I9HGc>QFGK9dB8<(5F@V>8ENKbcjTiT|!?GYmss|G^h_a3hXh9<(mA6#w}Hi+Zz_C)8LT@N zuW^7WWO;6mc3az~*X8@}+!hG&cQtP&iN%6-lqzI3BqAj2cIpfdS;b*TeCsQ0 zLlhFHHuD75bt7koF>WM=z(k2 zi7a52s~gq1_h7PpwTjuBWl_*#E$Aj<@*$7OvU*<4c3Ts1*c%g!GqK`|f6bbCNJ5nTXxX{b+;;c^y{mKbUO zl;f(Y1e*~^gPl0-NwupNbeE+4>3XPN1!=Q8gK)w+t`V&3cd`4ilDEgB`*J4SC3(a| zN;3TAkb;x>c(ZVnO(kF}ai|QOzydeq?KgKQK`u7~w#pyTl3w;OR!@EBZ&JOsp71j6 zl$5cjF>!0j$zkIfOeP`ka@rnY!my&%$_3b`a4%+pwQg-7TZ_s$h&xfdrU1viWFOSB zM$=S0HL4;K#gSSmVMH zo-^a6HF3`FV9(0gX%$-y{^61B4$OavJkhoNE@Ij}2VpeuV@Jphea}HmFd)N7Ba+M@ z(*aUqW75Dv-zoLJ_plVUpQP1L_XP3B5S2ODajnad5k-y|y^@aY;;}I@UXvQ@rs07& z2$xegT7XoINT6of9fH*`-I~Ibq~tspW6re3yv`P^EX9D;~ch8iIn ze3hT#zFc5n`^0=Z4b zj()af`@8;GHp0|kc7uKCu+%Qr73-QB?q*$6j%GD>V6fiBQi8^HA?eE*#;X_a^-8j_b;9X88!%`|`(co?He~ z!CQrx2Fc0yGlX1WJI~3+(;Dj1)x>T=bT~G)R@0w__{7782KOqGAB0Du7zavDSnoF+ zDaYTWvLpsNd!+h=l2svuUxT@t74*b*cCqZ?Kjf{?k#Njx^=6PS@*d7G80>+ zlUmDJ47}695Hd3`c*{bsct3LrH7r(Wba`k0P7g)qR*q3!` zIAvsAFQT4!NZXrFZcfN45HM7$Fn(_go@*uG>2RdhF(ibXsn<4Xp@U*$@TDhU1rNB{ zQGG-V=6Ima;U(mY*D>glM&PwUUJXeDaiLDKP8^x8MqF_KaF}W#2}?vAaML=E^(|S| zL3ROJkqlo_%6f!JkY+@)7ek&xS8EQjr%ne`=3_Ou+l83Tu8D!Xx&E_x=PYD=lB6Y0}FF{1Wj%CgEpo^Rtu^?$c zM_{=?7USvRWq4cT|4{PY?6@BDC(0b$2_a?B(N^0w;>ctygm6V0-UyNh#oG=kLbMxP zC91QwAryQ~;yVNzF_{h`HR0vZ@rRSNhzd`Ez)kd|gmy!4voGtsmkl@}PiuEIH@LcR z63JQC_MoB$7UpT@`Jv7Gbpsophp~ux!j$682Ev;)KG!Il;<6DJ9spepL=3&(%)0%# zqsYV3kyMQw<~J;Tt?7l9#e(}~tpjKP^}L=KeDher3~vS8JWO*0Z-mbcnb`pMTtA!8 zBTTJtRg|d_Oa<7V;jyrY?eX;Iu8Hh?0s+7yBdQ!!BE~?Y_sAb#D@D$>sWzX2EyB@3NU)9YZ7D=&@e`#QP z$CuRzocRtcp)5l}2Px)R_MEy_OlTjl8j;T-JJQ%|UZlbw;X@P_S|R4#kYnQP5r z_C-}4@Gzz-q#Ux*#^V)43obGSMDN8Aa&7djtI9rfY4?k6iAB!C=57>S(~Pc43@sI?=JWViwA0t z3N9QV3UtbU_Bi>(dKAeUlb6LBq21>Y=OcECqSHNldaDf#i?bpZ-h71WPt1X>6&QC?GPQxMu+}^3*-+F7 zat1pCxGJeGPY(Ff0<&|anlvJbTA!E35(A{Y7h2#<1m%a0y>^; z0+Nsm0v}%Z>(5e)2_d=yNUIQGj6B4>EMmEV6uFh*q(txvo~!Kw{(@)`5w}Sb;n;5? z{~w3GT;K{AIAqbrtcyP?o^{#~ZZ0%v@Au9(Jr%+lXN#6}V;4_&F`AjG@><(*;;N1I z7V3JOJpL44Kqke3h-#SZgh{wc&wD^5LEtcWS^ywmX_vOySUHEP;DtG?wgiZRjv#ux zOmy7iuW~60Ufv@4K1+f zKG8>^_jTOQ3b>#3fMe83L3$ND;OcaY&TTwMp)f9M2k^!D^oCS$t(gj9^c$hkz2`)z zK0weNUJ6PCetg6}g%E*+k^gq4twi_By<`!aQK2-XuA4+fG|9nXmK_HDTVzc{jfQZuSfWFqPAe1p*J5t=D-TW$cOa82VT^xdrYhxi~x z7^bfjdWJMg_)MaQv}+7aRusRxc?qO?5|0)@?tA(gfFM>%jq12Si6Mq;PPhgpvS-=<@K*5v{va|0 zEx>7Xi^_nvoOo0Q6*vOuKcI*Bk?q4D0#f96x?4QX-xbFLxDV(t8W0*)BLdeZLGY7EbVwd#_(*hd{Uiz_-(_T6_?1<0M zwBuRP-6c*&6-iuazW33E56)SqpJ;n)4y&=v>9_eL{{Pu0J3Kq-eZSC|^!CHih0MK< zjF9vj#SN~?uQZzm*~&H@+n9L|KlX{56q9#qK!>5_T0IcVaDYC{nTiZ?{!q%;Rhb@| zAb=C1Svt)6g;W7kJNUAnfpQk}KTKo%SNn zrnXmDtJM@RkSeG%Ino()o-fQO2=bMlo>7-a$sv(kWxRjj0mt-T9%!9w3Z!2(J5PJh zp7uhgN07D+^UpKO8^+=ZMT|Mm8aMyny!<_H)%Vg*n`^yQb5->iaTXvSFjox>=$hHI z@b11}-;e?uRUQ~Jdq}E)e@@whJZ3081W+oMJSlsr?DG5<-b;FqR)wW&byovGl;hq$0t_x~n`vr>iR*srjG(q|3@w zqQ#>vIyl(9K+fVp4JksWnqMtmyqo@3MfedP{74!tMHEg3$^Y7 zm!lO+Uz6TMdth5o^U9wry;6DMIp_cMN7by3j+1atTt@_0`oeR75kd{;;FYW3MnM13 zZOF~I1OXSRU{`@S2B)%$qd7nb)E{B2)SmJW%dS1g`^KH`&QwV#m^Ydgqn-w!Ug~JH9bO zpO+v*R>6BzTiB6a>3*r26<0*DM^@KVaXGqq(2w@CE#q*aDjI`ZK9hh8DR6S^N+z;^T@07bFHYuL3Q7h2M+`l_>WW3pfNQFAj(N0*F1(BA*VR zXBWxvV#&YdjMne?(z~ma3+WH4o)5YVLQ&=s7e(T8Rj`kK<{i~&2XgaZWbj=XWZ()A zp%JcD*+T!#Kk~h5to!&NJE4qO!1sg}(ugqNugKw~R_}cwScz`*4%ERxBUJ!^Iw3(t z|K=9}ja%NN%VL};{^IU;Rw100e*>W&NB>ISflKg{%JgV>_x1-t{zmQ+T@C;M0)-8A zwFH195}fUjrdqoBTP{-6y8l>FjcSDA<3G}+<>EsF2hxc^_f;_nK(9E5(R6v)#9bWe zX*@(9Uxsl!>B4^~0IZE7u8b29?eSCBR%5#;;?#bk;9}Xp1?dAIg?N)nUV60nO4XTO z|IObc$i3=50VXt*NEt%M2}UIGBs;0}p!&<=Z@lPupKYziIaw*i4vYv|`qUSk#f}Yl zDYdEePQ{fEf6aj^Jx=ULd`5b^tnIi*guv~E`d5Iu^aoMKd2!<<77H;Tb)3|#msj2= zCvXMmmjbK2<5yt*(?6~1HT@nFqopzq$1T4eRAO0SmEe|s`9{e6UvH>JIE02Mf%ibq z5=sbt#g4}zl~~51OAsqBitxWnUXk(x${VQV0D~}JVhW#x;7y0DY1pUb-(2Pz>~uc7 zv#R4n*9Ck)gAU%Y!+rD_3Fke)4rOZ7l?2~U0x z1THVpp}bzDYcjp(|NaYA_$ENUfcq6Ky-mgudSuiaH7~JH>4owu!mRVA{;o=VLs9vR z=;Ne9N=U6x?V)yk7P}hw`8OWE?h>4XM^HAXS!PWTDyW0NEu71TUgcFTT>~$Dg)jb( zDjp{bJVadx^-nQ^QkLdJb)x%^dF2_9VT%9dwrYHnqNA^i zie>Q|2rKOp592CW&OD2cE6+vHZuqha96&t6%i@8`LNnqnkbWga1=#@F^79+-uGZmx z58(Id<*>=%M2AEg4BFr-aE&_r^pjPVicdta87hj$i`53^3B_bufcMK8bLoxp3tz&1 zb7!E+NI|a)q4vj4gxtjg*Juj}LBuHX=;EWxo_*+#|K$yp8U@HAZbJ<*rt}$o;o~BQ zQ)?gr5Ta7SmxWI93q!o8uNvtj+&*@E&9U??;1*R1DMS*EGHNfqRDMx}|D%7XXgX=K_jfiFCbUAMP)#K$|!x(#o9yYe)Fm7k*D7i`|L*}ml6!JZXvC{5nXn>^g`Jcah2n(`E^Zo4+?e$ z=^(B|zoie*O+ZS0%mjg!tI-8un8(Jd^b8G$fElP6vVcl;gdzrP8ci2RT}$O&?gGq0 zHTkZ7T@|-eKjfnYkBL2&J_ZwkRfyJQH1Qk6*vi}D;$2!`wB0nuT2FiUZvid zSg}k#sU(O%vFbioUZLvr?fD;n=Mp|A9wB3k`nRQHp_!z0X>f5hpjS;-DHimW7`vg= zq7ktK8!)LCsT8cz)3PgHYv2CAF7Y2?*hbox`Xs{4;^FzY_VwA7k?q6&%@3@g`*(SmgV1GdQD}(KL68CS79IA z?jr~6Sk`^|Jr?+^NO|&LUZDv<5UQ}{kxK@l;8wC|$)q7FE*>zpd?6|pbVa>I1VBUQ zPkf`A0#IEfX+@DQ)zWvc_^g9=5%<6Cu>k#*?n(-fF@&a*G|^GkS3n6vP^oSBO9s;0 zA85bB-5$T;l0FpPG4O{^Nz%Uy2lN`%8D;@EzjS-?apl>E{m5spsZ=z;h|hnhJ4q6s}P31>p7PDtR9KNF53KsB(j!c-&_gc$G*XD(hMOi)yU|SH!Db=x8{) zC*Z~JVHdwbpXWpLDN@m*#W%{&Mc8ltw8~B|en-WUV3sxBS1=GI|2EA8Tm{mhtL7j6 zRW;H<#f70Gc>qev81hR_KwlT2CB9lHukj_<;21EOx8{ArHjyc9@rNIXJ`U_?W*^1v?T;v)gs^isb`79QB1G&_XpiXAGU2JZCDe{uFx|N&% zpmfoE^_hu8>}`)C^v7-sR&}X9R{dI&qpCz$(1C>B59J{7zf!jZ^PSYx{D&^VJz7pC z9m%3EI*ZjrHw}*Q?Nzd}ucrQRJnj}MS-xmb6g6RW7ePoP74QGO3ivSOKl0Hk>_ZKZ z2avoCMOIm?J_#|{iPS$a&=tU=b0f<(_@&3IL%N{GiSK+Z1e7cuWWrL3Fav${d!+)1 zzQE>ho_S}LX8`KNAM=$f8nOY2T%^g+fGg2<0rumWDx0S0{U)LU7i9(qK_w%Q?pBSg z7MoXo_QAu9pZ?ow+yf?kj~4){N`!nn%Eu{sFwm$R;$^N0{eW@%d#i(Ah~*)v@X7#4 ziHg2P00WUxMJC~r#=8t`+$w_4&%f~()vAZ|A|2@F&_|ZQke(w`(6?=I^@e|$|(G$>WnpBwg#eexidL%Z~P0sb>zsx~l5Bq09qfIt_Q^-wfS zr=ANf1ZQ87wngQYpKp4hn)`k7`3jQiKtPuWNjLoXDKY>NQ*f17>MOkejVdzu12fc< z@J+B558U@VpJMNTA7$uUe5c}EtRq4lKT%BwP{8LN|IflV^fnNPR*|!tD1J3`z}x3X zZ>p98s7um8ejrhan7|$cnD7KL_(d#XucF?iA4Cagy7}C9swqLn2~gn6EKKimY=eQ& zKNF7?n{yR?4SnxD{yVsgRg;5yHXlLMeU^m6mje(R;E5`rNhQSUUkfehEBv@VCCh=b$3=bu+xoh% zybYvKNTk6FSJU;QF2K(~GfuJRkrg15VLdp-1%c^s^%SB=M%gIo{D1X7PGrlHYdHH?(B2%y8UitIlbrI)| zcYE#zB+e^;PH>@1fdVjiS+4>`gi!#EwTp^;iDk<_E?pPv9b9vppUSXw9~6WBp-Pr1 z8q{V%_W)1+ELhnGm%Chm{^s~QtC3DNClMQcCHmc^Z)p_f8>wg%wY{wHrFY6Nr~nB0 zeCuo#+I_cX(bxt3N<=07O$rDF``~?5UJmh+>%}6*K3K)|ARdtbRfhPKDvIg@^H9@h z3DM#bfE722(4EKsxeEV4yFYOR{wRU)8PN}JF6((Jz?J=2fV}1tH&o-^_lM9-2efxt z^#HSIs*_wEW7lr!sFU~vCu(3=tkYo|+ z{W%wUry72l9MU6_cB1kl=CUf?<1-2svtY8J!i%u{s07mWJ{d?iRTo1K7T@;I#d4I# zMsMIMG@L)LM4A`1DDU6>nxRN=6LG+0N?58*v792RoDb)_s@nl3Ar39crHC#cn1u)__lxc8-XPte-kt+`Yyr;jSFB&07)fWpk0fD0^h}50Sx_RN$CA2 zKL6Rz{HB@`QdxHhXsMa>s0e$7ac#980zjaF_<@Yh(noM25Z{n9fqXfY;PI=B-RK#i9{)dn z>fM#7FS@Y&rE%05E`sqH6Qxm40BgNWb1%FB(w6E%_wW*4oL{%6N*BTG@uv#F2>@0m zJ=BHy0T_@EJgJ060L!G33h-N?JoaCz`T*Zc;G1TChgDW9K!*kaM}f99jZZ+zjtV;o z_lxk8e_GA|H0J>#_)9mIK1XAH-oYRQhEW;f7TzEq#nQ_Qz&Y<5|8iXw_7~s~`vZgJ zLJwPx)E{A$hyVm#T1v$Lda0Cs|KpvPh%i0|1eij;)+tqu1f$px`~^)fwc*I{D{qNU zXzpV#RCNg8bbv1syNn&tNzho51_2~tWz;FctfmTa5%-&^ODrL zi)CCQ1Pf){`}fsiKq5*^4SiOwTl`)Cq67M%cI4lx>bM|SX!l}s{WB3kv0r^MP$>)q z1^;~PlddZ>-@ra}hx#GB0jsG39)4V^j{Gv_mw%?345U`bZUitiX$cOQ!l*jg>nH*r zS5}#dSbEpL@TuV(JyKKE8Q?zn#Wx>N0$wR!{@7r;P+-eo+_$CmKQoq->@U0tAK?cz8)^S2^`_S`OhaR<$=Hun-CenkZ1)s zX7MvT^dCTt(E|uYbura4?l;2u$eBwB0on5H3SVQOurmGZ11E_lh3XSxvHZpJC7PCs zNzH%#a1|ZUXrGQG;l3-Uyp&?U2?|juWe*k#sW3)xuUN#z?^IC(ip9qksaT>p5K{(= zm=&rW)Cy7&mvC;`$jdL53gPbk!z!^rbBp4Q$}SRT5fxC3ggbob_Ymb{>BWXDk*`$5 zmyTRlZ7PxX00$WZMe;9};CnA9s*DP%?$7X2nVixmr~x72yT7ism5Ost)JFi+5^(y0 zLB3RiY`0_;j0l9#h2Wytt!GA`>Hnat71uQy1Um>@qKcEJtmL4p;a7mHWN#*B1jeS;)MHqDUbr@BS%poAE z1jv7aZ_ufts7uN0+dJi;&;qd0ifHvH%||z_?gSR9${@uL@uGncv`aOPs{1r5K$-vX zUsMSI5s^h=OV82f^20A+=u(HX z^bLw7A02q*Qv87Fm)`R)==YjCs=O4`a8aWvHQSE)7O9dqQQ3)G-PLu<8)?VVF0Cxkv@2)JbDA0y#lk!6;z|bWn zfMgZ-@EVmdFKwtI0Ls2%6E4R-W!l^?s91pW)3eAvR9>>Lph;^HKFS4{6f|j9pM4fO zgz^uov9wUYH-3DH-)^Y|V4{i=Fv=kt3{~)@yb^l#FTZ;BWB)H}?*kpjb>H{S3|8_+ zWn%1bgA7}IyW#pdvWlWFaTKJcDR zU11U>EL}gX?CbNjab)aeUvx%NH|W_9ZwAeMe9tYLFbiX*`!>n=wCjv;e;oJK%Veb2 z3VrLvjh`VUM(5Z5o-P`}(>F*38XqC^4?QuWfIY`}S8GWq;%U*z61FC^M!o z#U>oRPFD~wZ~IWg^&h{zWb=v9zx=OfH~9fW{n$ubukWjkyBO2>ZilIJ>+zl(!YJzOFCt+ zj2j9vQ#&`d%QV6I#D9M8rYLlyH~PttQM~KJe1?|MNxUzO<4ZFNHy_uFlkbcySfuj1 zTW-{R#uerry=_%kqmZkz*0iIBR9EezgetpC*uks@8vANU&tlpmoLn8(Zd z-)+hcj76ga6Wy7rUNu+7eV8uA1&iuT)mFdTN3$K3RZCXu#F=#e&*n^VT>3q*NvZRH@@+O84aIk zY?^fJ$NL*4zjZc+QhgI^7`yT}9!3zaJ@qzCCP*;D;RZ4G2c9whraylKL70I3D^F|| zv5BBfRC@i20;6f>bB5LRvU%r<_r2?<&J;Hp3=@dc@if?E*l#J^1{`H9(mO?Tn{Qz} z*N1*_6K>X@FYZ_Dy1_?%P1uiwHpa>3l5Ti!9Q@_~_=}rObRUW_lUN2CdrOo1i5X+s z*tr{ud8ao>?()C+_nX|Haen=Hz~GeBbd%PiaX0krJC)10ZC(E5S2u+u{WEX892bQs z7}4);>Wwe?z@KiCuHgZ3y)i=9PvzX;4d1bXS3X2(F8=+ow~6*`m!Po*M>Zby-Icd* zdj7*3o5f0?Y5;J$$NV(9 zDw&~wod8S-&++b!=h=JzZ4=^TE+axjO>YQ3HgeQ=j~uye>+)|8y^~qJ)|UPY+H6b; zA^MNdddvFe4trCGOOF_nal^RZNY(ph>UxE^@y>6(`=!@6bKePLOx)JTn6DEbdc-?Z z-@o}l>r9F|-TwZA#Z9Ym`YOpcWKtLxbCwyfR}Q1C1i*aQPZFm+8Ax`Ex8hbYW@iPq5Qv7{vus^;Kxoe%w&jp}(6zQX`^)8N zxe~Y5%REj0coSL5mzKlSW~Y-Nkxm#}I}4pRyI~pyY;KXWTSZol+4O48-#^cm1+C)F z!fom07ha{_?2eJxfoCUl%A+{zOmSNG2-Mi+hg6)ZJ zb&rQF$IlA6Z&^d3uum>%C$ZhtFnPsIl{}XZx`jdKLyCQ)EKw0vzIBwmBk--HEW<)8 zj||QO{SP-z8w{P2@;MbrvXRP$^GnQz zW9Had;B0uCT>XJ>-()_?`HtNx6#EiXlLA^Bun@?oIKp`!8xU049D=qa*AsoJW&;lP zh2TT0b==&S4XCdiNx@3fguQ4i>tD@U0d|yBtL?Kz%lp~Nt%uc}h2d|7XY+L8L>@hno4L$boa<|XsB2VceJ;LjJ-jPS-wgBg ziG%SI<>UE_CR!Ai?=zzQ-*kNL*1l-pD$TQbt*^c}0y76nZJDh(t{vu!^x8YiYn#i= z@wJcLR5@Fsnq@6BH+9%4)ME?1k}TijD=!F(o#;2qkyU3`y<;+;kzVPz_+T)!Ty5Q? zntoz47CJ}es@z@9TkZqHw>tH5Dg)t8g=`~oYjwKbF0aaJwH1cT{ty+CnLJkQG*s-3 zgcHw6#?%w#xWG;osu#-KlC|fmMY;aLFH^OxWudqt_q~E*d!NAUl-?5U@)j|}o^Q2S z9Ap!;v*IW7lY4iUTIcTE>I}_FYpJxdJFJTRCBl|tGW0D^SIt&KJA-!UHq+OJ52{W% zmNsLuE$718e9&{l#IK%^$$%HLH4fXw7ej8J`sw)PKmLOELP@y7^+F-p4V*3Oe7`!X zow{~&C*K_|u^&>?n=IGDTo-7QHMl+$uos82gjldEXZnd4S`p!1H#i#Na;TG9iUabjhMlZ6tXsI2xOXoxuDm!2+M)nMpt~Z>@ z)ai_rg_XOR>!>E15V^ZWg?-}(Py3$JeXOd6k12Qj8R4)$VJ*|N_@wUz^SU8D?9ET7 zX+H4HZ~d5SbqBia&DIcu@d-An6XJx>W*;`ewuD;SybyWK_$ODX-Jl-s zo{b*WF0qSUeyVJ0-*s|-hz(z)To;|$(N3f6zOHAq(v6NRMMc?qJ@lPs#}62%GxSf# zcZ>6bYM@nQ>n;&imVNeM%Iu5({5NK_M|GO2J1a9g??{^sjDlDl6S{+ni)WSpjF?N8 zL}RyV=K0!gDj@RiT2qhiDQC`hHPjSc{YUw_VDodYRAh(8+G$rSc2#VOd)!7x&xZLS zpBuPcQ={S1>nVQz&Z<*6Cd9pQkj=3T^15F=6^P7nEioic`zU}vJe)3^5xMiZ zC*RXdo+&T8VV+D8BD4P?ThV3qqVFcN=>fHC{GW>Xt&6^NN3%w=DF>%l(0_W*O`egn zYnd%;^XadrjygPC8qSZ(9XD5Zs~scdFGalgbvbhw{>>1zAOBq{sc2HV&zmxJ2F(*YUKFzSKoyPAj zi37_s)p6k3^}pXj1#GCsR%CcYM$*m7yqw+l&}-%L3Zv@OLeShCT&-) zvPZYIV+B{(@%?4riX;}-W!Kdhm*+WFeNvUP0=sPa*68H=psGgrsxrooeLCB#uEG^r zI~?sRjndM#*ck8(TZf$uxvg(o9Vfi_bAN|VD$Z`UBxPipE$*y*mG1G@gv(%(Lv0@g zw>+P{+=h^v&-Ol4pqaZ?3(HxxR34q>8jCnIXB$CGmaSVw6)croRrUeHMPx)>iSIPr zguA;|__-sFXZDpFV#v^MitsBSm9#J>l8;x}(iqd@+5Ez=DJ%CJNtClH+y%!Q_U$aF z+C%wpI^st6_zMNk(JEK9gE~PCup4w6S2Ogftc}c+QoV9`@yx&FV~g=?qE&A|AK->d zY;j4X%-D52XGUWl@Jwz|iexquLu^(oGCgcJM58l2szSCuYV>?}=(JyP+^0qAYw1|K z#hua3xl}>Uu5eL8*QD&>Y$r0s{teIsl?-_H?`@%F)DD+mX~`)JYL|}c`MZT)W!p~n zai-lgy5e{~W^|*g`bm{fp$tVuRuol{wDj5DY#KK*g&+ac>0t-=i?jGL$o>NeVhA$nvOC z(c4<2xt`;d+DME)U`hFb-yfijM-`eh z*hUdOZ6_yvVH(u2m6oC@I>(5WP^&t_&Qdk@_qJ6sOq7kI!X!}0Nv*O5Lp!MInY6{$ zWqDv)IvZjpl!(}KvXC3i**FB1pfZJv*~6Zl3?nouF12qbwhGw))e`K~DcIlB8*NMN zFx1*1F-*bjc0>*Gm+@c<8D&&jQEnNm%oRd4SdLkv?{anH3?=Sk6I)Qg@kht%`9 zS+-Q&u5?AFM@6l@uJB&TT&ifJX7}ACrPZJ~#}EBr{9iW<;v&AOQTNyPNuP~|53b>* zUJvH7?N#CL5>XTd!_rNIbL9_d0wwi~I_ciycIVcU@bz#_$p)2m@VgA+MuWYL8*W|8 zVc)6S^Hb{YZA(Ukr%(Esyrn}m2nfWT*emyh_`1({7Fnq&#Lx+PL8~T}OV(6#K3_SIS-8mj7etL*ZoJda-=_+C*6B zG@3uBt{6u#&o5EsO+)65KZ}=qft$*^iu=)Kzb}IXe z9}$bCo?n}8Cl6-2SE`iS%UfN2ZRi9*7mioa%4PTNwHNY+x;yyU zUs-k+%K2P+Z+R?#Fhe_(B=)Ft*K0p^asm6ca@&#r@M9JGqG%q`cKwo4U3=dTn&J!U zLh0nl!f9Fgj{ivfc=g%FUl53@<YV89Iim0H zyjFTcG#4JP=9fg}uHqe!Y@GPj?qs`Nd8Hkkmitm$9?`s9mWy)XmI|kTp}4(tLC)lFjPg@WQKYTQt1%4WabG9j8h!d_1cEKnSz>DRqBioA}c2$}{SMKe_DJ?~kp1 z>5C<+LMx=4Y%2t6?bEj0w@h31*~xNAj91_I^G_zGe+~BS6e^{d4%ksWp^5F2YKUTD&-k!tk4{rBl zJ+*tol-c0T2m;$Tz-RhoB>%@Ztdx11qN;~bbehar^`u1Dz&+N1wyNXAvCzAkSVyaw z5m@9@F)I~`l-W6yP6Z>v@ad`o8UiY-`iJxjZfd{Kbrz;%-KjFThQ$* zHM37BaLL+LeHkISr^ry z?kp55KiIYnd0b!*_sZ5{{ZUn9yfkn&)YQnng7kdTWmf%B(e?{}a@@FF!jt;2-ItQB z$5u+MqCm3s&*12c!{oKqw;Lm3p}j0Enw#f!3*s^h9H3RXsX1Jn$yvlRXHfq!rdL7n|tiY!h_jl`r9 zmQhjCFfK5DpLm8+_^G?GB7!9_s7tanms$<4_&%{+-5D#i9+k(~lUIFt5)V=3?xiFC zvykq#UgvRuSO})^q0qWF~hqM?kd}wDs$Rs~&#Ri5NJP}riaaME6CN?Dy zK?@V7#h&OrIe21@noXRhR>UT#imC^Ww8j>kmh0#ph1MAW48x5Zb@yV-&id%8Hu$m{cI#4tGa9uqp7hG;mfUq=Y{DO2R+IUDdSe5Qf`J3M_41Mb(&+fl~ z_50TEJR8iVhk}1{&-?e@`D%RmiSYg9J71l?d}!|BS$%ln6KZ*A=+)2u-V3;-SNA>3 zpY7f6H=hmoo14EEFp2r6crlkA2`)b|`fL9yh3wxbWOGd(-l)mxAFU==3K`vK&aeIm z%~31W`uX7UuY}_pt>OLW&i$=aWTyKyeaF7yY@ke^_f?PHXZD!i5kLL!_*%N;E}B%P z?M#GWA)8u`2>D-{vy&+~Som3IwK_`{s9SqUy7~b)*KQoGH~u?A#2g7B90zw~gW-2N z(4%XI=kSuT@YWIcU$z|ULwDHqwqGhPfP~!RYS%j|bR|9M4i%EASn-bVvu)qw%jQle z($&2CMpXz|^^P`yu!#72uG?(p*-3Zsgt)_>7=B)KXLaXM*$$73wX7kkL+#R3JOvPv z&jt7ChI%Qy`<743U5`}7Wmz6QTFze1?IGp98aun2Nr_-zCd-;pNMvn{g{Y+I@XGA_ z-aKXOOgCt%WzAS4ar82MtZD7WcO(Ss+BiMeqa}&28A;ofD?9#4*DK|-8pGlaPHQ!R zX;eqmzf7m%&QS&n0p?`to%Abn>FA>(ikD|sWcA*LKCm3^_uY6)SG!^hps^kzqZ?75 z*EcKd1cADP5e%m;{`=<=cI#~wtXjFKvzJAQAUI0=Fc0&i>@80Aa*vXUwM(%kGx?5OE) zkRM0lF)VPIB$er#fA&5r^G6k@aK31@CuteEcmx#VKcj35d66m*LhHooq|{gp74M9d z44$i&+Uuh0+udQX*ZrlopJsM<1QVkrk_60>HRYGu($fkg=ujc7Gnk|9&EUi{mbFgh|r98W)q?0+o?g`e)jfzX;pDFzcCexbNiquB~|AH@jiM#SzW7?I99jtkDUON^F8 z`zZJ%)2{a2T42hzNjIM;ohE5ms@84nc{rC#t#C#o)5%kAvr-sR1KvQsDq{J?Uvruh zQm6Xmd@82*U2dmG#Pbc&J>}l5iT(9jRn&?@KyBa(ThHxXio5GO<=3;u-t9XBa385U zAxQ0znoF}iBo*nNok{|q?J9S+w&fY&?ydgI2ZL_(y*2qvIX%|gg#zXGrFy+m4=#i{ zXu6g4a-(~u3U7q@+cRp||v1SGM zxps+!kml%I2Sj2Xec%nmd5!s(3Ad2vo+C+`OopC&Yveeo)dd^?B#64sgkO%UK~7fR zA79--4m++&_;yf%v{-Jp+7MHNfTz;(#)=>>ep*1B7u~;195-{kDQp^P(yDUzBUFh} z;*SlAx3o78uzsCWz&R$evIfryP!@|}Y{{7b^*AP45x9x*x(m6<_y?W9JtRq&1`7@E z2{WuMkB>?1vEiZBFo1mWo{xUB0Ms*pB4gu$Gy&WK_C;S)cVhA*jIPv!%F)qK+YW&I zx`AMz_xucWK40@i3s}d1e0TVk+a#u-JI+c_VCpzjP)#ee;-1?A{E&00n-rK~A_BRq zxGFG0wadYuTZ1|0&IH`OCAI+56`BBA_JrN_*PF63mGAf0tCooPOvsKslU2;1wn$VR ziPAE8#Eh0b-T71bVLADy)JHQ9uYn zI7J(xwJc^AJ z*%xB3td7S?A(YGm5k`juC$3C#x0ql2-kq%iYHx1U{|TBMA3H#oV3#Q~DHX(7^W9(( zaT8K9;WROq^(R>k`A=KVmqeAC(c~r3A^z?-*#2JFoa@-u9LnNVo#dvP!aY%p^|gOK zU@pr!$k@-E86d1y%+|MBpu@wLaOO zQOR?@)eaFqF~8jf^GXJQ&6u@oBxzu}N6iGQct6@%D?|*koWV)sR3Zy8ws_oC=B)BR z{7tKq&Kbd4nTa1Pm)xM(b?~-`$;^`w+H2Enq+M~aOO}~ADCB^MTr*gR^x4*4H5Rwg zOUA0Sc9*SQnAky`!a_^OBotw2^ulxE&dQXPod4r36Gz2;>CxuhXmVK0M#=!;B{hlB z*+H*S}QB@p`|48**bAIXZ=%*izBegtB z_)*^*&&?%H9IJUH$Mwxb5%Ra=8y+u+?z^7;q}@P!AW zI>6LK9|By+^ZK#%eA1SRl9`E6^@?OXZm2WmXbsqYE7QyaC|q z19{Iqqr;uNCc+U17^DZF$#n(u!d)j{htkS2I*ZLxHuWbeBqzx`Se zAdx*U1_iyatpGfAUtFwAp0mVQ(d`CX_MO+Dt(EVX-}`=0E`v;L-xkSkI2~2^imGj= zi4|@SA_y>70Ww_nL3h1p%7n(JOV%!xd)Z_=a77RqMQHD;RtzBKnBJ^>bsIn%Xifb> zc7NL-rKUF?qBq*(D<$1~XdJ+p^4;RYPmLTFVN3}n>SM~hu`n$A@pVintkfpJlnRdJs#_*!Qgu(+OzL@;l1*?pSZ`s;H5&{S+h{eer4Bq zFjHYr6ac&Gj`jfLfZhWuZ4-% z?7dY1)&~G7#tKXzQ;sH?d|@T(4eQ>m=E8^)2HW|~3kcQ>j2^XF1XjH${@H4Itgtv7 zjUmX$^!De;n0uhoFBIK;;mfj*!mG-f8CR88BDi|5p0j0_+gC9Qj0-fOH)4S>;}KIr zW)q;GqWF43^#JQFosR{ON5=Dlxj|7K zU~VP)v^WuS4#is^{i&M;lo5hBg9n$JjO`>i9)b}8^X->mK{3ZIqbNZr=00J3B9sfo zWO$8?28h5fwT}r>;=M_xy8l3oR8<^z78%W^)BqsSc1Dj{mtp2UhPf(k`5!u`fO3p2U zi%wr&s8gli`h%a@i8ueP(VzKX{ruYHUm1P>2B3KV`>VS|9~OOowRU*}Cw(wGoPSC^ z8_Z^h7e1$++9*VB6!O81LU#5GnfmEI#;U$_rHrZZOaJ;md#s?b_^++i{6IW59k(7p z;8CvWfx&1CL*BgRbJju>h&nk8WrEJ5bLc+I@qsvK#k}{9LQm;qnEkU1?|9=sAhBU} zh|ACYr1|E$qlMitk*zuUMe;YNEqU~BvMLdF4i&TDU=~=rt63VfgWO3{kbaOBxm2!%Z6DYb zBP44@lOCUiuOt@Ttqyb`MYc{l1^Oh0n$@1)uon5zp_Uzkbqp03Z+moi+zz^0+j`3F z06Pk))%;-FZR=D1$AAWhZ5if`zaB0|*=S*~S%nudR2|UWHQ@ovX;J4cC|wJx!acqi z4PeTy0|0PW3;{-jko^Sn6R3-H>my2Pm^0phMaNPpS7%NW=6{hyDPP4dW_D#xOF|ox zJAZ2t$Rd|+C!0;7_3@miw0wdld5*~TsQLfzcb^sx$Yne8qE zXX#wm+Va6P2ifg9l~kvrqS%2iXDv0m+JS-wRNk1;Pb-@*0Y-<4OHFrBg++~Ylv?yL zxihIWf5Ch}K0xOlwtIeO1S3DEv*0;}N3m3;8qTNVqv}#n^I(2fOT}8O*7xc|LG8KR z?&tx!xE_dkP2#6jcP={=k`tfw(fmVb<-v3a%BEXzGv>r|hFGmVr}J)u{F-d;SXrvp zR6GOHiuQlWt)1AGi+$Bu9c3fxwbbqm>)ABV4+Vl50w`bp2oXh+P(e z2krCHwY>~adQ_6ekrahJk|kQ#|xunYEd*frAyX?ouTH9TkQo__~FK2BBXAXQ7t_Z6M=oVU~bolInl`Z~x3nt)RtC zQD5*G=2gIwz+gf|WEnh!LfiC>;trZ=C@cb3dNv~2aAX$vybB7M5Qbns=|pFVu!w%9 zW^_fi>@&ULHE0ZM%B~;SpBrY4-6$x|(%wZMoQ|%dMrcaMw;=`-*dYQeG|h#uguJ^c z^dc}+tD#)A%7mDm*f~r#)j+q}zCXYf6mbIJ*qdeffT=B`yGuVC>*;A&lj!E)<ZY?gu|1^lwci>@q;E&Lj`o+-fTja2 ztLIC%!Sz%N*7-Vrxj1J~O9m+4GnL_ohWKU%i87DEV>aqF4JA`G@s@ZL6q_&eCB}sY z3?$}+U2G?gH=Anj(%zq>{YK_9Y0FGy$p*0~6{2vZGTKLn;$HfSn>d&ZbAPyPMf{@~ z^R%sYLU|65oRN2k9%Ry%m7JM$J^71n-G9ERI|DU%t{KKxHW1teW`n!Kr+ls9vZ{v4 z(lk4x&cnW};436-zQoQ>`g66*&ERLg+jF0P@cG(tRXe_O|1p*CDt8+&`u$_97SP%A z%&?Zke5$lz7)rU{kvYpF)@ytg-K%i5I%nRG4puTx^r#TeiPV?FQU*nCvFIvF$(z~p zqD8>kfdW|jo(`WA%Wi`iapceHhM}UtD6K&gb=6rIf%0}kK7Nk*>3VR2KtyDx{A>>s zIWik*s<~b9#lQNeuLVFNyTqX&P_^keXdYs!@*15Gyw4B|bB$#uVI?iBfe|aAXrLePwn{+7p%vEu;vbeEaHK|2JlQA`AAzR#X_nzrSzED6SK*$( zY7*%rkE-dm5$p8C7?@9RrJe?ra46XTl;(vp_iu2oU3lYK5sydT7(@&4gU*^x0Hp)< zI@265OHvUlwe*(dA#L>w0gr}m3a&|u!RCO9E*+YG+DLM7y~?&2UE&Mkjl?isw1m#&O^jjUEC8CK3|5 z(VaFCBd%oOdra*u6nk5b5MLldJYN&q=RV)uPUA!tUD2z3;>$mFAd>Dq@R(3T5CtYhWlA{rtE zKKQD_57wbINE0(72mmz#+q`$zPmRqOnjHVfav!M91;zub!~5lY=ArdO&XX@D4b>v- zs5>BhG*qtUgwq5I6?3H}&39bJ&D)Gurm%~TCn-M!1bURFg@W~rV0fb^+MGh{$@Yv)(OWsd8X6D4m**r$hmFoKW39as z!~oMlV0U>k+0J(qfOKKybuHs&)UhUc0Bo5iC(s27l(LbdAHl02fOu^AptiD7yL#!q zXJ)=0SVQGP*A6@zSr7~CSTX*>K^piEA~gatu#6BYB-RO3^k&PGYq?3-3ER!AtHB|O z7nVX&E@gO%n6)~lWrN1Zhg@mMj&taMI{}o)g@%(}zVFFC+wewY@1Cnf!7Iq#-^?~V zQ#JfNV6|&-+T9y;!_Cm%6;Mu^zn}f97x09z7TV3 z6f(KN7JTlvuW}zZR|Zh;hY%>QG7hK4uQ3ik^gDLS=->%5gvB|pHVy`W7ZxmwjF(SY z(p=2-P;qcxTTH!QNbM!%woV{?umlvB|BPG?pbE;^c)d}OiL_g9oYPm{UBmINzUQwA z0Zo4OBOhP+FYkRWkbp+VRFFaBva-NnW}rt{nJDi7PM8FuI~C`d|)vm|!|fjlnrmoze+m5%{}#Ho|wg^isQSXDQJ_4tLLhMkMuw zl%OO>nR9e9AgC^6$GQ(_;_8RQf9w>LWl)3YtXb8kI|QA~#M92*D%0Qwu+t~(PD2F9 z7H(fET?IR9fZVfN0^92_xVtO_vPm|hoZPnOlR4Wts6wrcxxnm51k1QEDbNreOaZVJ zSDRku2g>Gl06CEH%9sD33A~RHI=H{%C^JJtZc~R)7#CGgdlewBgy5ylF>hU`k=cUI zfE&Qcq*`_pzF#^*>}s60&}Va43xn-6Xfm5Fx+i^BSAulN3#mWCShh%IT!LksJW}$Q zSyuiWA@r~fa&qx&r19NZ)M-=M?!GGIBu> z7~H^JE=YZzoX0BeR>@?nt*@__lM$kURguwP;UY^*2B^`vW0*d2PBq4HDAYFz+PB$K zH$b>7gZEhSb3gwRxG|b*mPu+`mt4bR%1!rR z2%yMgFj-zHhHuF-GT&A9-DaJfX2R2L4#f=k5uxbL&|D&1oFC} z$fb6(5V`KBdW|ua=Wv%YaJMb)y(r|+xpJ13PBdj!fN3_D4z*8_I|Gc6r;z|nV|wEzq_issFgjR)$DOR8UXY6bb29&C{oO-$AsoKmE%n~ip?oTonO85 z``;zeDv}7}P{^VgUgjZT==Kaip`Qj-94cT-9^^B~hve9z;@(LDPl-e2#FkL#7&w$* zSn;8RwT|-I1cO!>y1@NaJ8tyKEXOIZoIu*i+De<$JVU~lRsy(-FE;T57kPSkAiQ|w z-zARb1A~?ISNMW^vhW_`C5PIh#U=0rZNx{9qprhfE;2O}IEfu>OaX~8!~#5`>X<#U zfeG7t{(;46HWzx;*)*|ZDv4<$b4~pMHD)ZuUSZ1p)QMYWVo!rX7%bn?WRnJUkcsKS zq{PtO4Xe^GsiP<-wI70324O7;iY%+>yP6i&Ft7MgR;_@ugO$)TQ&T2*NOI;8yaLVj z>}}4UY$YJ1H$ZqTt7~XgSaRmIaxf-rHvp*BS@u2nUJl40FrZv5GeQxd1wu!iq9uV= z_a)_NjO2v$H4Ro>+(gfZx#_YN6mw8XmJP<*G`(ZHEvETKZBq*o^aaBiyxCZyz4|ciP{I#)i|>~%%f!(;N}Wr zynn+yp+~lgK}S2eHo*;_qVX0GBv7R^EMGt|@Iz1)%~NpHfWcz>hqi*Dg4H@J@>T%} zD+^&32g|uGMNINJL#kj^@{+Ql=Gvl1si`J5!E`A~DVn@VZss$R1>?3Huh2-=Rh-9?!nPf| z3_i)MR-sm=>gXOb07UNG*_G&zcZyJn2xJh;er8ZA%z53{toi5R5?$5`lP46=ePR++c`WAXL(yP7 zza}ywtz1vA{CDV__(QkZP0v)<%C%>=9jn&fti~US?v1xck9KYzKUvOdW6#Bz)>+Dv zB|7I9-1&Ubzw?A(ihCOKu;zd6H*WEQCQfX>A3jz!@hwJwyYY%kAR?fIerms_Qvweb zA+CepWmxH)sTa>4iXX^vBw+koPcsWUvJE6lb+UjAwu>|u3TwN!MPtC;Vp|-)8jpaq zLAGr++&e$Kw~`J&styLDYoC1a;QHO^u8D$0x6lpAiuaVUT30>3FJ9tX>t zr{}oa)jMwO-?m@&`!4;$1FZVHpuZ}D75}jM#!s7nhW9t|w6OE1 z1?Y{d;VwQcN;@u;j;b{anqXACBdEZ*S$v6u$XXA*l%I?~`Pkf%{;tfkceuE4RyJ<(DY8H&(G9eyRp%4zx0^ zKLz?oRkwDj^`cu@i({%5@B8D^1{7&5mOS9B7kgVl%UtSZNMdcX44SMBNGk&f^eO35 zQ_%z9rF}*jScl<~nT5o;_qa64u-3p|v<8^Pu+uQ%7K;EjSbnf1v5~Ja8n4!o#SO-S zjui}ztir-oICcib8p09pUnw=LpI#~TqPki6ExnbR=T{4#h9OrU_Nyy$rabpwzG@|N z8936RbgWo0A~WD@AELb~OJ-;!q(%Tsmf-?nvhcXi*YlncVAt}G+N`aHV#rO6N+Q=W z)?4&SUE3Pl!b5AS%&nkEG?8dx3{9{R)BRCcf5I7G`HYp^W{l#Y8*+F$3)L^!?-}TOZD~ANg(LuFRVz^lsQBT zo~p(C!6f%2qOxG84hqx|MxOQ z0w~|Uc=_io^eSa_emZp)LLa?m)?OP|e$+tUW{?v~Ef41asr;}4oD0k{XZU-_6f7RS z&goei#KTypUxZ!6pByazb7NQYL_R7ea%Sv>Sr@xdeAu^lAhLPy ze02IDYcU#U-BzC4VSL|j{=|^TiOPrsta61Vw1BM7NzxYPOkO>Qf$tKKxsWr~2xaXa z?2x?7gPn3>>!lFB(X!7vT_83BO>BC=9Jk@kEfo7aLwIxGsd-Aco)nmVz>_=W`2+2_ z@vyk#<|My)HMew^XYY8dYWRx}{oR>1fG+7&omCS-d7-mPY@LZkwD2qK>$^Jp`aS8L6gV>_!AA4t7pf7c>y9> zreu}B_>uR#11IlCg1MNcyN(EVJ#tsO{O&}!D{Q(ABHUFr-T&r7ey#dHU6T-zvFsW2 zZUcu5$1i+iAhlS7jkHZ<-ao)}uDs%pw(@KL37-tZj@X`TD;g`d9xIa-@KcPqm|;oZ zo72sK{%rh8f;awfYpc-z@Y*k)nz(U9*FNHf*UvjPJ_+CY0u{O8_}o{1ygic!0l6-C z20(>*^cbrdOG2%)_8?nh3KUdEE>uUVRz`$D8eWU{mh(}&yIvJAAyn;bm04#v31-3? z{=`wMb8IJ!Ic4KGvqx1GB#3y`HE0z8jWBeRxlHzg&RH>DYQ{K4pcdc*HPwU81y`a_ zuli0n_{P8c0{Prv*OmnRWL1II-l*~~q-!juS1C^3a+G_g5Or7)$kLa0d|dqG|&+>LeU8qS$)cB+?t ziC&0Ez;wPp&4{7F{`SL7A%OSzUk5>8o?+h4rB zXh~0{ZKs!B?L&;o4?PBXB9ckRtl;XunaB#QFu*?qVdRwyVc-=?VN$ls)=c!>E#*$5 zv^D%aXwC0?R?XfPcJ1=LPc7!Jf#OELvbSB{aqMH!>aTmxxZi5uQjY$1P&%?MoR{=X zS#>4d`QS6Jf2=C+6WUpcv-qg|$I-TP$Gw-`Z^ipC$Gy_7?g3r?$y*U0)L;Ld-N)}1t&cY%0Qx}mMX?#{ZXt`*ZBK;;YDzFsxYj${4L~v{j~i<0$iKO%8RVnVk-0it)?FJS zo6PfoL_E(P4C`wE`XfznM2Xdr$$Ar(XiJ=E&Sd%7Ts00?Tg=9jiVskKe|YP*+?mOk zA6&?tRk{{xyloAWd{dg!@W%R*9)Pgj%SWAifh zc(PqKw+N~S9x|>k-T#ADR2Ijv=5mx|i4>nj_g18GvThS!NY63ugC~rDHs%&5w8VVi z9sr7xm`H_`v<)b9629K6F`*i-mONavO6;0<3q(2^5v|W-xv+QuEx1Mb{pW5m zKo7uXZtVt0$UAd^=QPaRFQ(lT9$9*~${VN($+dzRjvU=565$z=f1NY`=OInbsax;KY-6!mO`NEGiK5z4IM2mr` zjG$1PnKa4#G==k(7}BbhYpg-JU<8qd(9bo5a{5pjxlO z1(H@Ct!WONKPQ<9YRzLv&GcxdqA`oi%tT?v*NOgo7x$+L25+ri0@Evrtkz+moZ^ zEr^9lFPcYj3^D*nOtoW{aht0+Oy5Eaj$P|vJN)#wXbL6|qB0|eJ|^F|$Zx&G<7voQ2kLV3CY^5a#{5s_m^xe3MeT#%PsMVz2S#7S`5V{fBq* zoO!_lb+53$I+t@IO|&V(j2sG67vH?qYwHmn7c8h+a#R2S@+c6vh5)BsR;LV}c0r9b zOG|h>wE~vz9#gXQaULy|FC0uY>zUms+RH%c%Er$7(%G<*9&Jjd|Ie>EYimQ_irt;= z$Mc2b<(@y2f%UuH^QrGk=Kpjysv6a-QSFAOZ<~u7`@egZ1?k7*?pZab#w9dmDaV)n z>BI@e;{dHnR({|A{vX|3x9=3lQbML``#iPvyiTEMf*Sj(A#)JNe6Wo?sWhwfO<=LD zKqk|EB~I6Os{QNL4zOyvTMRwc+`IQs$m1Umg?Fcig6!Blp~#)p(kH_pdj4pcCpgr; z2RT&p%x|&@)!Ea$JM$dP5{Tqxxpq&OoeXrG&jU{Q{DjSa1ZTjjG1Vi-9rxm|rahel z!Lsa9gTNYOkNo_Qfm~<#wLzJL=ji0>P^yWM7)3ewWNUiD3#Vh2*-gjyR^^yDS7pKW z$0u;iLl2x)wa2#=49NOG)HICD8NC2nYj~CYQm+-g><+>XWF>aBCQd}-&@tmM*Ynam zxhr99Lz_%m?J5~y)?M4pT{z0E$2{y%TqGzjT8h_F@i>eV*T%@}BqI^}Prr)L*In+Mdd6{_yf1H~j3SKmJc>yP?=gRC|U=+e?gWadiGH5`_0Ru(Vxh)VOeaaK%fQ@(> z-gLwhRiu95&mxSIsjM6HB&&q2enlTTlDZE>`%dBZbPhMRVzajTRLNA7PN72+13t27 ziyDRX#~?QvK+Ma5du~poy@3?Z^JN^97}uXNaCi7c9zg2TsZFZO^RX$2EPW^ z#lAV38BFYrSqaSZA;*kJ>kf~pw5+~BPr_kLA1OZ&9cX`Z%^rV~S#Ow*;E6Cw$DXY& zZxv%Jz`#BEX{wf%qJk-{SKH^rlv(KU5Sn~Nx^caazt7dB!Q->FVE&tb`V-dE0(S08 zEX1`I_gJR4y>z3krjkah@Qwx&#uSp%qo-!M?Sd%4ALIFy2@>v8GKY=a4I z?kZQBmqxK)y;L;iwlAU%&0*kB0sB6pFJ>NB7YTaD96r=S=>a1lSWy$ERGQfJ}gZr4X%Xe50 z#DEOM9>RWZyio*ZiDm{-cQDwoL1JD-@sq{}1a){Pa$B<_gy#=B~eYCw=J+L+!xTD1swZKij>*&5!k(GC?`O^>kXCSJFTbNe$to-)n-+q{tn7r*XP zMM-DGSj%V(8b|=?<3Nfm?pdT4yd{Y2ZdK}yK$t=5#(9%K9{eIhO$~Ihk5_-V2eWl+ z=h1TGE=;%S&bTm9jMKzR7ZDHiL_bwyGxjhXU}0)CNARqSv*79m{^?8F$XV{N z?i1y$cO%X(|9d>{Hft6ot&s19fki5Hm zILR;n#mHH8Fw(#N%7YKyUn_;Ed1yQK?IDr5Xz8;L5Yti~#rb?w9Vb8e{BDzCzYPn( zXnkUL%O*2vrS+6WD#X)4`^penu(x@j8PAq1*>RGz(%EfiwnLBP?^_tfn?>^fxvaAVRF3E!MKaA}F2-rki(dCXg%G6n1Ds z@%pgCKUD`wvc@T`*eL;k6a7M;oTJxBZUu2a&LLIy0w0A^!6%y=&&#qcnhevezY}2EtxK` zgTo@xM7YBkWN!7wbm8jXzvOLJp1;$ioKNRAOqqr)(?MAQETGUD_~L8<%Qg@+u#0!r>X6DE@4~|Lh9Q#g79Imp(`g6mAaJ1dZkR4i;SDlh=1B}QnBR`I zF8_E|Fyytg*Vpf;Ssa0nRPli*KgRf}O&emoQ0l212Ajw>vRFTEo!@c?U64)Mx!!pWCyg z7e4#@ls;Gi|5(aMO~~#dN)|>myGnR!LWn_6fS@kgeGTglBqbTe5?ecN>i_wWO!2mdI zluFGEtHyc&U*7rYnl4++EDRDMA@*9-5%IJ(&=3b5<3Q0;7?i^J0|y#;4KkBVV~PpZ*cAP05W87GzNG7Vl+UqAI~G!1_mo zD=35p78yG&WI+Qgqj6+L&5Ju6(jdE2vQ-8INK9yI66CsF~^Ww|_itTf?Gj zP^?F2#r}m^kn9^^-p6`P5HxnnDMP$>HK5P+OqoK(*=}fFH0D6mHKmPk4aZHqSC=cB z+SLDoI_5v-Y^rA{({!wp3<20~t4;$rA`EOJoFYlO-#_{jUUHBKgnC4KWxs;q3!_$} zlg3b}rAKH9+?6+Ihu~A;Tor{F`U)e7ijNA|%pr8DY!ZxvR|1{puvz!M{!e8-D<@I; zMsCs!Q5QC*bHU9N!kcA*a6q*Vq+qrNBVqV8JBHeDzTJjHA$Fj))s zB6`V?CnU!B@#D4hj>_USINKVGDrrb0t@2CXU*C$p=*J9(a_g{W4oy%pF~|C1>VRc2 ztzpZW#_HouKU_y9f`3Y32P-5Sz#?bkYmVVO$h1V#fvQ<#I%V;B8<{c6(=5Q@13ABU zH1aWxZ8{ug82Y!(Es{&HT;BABu-tim(~&Keq3s*T_fOAMQnZHVU*JMxY_@f@{PxhA z2tr||qt%un0ZKH_Li*4s-rB9AM!q4_Jqx%*4FI_;_!>Rr3ZOGcU&CS~3D$Wm47opkcOTDmSs%BS*@IWbhe$ViHX?zZI#1o52?pHX@rXZuG`0^4~ zs?Jeo&gy)=OqM@WukYy09J|L^ex%is*KJp4*6-r*r>I=?vYDHSTeCC8EpyKhzAGER zr-|l#zFx;&>#J={SUS%`crk5YfVgU(9%|zn$P3!+L(Yd-e(=`9b%~(KU9*B@)Vulr zuHM!vUiJMhtn&feb8ytqc{^4g+z7A!?SacH;srG2JFT_bQ@#ccm$%k5AN| zA0_I6GAu@2mHK1S$t_8@0h!PY2~ z2e;q(?G+tZB_sc z*6?U-CGj^>ia%42U8wP8kUoQ$`5&7In4`>R+8W;sBpovhU`!``IVfN_?gX=Pyw_w$ z%b-Tyg%~J+a2vm@_lbX{*$Puo=lTs(eu|L5sKJ` z$(mS{J7I)vJhRV#?iaI!jbieFh0%}U>Ve=97E$w^U8siGSwW#0QT&_!TE+_Xfo{lF z&YsR92X;n;5~WrIG7uuH0_i(QMTZH{yKV;)SdNVOtq`h+#Mm`{Pd$YEYP9j>$!+JjEVx5Vq@*(MfkiI&3qwDJvfhJ-Cm_d%@NbOhV6% zy|xdoTBhLbGrR^79553I_R_+cywRrQji_Xw9vyGh9+5d2W^ChnLOF`!JKAnVdAQLGl5~IkMXHdFxVXSn%GKctJ^qhBNH4(rMK~x`fS;4 zQ+#;TxIOR|k)T4zWZD;rBUxSB*;cpHo7$xoF=5-;wS$N{MZU*r z?}g7qXdVaax7KUbui|FmTWt-3ijaVr0yvD3laN24Pb;TAWG2M%3~s~X?lu<$Om&EO z))KFd2FkLe#h;cjvZ0Q>qa^&r`KS?j4* z5{QRkU642*vB-+V#)`f-I3PZov;waYEQIw&=VGv#H4%_<1;Z19@X%{BtVxzvH{^FB zc+46iZ7eouETY5fSB5N~OP-4}Ow5ezXwNl2uuH*l&d&f;8z z38Zf8Mmj#f2|$`d90jCB(htoQa5*zXSTkiV zNZxm=@Hj@{T0C1j@smG;vLDZ&wKQ!x9Y`7j;{>u1-`v_*oFk~T*(q<|T%QR%Gus3! zcho$CIS+l@&NcCZJ-ks$Z%ns~UI?Hr&L*g9QaRaBuhAKEHXYP3v$)Z?5Ue6Ws_4;M zA%!hukHY=adb<@^Sr6tO{QRYjpdNjsR)nL@miCZy54V$67!XX$Ua#m73$-y;u-RLs z5N$v)ED}71b)^2bmaP_8LWfSvo9cTPwYMkwEzL#kj?L_4SPtj*ncJ&#h3o+|_{@)z z7KvTU&C%I}y%YDcvz2d6nVE{y;Yx?Fr07As#aq@s{cW%F44cdb*yfmAncMiT`x>6i zk5!b!tS|*xHpm_>JsDBe^OEq^?HVvpFn8(%=S6UT`wU~i%TTham~G4uT1efG&?2d_ zXyVLPZBV}H?_L+~bkiw*xPH1&%Xl&MVzT-by;Sr{|D)p$hEQf{mc5N3g7Qd$9ci9D z1LSG4jSI{`Xu(X(5vxxSANB6Dn1`mfwiqM0jgXW}GQ)h8ILkH`fXiQu3XQZ@klh7J zGeojeRAM|lhdy0PamWjBCXr1AsxwKWkWvfzVVE6Z7&smwNg)ehFfEZ+Nlx$7gRUDY z6@|Dg*l0ldw5p1ViC5j7UmVbgO5&a6fD)2)tQ;VD+Biv=0AW9A;O#63&!kJv*to*`Ic4 zO#yG8#Rd_tM4$Y;3Fm5BHRUB28zh zxDg~NHHl*+Qioz%j@;s_6z6*!!Tp_WVq0c>Y-`4+^f?1z(yMId#Dxq+2l#Q=;iYnT z|Hm(C*d{%~gGrJV8ntp@z}R50q*A&3$E`BmN2egRM^#@|rSM=a!5Wo-6yLy(;Px^U zV3z{pfW)c=imU)3sNS;~m8p5~FyWN4y|@b7?19u^AwXryXTnpL4n0bVraPb$hgW?F{ma4N++ zoGuz~1yG3Q>d984R$y`h)gIl~V2F#@fpCoGHiVU!$yJtYRxjcIQpuoDXp6SdAUem% z9eK!;qy)xmxM09>Zsf5n#(9{Eq7tifLu>^#ogh68)!7$? zl?bADZL@XXzBi0PLDS8-FSWL92B=5&H5+&oJ@)WswhMU5?rRb?k;DgUJMqFQ(DN|& zB-vEiV;46Ci%FUq7ItQWbP|V;k-du;T|SK~*`eAPo{>ujnq%#<9XlpVib3EXAp!1p z8lp5BU#RbG!ySwC3hIrW^DW{42~&s|A7wVQBz<5wgtKI1DYKeXw!6E3Ik#Y0jz&@E z<5+%%G2k;b{2lJ2$6S6MN$B(pB zK755S47C#e8CKbpc6Z0yTn(-ya*~8)b49kV820Z+lcOv`E61;X^QGef{uISTHXm9L zKf00h@?WUM_~g7dj_otexG-}sm-loSqf2q4QiI=7DrxRNTH|C90cy|0SX_R8$9XM~ zSIYsrCw->fyfK}>Y=*IcL(&YMZZZsP^Xl(J(*#DW`?EfJKeiFfL&~bJtp7ajtO2?T zp8&>}e)x5X%u@w?L*gYFI+i>vSGbux&IP$txrAy~&?nD1LNmqV z9fAhgr2=XGfSEm#wytJ}`Fr8TwlD|;26qlq$6;@zV2`H-j5sVO-xJrzAwB0mlcx3C zW9W0-wlRD>mGWtJVnTr3scN19u)*M+f(z@9N_!`_$nu8UR}K_wd~~2gn#DBJGh|>4 zBbu>MH^HAi0tPUC;Mj%DBOueq`d|^MKd$1S)wt&S{hTJ1Y$$$D3E08u?LT3P&IUgl} zc-HIe3!REL&H%)^xd841x~MNk?*g&;YEu$sJKnIg+_NI?4kbY~%~gd}t5G52hA&DZuyx9dy{r;qbmj@%ox~y{$JY zB)!{{s%`CE$Ed*@H_aAc#*-6Q?c-x4E_6oXsvqq$OiuF2!AGxU$b!f`*+dQw7c7zF zl0K(Ubr?tuZ1pB%HfSmU)w^RZgTUxWuiQG`+F(&Ni#Q)e+N4#>ek6W_%X`>y(u_W0 z(u_xTwX*hZoQDv~2>#qu#-I~+$UF=!&XoezH*jKd_8~+-!bc&e`T}ArCVaG80pV3- zKAueuH*p!sl4A;vVnbPpAg%7le{HI@80~H)^W_u~7;mXY5Zm-h4d?~rfy7$^r;ypC z?s(3xtML_#hD!;IJOj?7yjYJLMq}yVKIw-9uNFLXj6o-cH_$>n@5+G5opf)S;q8?(ZBhF|a{d9In8-#>&OEp2#q*3`J=Mzer60Sv z4e}9gVBDaOgHDw=*E^Vc_1FK||7IkVUB@%&a}D?P4uYmrO7cf;I`R7cvnqP!SnaN~ za&^_2WHKG@!Me_!_`4fr?J}aLuO3e4APW zgRM%-7TC80?PJSE>ph0*z&47bA>zYSlUc5nq;_yWVmixZ2vPw~F>J}zJT_`@Y7JSX zCeJ;}z6>lL&Jiq-LCcKsq52`llE}u!tOv0*t!AV3q?Bai;ikAm)<0u!Y6Udbs)c zj4BY2F{Q#V)D!#-lFk_Vc$|?XcoxNZ#3ut3cAn`3M6gk` z*~+4&v6;_>s8nYsF2p*;)J&V|iJSgMDa7ddi1>qiK~1x}TMDsrVm`kcK~zS`ZPZv> zEhf_peE1Oxd`WxNGy>Wuxf?ne#K1=*5r#3Vc+n9)@h#b)c|!VDB!#4kuf+==|3`>2 zlF|zQh%lT9$&7oXTL?$Xo>4)lK&Cfn1sTALq)-lc2)Lw|8q0b;MB#1OK7fBpV?U$fyTb15K1^38!H7p6vnLLtWV-yB%@j=c?kuEe64Hvc)hzvp zmW7qAn4q;4c!Qyl@>XKxmI4>$Q4Yv!4yoANvN1}eI!{j@smfqT&{MWy4v;a8PPGZZ zE@yk~wE5cqa8XpaqmtZOW6{?TOIbusWV%68!Y)7>v~qa3)?hM@6(wC?TqHWujE5{{ z6WmnC60>g%d3?~8?VpHA0=gR*%)YuvAHs=dREy`Tp-n;i?c z9Yj&L>LUhF$0u|YS$58ECRhB_0DTsC$6E#KEs8fmK!8fuClJ#I+ctsF;1Pa|jd>_= z98`oM4Oa#nAasORk9oZ4HDwlHy{CX3VlRj@-f#*06>gIdfYY56dVp^~TQNC;Lf zY2+!j2Kbx>6Z_hrGWE25Xu(-5qCzs*N*PLeiE0^03<0Ua98>LxXsuzAo8wKyXdFp8 zahoCl)wF3caiSJm{&Pvi>px=_W(SpL zRUqO54YpHgEP4^gBOXp(EZ;)E3#v+SksXBz+vh=IgeRHfd7~VRi*>jtKW<=ypveJK z3y6ljuAlNbN{aNE93)2Ze z4B`6S>Mf!Mtc#X`D72~xt~4^MfnKBj{HJ`^}{-6#-WX>4H7BC*`p+qn%0w_TNhJ1O4l5~B>A?zcvwxAXM#fQ0U08UwkYUwKPn(C?cW30#D4PI`%1MWDTc>6r<}3Q1#QSP3yt-PjtOV>W)*<~aw}PPR&jA9;9l zYA5jkO>GvJv6^oRmb__AXfj4JkQNEg1ttu%j7LCQB#|7O_TW3k8Q#s!PHBIe*ys^+ zL<=FKqni$o+FA2f7LWFt`6@r_!fa-jS~pzgPiRg^$U<`Jf6Tc{i>Q<`?NpXOh?kQa zQHs9LhNN*~CRjrZ%y{7KNGOB6?34~ztTT$q=LR19hVuOa@bNWSp7gBea^(DumOq&0 z8>3;Xbmt=*8bz1kAE%$k6(X~HJg(Ho52Iy&g5bxi@DUmq*@gwBzI!6q7Re!o+B|;G zTW7SP;K=Ur9f(zE(apH_`S@aIG>S3%AQF$KMTMi({Oc>@fhozRgnoH%Q=SEiwwtIw z*-5kq0D0rTI*mOAZC_ft(w-UZ9PoTNd~N;n+cvpONH^sB1`xsnZD6}UlD_YSrGJCA zjpYXiV)N)k4cXY6`C%D!QfxVUCT?gJW{Po~WNZe&-k#WaQY<9ciVEYE09T5mG2@z$ zGTC$(ul!Ile}`O|Biw%mjIvzem4h;_L}S>2wlafZu6c)Y*q5-xkboRA0QAc+HH;kH zmZy|Oqx61l)6u%X>u^WkF-_Vsg{hG`j5pZuGkD@3{Dh`jAk1lrUf5pqFs;x(q9ZSv zS6Ag0Bsw*n*ZPHSz%O>fOdSPX&O&aQ2s>Ox9)cnmY#^A_TXX_oAce^&Xh_0blCevJ zk|(p^J-1v;Q}KfW3@lpe$-uK1ygZq22z+A>*D`mVr|1`LWXd$n#F`Te2(62cHv(16 zZV;MhAY*vCGyN$@FYW{JC2@aYNBalF4pTi$G_QN%=l_q!zzB9O>^2?Rp5pfdb;gYc z<4u53u#ewMo0)+i+5p)EI}X+i@Nm^WD(h{@spOnUW`&6~i=WoGCJPKK6G+v7wYGamP|xpDyElLkdA>v^m>$TWh;F{&f(M#%6tj8m62o7s;2a4Kz z4M}J;znI6NQWGJP;Hmx54_xvoo@Yk)(s2w}+RO2~16EiTthZ#a+92E~E+%ag&C#e~ zKTb@93$_lHEEr)=darM`VXBtdCMuYD9PC4H^qOL2l!0M+iCrJ!MT?L^y+{b@iO; zQZe0~#K>h9k#nLr6EqHQPU9qv%1fJNq)Dk^;!wqU=_0FF2uRYsJ-7-9eq>qLJ00$p zO0v+Z8% zMTQLG;o@AiAk{J%+|^1qb$l?u3xuSo@8c}?r>nk+jwZB}VSBXdp-ej$6F7UtyYtUr zM5&AOa4$N&OmBMLBHntwR(}&z9lO%gcnQEJ#6WexKir{NjJeERbk9af-G9sP=$`wT z>WuR8vh_npO2_7xGT_KHPxQ8q&%F=@&po6M3h!0qJ@*}7NBdI4d)BGd+;B@`@O9fL zW)9|5nrZ(HxhK&WEg-nc;8&Q8p%P{qPg4$u12Q8+^G&~WiF*v5$uOuR@5l5S+EfOb z9ggy186mhi;b>I%@PH{&GXJ1CZ*+QJn|w*K7q-|<5F#X42e);fmCvG~PNK9Zh}9)L zGhg_?yHz{&tMP))jAE?^meH>i&SU-*%~j<`Qk7nyqx-G9 zE>KAnLz=S-R@iHRoi8f?g=0+g%;K6>pfIQ~R2Wij_({O(`;0RX7}MwT=!soFc)o}_ z{qz6*5OCzDy&gC{HefOSRB%cSn!fMP@Y|$Y{Tw_gv+Ux5}4AM zm`H!m)WQ!A=RO2uohxrVJ`s>U)CNTpCqicBKTiFX0F&9v@6mb))r zuTrLvAv9y5QZNDNDePNXaWuF%hSFUGn#E6Oj_pWsbz{qpVrHt^n-s^dV)t(z#j1;T zf!7|k%KLKv40&q}n;V_J7vPfnFa1L@%ADDy<6F<_~0&-o#stL0lEz(>x zSSR?F;R?(lBASef5hB#AsroPdUw#q+k6sqhO~lrbESS zv0^MfS=?a9UwT9ZWmuBgXqin6iblIrWqzuKKcNdSxJrUH0_~}e3E6@`Hhp4g;KViW z!E8R!3I`ei&*~qIM3J=96l_>4aXpXNV%e1f=%u1TD~)gu+hDM+cUUU*;NeO_dR-*z z%(v!XC4nxnBeStvtJp4UtqpvzmMh`~;=$s#GeYn}PAifTRUqOSu7cs<HX?nfXJ*9h+ zfq09t!$@co?yBZ(sR*#pTXb#FdmZW&D9SX<9lF-O^z)Yj73CuPq*$n}UE*)aD)YkYcfp ze7sbSTSkfYGtd}K2=tX)4kghkC~HpW*FZXc7rJN))aq~ay)YfH*f6%hyf9g)TFdZ; z)CkGdA`DVGji8+eD^$(*0$cS6qg4mjl4vCjz>pAwr=%|rZP5oEz>4WV0=m}M@FECO zgztQv1A=MPk^uCjtay~2w|O`~O*K|Ug$v&2KRGHBN}cmHY`Fr&>Km~H!RM~XfF)Jx zr+<<6Ab3%fQ@mXh1EH?W|3x0=-~kE}LuY-DScepn!0nk=8-dLTci}%|=O-FJTHFI~ zU_mI=+c*4%-{4`D$73{yzgd&iOReq1G*h|eD6wdgQ}aCC==4OEKzTiFFfRd|pdAe0 z$}|N8(_m2LDpnhFo*sI4{}5*E6t)Mh7%fzqQnLsr0T@RT78qC~!*_tnS?T5>up#&U zl-}@-0ZXiJS!Tr1N?CxjCmUo%)wC5LI(*pK9IIsS4f$RBG>dCqZYYom{7nMa)zvd)!0s3~+szsZ8u)fpF0<*pnqT zhd|38Z#^C^691e`Onk+nuwNfC8o3HHE{=zLT2QY&kc^W7CQJ?_j59S9U)OMeRvg3? zXy?|AiwO>}bvlB**9<5*Rw39MHbe!FKWVpyL-?=|08VIBI4ZYUWC+Z#aAo*06K+^} zZu>>D*$r+afW?dxuD-`Exfa3g!=V}jm=TO;0pn`0!f*m`W2Q`UN2L)yj;k>FAhD~A zZq(4(xi=Y0f}zh;4kQG9Zyf6ET`WJ&-hh=xZ7UfP7B(_5&QvzOYvarZ4RJk8k0ghz zmPQpy!j5F5K+X*F6aEb5)*rk`%QtD3 z#xe}1WAC18Z%nUb#GaT7XO3BN`IUm(OYbc$-5P!@3~QyYq)F|zaL@Je(6ibf{{xE;pH0>?~81gl!t-Ojup!XjvT;?kD}*G?|t)vmES4*(c-Lkr{Od@(LM%w zJ}Q&Fz-K*ch8-?2`;P~W)K>B9+mWR6rJX(r+VJ3~Jl4J-b-pdr{$vWUQPq!bs|2@( zO1-B=1lS=4?wJ8xaM`n?JU)}VS3`bTj zF30Jp`}PB@F&KOok9XWM(6MnA-Ue9j7!M{V5(3{<+Ag3Q^KT8m(n+WrVx8SJF>Vp7 z@ET{mmh}`G9I`vcKuDUxJ3^Dfa|{9H4ikWhFC|-N;FwBs!bgkLsD6Smd4x6tTm*0q zd+-)L9Rb~)hM?+hX{*;p z3#K`wvt1Jz8;2b4IEOHV&3j5bOo2n%%7&WZR8%@1%DwKt@75lgI{| zGZ}#Mo#;CuBZNm_`>rKX;~m)3C}tdKK~zI=bT#QEAsX*`#7_LNK?#%%&yXuI9aPq; zC9694_fi01_pM_0S3V;EBRA4?ipNnW}D zvcTlTNC&yGNtz`oqLnGY5m}I7IG2uDR#$JNN9RzQaJGa_%Z;C@mg%fL_R88` zGgvcEwwRLSrRyUS1rUUH<7hd7o3j54I4dvMh;~3JMp7XD!7byQh1ua586wpF&CGy6 z=iPtBh9yaQq4@J2)@%?LKnQ*EBqBoM>1L9VEi~U6Bae{d#5Ag2wRE zDbYycXNI^7Mwt`m^j^cn^n|vIabCJSfLFt`U->T|dTl|6(Dboy&tuZpUC`;_k*~D} zvQ3JFgJ*`W^NWKE4(Uie2z}}T{qG-={-F8BiJOk<61{`Wc={uDx6H{8h>NT_y8Eum zTIu^+jY=5IRKkJ55V5*ZVH?JoyW~PUmmIDjRzkTFp7DNwvz2aamD7cdc;q2_A`nC+ zX1U@bijN%(H||%m94K=RDd!kLP;hA6SG59e6A2)5CE|I}mrLaQK!So_nFt9BG3C%p z|MMlO$j*}kD0CcHI9oWihyaAfBa|>HQ?V)>02>IYGdEg;I*ELU4ufn&Q97hm{R#Q7rHxzt@1ZqN}7nh5QJaa$&R+%X4h_%fD?6Ueb3OMfg<@i5J2 z!$KB#Q7{!vhaADn00IV)WhJ<>19b-vI4m$j7*!&07!!Ed-SaCf{X#6v8=0(4$!igNHvzliAjc!z8HJsPS^B@=%hoPV5KM2pOoy?6ED?0B(iiC!G=V z4L(@3r2DlW9jv4qRUOU6W&l;nS(fECsehR-bA(~l3oIeIn4P71)s*fEw`|O+##8|a z!ih?jo+WVwDzHTCDMR2mfxRLAzQVhK46+1z%Br}2Bb*nBF`qMrFgprBfw0|Y=cF65 z4sS$c!Z=>8_=qQaEW)%mQ7vr-op=@(@2DW&Bp_x27EL#%uvc_SICvSJyc7Al%qGqW zWUjrLxg;P4JhlLz-Nk|o$VZo9=wM>W{K2|2fld37vR-!W--AgeQD|G^8`MLu379~q zJh|O5jGpQqX|h~p`S!2S^(lb7M!3Ps7CavQm#0(L3rz> zgmbK9Fzi5nDP}ktz}t)l$X$I;IjObk3eK5tur^`wq4OC*Q3<_>EFmJInJylB-& zFuPb%+f9BK?v=U*(Yfv*W>lpCt(*}t{J0joyL6Q%9kh5u#SSz`28d*zq+fu<(?+ce zVdEH0p&&h287Hih3zX@~rQ_6N(qL&A1~MdS zXE75@DpPzw7^lk2k9??=-YVLgzW(*LO(m(7X<_An>rf8G8@|SNwUVVYwKHjeb!8?^ z`9>DwX{!OKcGD$Our?vfYiOXreyEa|YABuN^5J6rk?h?PaMNq!1#l=IS!$I z$CLolfsTjh(16pFIH3ycve$AL64O0I;)VtMMa8*3jWkGM$vH>GsL9Ldc-{YX%poiV zFjlxBnN%d>B~em?jRuSEF1$rBCYXzTu|H4&NldwZ;&D0x^vOP|)I;71d z3bS|bd85XrOTi%+@^ON72@XfCs`+3Agr+HS7jtI{4{NkGLl|tcM=fyd+(TQP4a!vn z(+wYnlyzL-D%E!1|Dgy@%uNhhfoBa8rRUN6&@Gyxx=#1#k&HD5hYeaeSbPkgrWBzF zjIMw65G)w;v-%444}hTtrZ?_DdRP3yrA%rq^?o83U6??_a$k}sw&Flf!RJ)AY$4&I zOog=DO{I}f#Sz%YDg<+7836cL8G)XKW$1(UP*j9*{NRZ#GRdTSY|=>IZxjQi0*`$-y;rdvySPDo8)Ibo>)QK@7>6Bi)^Z!JP z2*}TbH!Z_%u!u&LVC)|{tYm)Sn5hEbP7wpb3UmI_%y#nmVSV{wyl=yIRg$3_TMTxy zg!Ra4)C}cEEONAvdhn-Js5CMTypdfTxiyVh2!_m480Zh8^#Sf7W`@0nyQrOvAa30K zb8k4=Bx4d7w^U9|@Z}^!adk308Vkk+{6zZ}8$`v%#sOXU7~Bs(mt{N5Nm0@aoH;rV z)#@xy-14iJVvRxZk~s!#d$RN8kJZvcb(>D!JC@$nL<@TFo3X}7BfH%hB8Hz#OFT=k z5oz-_nr}{%@Q&f;!QIYW@I=R-=sZbY^@CUr>~Z#~9hVQSG~z=TV}`NCTwXq4?=Sxy z9BcT2yW~lGg40_ulrNm%`HZl;YORGKyPTGG=DV`(ANw4#U6M8}<_;|~3p^V9J9jj8Mj znNLZy1uGA40fJOnzNIJAb`r43FH?#tv#QE{R(ILtgS%YpeRvjq?&|G z5nd4qUpOYpch(sX%D^eO$m^H?ZWI9;tqq8IgsBHmyT7u3GHqjifSw!!K)Z%r%hG^K zFJ*eM0u^GW0⋘Fi~M_>m)kaYZ9PLryML;Xh2ET@hq2k(4koflNAF%aB+6%BYj!s z!=3?DNep4S-R&QqOzA5%iP?{Ej|PYdm@o1;-8A13b_nE+2hpy_v0kLChb?&r4B^@( zmJ!Hmm}yfA@3)P*YrIC+U;|r;4+k?ALM6$Je}9PEGcCs00wUC?i7#FP^~YZl@1ES_mN zYX@S8$$43jO%GXBrUxy4P?a-{5P{4*s3djlUSXMPAW$Co)N8+pL%%udS2 zmnP-#aWEyxE*xWsVtHzr4NS`Hix4gm!EBK-n5(9kkC~Vt6IcEad*?EcylIRgkuOOc zHG-LjIni7OP|mzVfe{vqbvc;C_KgBbZubHVxP<4#dPv z_||;4h(sG+421(zi_9w-z=1Wxf`T)uENI4u^d%3_@9e`X#p%jCAuDdi3VYCJ_ivaC zU#$dt-@pAUtrtJlydvE@eaFlv>wkXj*|%CC<~iS~cI=AuBefULGjRFUa+UpopNonH ziaGn?v;-crdK8-H6IT$W`EghH$vA}mJ@1xBF4C7fa=EMj>uldfQkITYARYg=L5CbD zE##`f5S38!dn15cp#X$eCpM*zBetZ)h{1%`D?uB%PN`NbvJm0XEbcKN=92x!PD>wS z?GTnHQ4E`c89$7IJ;&HZo}JZrVBVpX5^YsB21c#c2eO((CD&FA6GJyW5PwQyeX$jG+oNOf`m++2k{!nc`RG1AtUdAygHI-QWEPWgsuA zG7cJmw$BJMUQ{(yfvpoY&g%d)no-$1-U5;Z7bTc+8@b=xf`^Kcf5Zay30x=fyFO#Y zlQct<8o3!R;_8E? z0uW_r8I^@JuGakwyz+2&^A+5%yx!qI)zKt1Pv!BG6IXpiC&1EBFB#zoSt1{46mk(@ zHPG2Xw&bQ6RS&svkET!qy?6ChSX2}aYum0sDRX!xj4D?WXi&8@W}4nnt-ynbPd5W% z0(${WR-CEaM22lqkz)~uOG|RqfW4vJz|U2o+T@7Ed&e782#um3o}ylY#T+EELdZ12 zEmWks!Mzq7T2e|Izj3UC4S+m+O#i0pM{rSDfnaNfH<;q-GHH}NFN$LdQFW1TZ~fJa z1vL*DKIKUvYSg*IpuQt&r|AN-Wr0|ILvhjrF(X<7lF+xDYM(zVy~Q;Pzu8^tyhROX z+2vFagajX!Awm75CSq<^^r?{MiboOgRlDkOC1U1rRqAa}1)RbJ<+xcI`graMs-Zg* z6)B_OB1RbjuiA?f$9(t3^09?)~ONt3` z`oPYMJcofxV~0b9=Z8Dv4Z7DGB)euwnH<#VR4}L%9`4|&h`tKD6Zd%Se)(>ca=WiO zx=Lt6W~# zbuSQ6lp}MTJKQi7-53Z=Pa}nt?{E)e#OWPihE}S0;NUM2YS<)mFBI(#Kp-|=r&zz_ zG2mr5b9)dfB`~}>7&3gSp}GhW-1?mb&qB47M-#*k-Jn;c)R&_^&D)#5!wqgaX9b70 z-q>8AT)oskLhtE+#4|dF)D@1Aivh!-Hi+lwJo5F~I~@LXHxd#UW#HXG-G6|k!{5AH zh4OMyZms!Y}F(?xxQWZX^=9dFrPpm@IsKHs(-Q+sQ_RTLe&~oB(p%z z_e=L2j4MFtU4}F)4?DArMS08e$tL4h{zl`(U;c>B9f|}8Epupa7ddtP#m2~a_fb1t z**myIH|u%5NY%17Xv7P-4nO!)P!o{d^k0f?SCS@O2*=3xlLoNYhm0g}sr)x1#gKV~ zr??=+9c%7>p4U(Pl=oKXE6&;HiM zv<>7k@vAQSiAhxWWHO+!LM(iVTi#M$KPlmu&UwljTxxm%$gT}pvJnZBF1DRPGRI9< znZ(&P20uXzzre#A3>nD{y1@*@r}xs{OFFz69qXuol|R=WhAY=Vq#7shPb$_F%x`xm zf5F|ST4a;_f9|cpL%oZhry0!s9h7oh9(?xci|7p2v03<@*<O)i7KHxma}?V2Gg)B|^6Envyw-je0NRDT$Dbzg}T+l%FEi&rHFh_HL$ zGyX&!?dSf`eW3VICEA8d+CN+HYFG$<2EB%S{Syp)XB>bJKlF2NlyW=8D*Gg8(bBTx zA-AJ@DWScHko)-w>JSn+>NNrziW`5E9T2Rapd3ZGNXsd@r$V7d@t(BWy_$%mXX)da zl4$=uOE_NHNbB(ESgtC!gsebZ2t)M(3Cbftkbb*lY(#gWJyS2M^k{}M6;Uyb#~_kx z)lw*>$Dwcov{T$s-mMeL04y2s;if)652bLb{vVA{PhzQq`|*ST#G#4Ddo{VQ?)YPoV?08iD@-S{7&+kkt>QJhXBX53 z>?p&zm4QlSXOIPAzQoYLk4Aui6|jfCOb3E}>@v$8sP+L>cgGid@&b$wU2-{9mYY$W zRAgB3N1eD5S50qtk!q%?178l%YOrrKj%ma-vBr@Ek)kvMy;>{# zuF%kX=r0S7)5_7?%E7`TkkpcQei8HzFc(1jK4dFbgOud;SpKv<5L&rB9pun3=d-LP zwoyTZ&9;Upz(Q|cJ!~AE1zPg}eGcNe($X!}McEACtD2hF5EKa1yoQ2M;m1Aefa_qo z81ls=z!U2SZn#8bQzY$&vS_VKH8y1$?0T*j;8Y8eRk`DNS3LH{p{Ks_!Q`v$+guv^ zeQlT3e)}~}PyU9=HDm`nuj)am|F}ED56;H;7S8 zqbSCbzQw;O#m%cWwUppE%XF#YELYru^cV+_u~bgZwL)!FHdyDk2RK#w=4MH(f{ZGNPU&6ZxL=qP!pS_Hsw>GRMC3zg(Pv z7Aa*2J6z>UT%8J4NaoaunSiIuEW!}HqgKe0P!xYsmjf>3gYK$zVxN^YATU`KVM}#+ z^amx;QrP$v@58Zok#JjlTGXNrf}o^OJ}^sWzEdCVq!eg$&Jtpz96P8{eXdXqYw4D0 zs=}aHmGIKIN;wI9MJOLN9+0OM|%7>k@B9OvJj$J=Z#2th3O; zErb8Gdl!tLSs4={Hlxwvbetnet>jhL!!A51!=eMt#-j9vu=^MPL<6cgn5zcSf@cMq z14CDgl{hizprfnQ4A)fWtDnCGZR<&;^-f;En8v)?R(7;d0Qj{Gbx`C#= z#Tl3AWE>_*705$wy_u(E`r;Pu+h9pc;zbbyZY9iCvQAKl`hw@XhyR!^!$BzJPL5x_ zDXh3}*)EK*N2km3!i&x@pkB%7P~GHN4s8=a*J+SKxGq8q1tUpb{NN7Vg?1cIaoFK) zk&$YkCHk7?6FtIpw_4AkhcvsoZl_58bO59qj56)>v-^&Ha1Q4YAXxIlSwni~GM2bk z`4IAX8QL~#07XLFVw1eUMXpHa<3YgHxwYLt`8ei3tdHYiu%s8o#lQA0RSj0 zU_!;VBWU^0%dnUI2J?@8y53P6)!BF6Mmj6kc-_#UB6Iw6>ayzcte7@j1P3PAhIVpRX+$H^XAmgb= zG0+3mwmOd2%U<9Zn!3@u`rG{^UDRqni~ci&9AWf!F+TJt%&UsI5{^?j%EOno zg+57Qj=lVr-(i*9l3)O{merg<>*xR)tq;C5#i9jRDyJX>R9@Gft6+y(XefSIRRRkM zvFTKCD1glp<>Z>AX7B;*1(Feh63k5Wvqk?)u{hd`tazFYc#=Ffw~Ifa0>RQPcm zUv)T{h;NR}g>TRu!l2?JIG6y1y#&H=!`OlAutRNXaSykSH2a--`xhF7YM7L`l)%$c zaIUVB6vxd&u0yp9d@GxdH`R&-tR{4VYD9FJ>`3{Z>_|J$7M(%G3U%DV7!X6x{g{L~ zTEKL2f4CLH-;)>Nd4=y#h&zOobmm1A@VtnS^%|$?Ml{E02=PY`$%}kd+DJ|mT>DN+BVJC{H37h zNurMfVQdYjtCm=r$u+e8km3Ltp3*2?W4iG(lA(aT10im-B)((|#n>LE9(yyrgj zh6Le7KD|rOsbpXVFRHJERK6n?zol`qIESpsB3Fcrg@6;{(~UztE7V9qEKkZD&eceP zz2b$)#c)|`kx(HYtmTa45GjqJ6(L2SN}o6|ti>J{skPQ4XmXE@yk2OL`H*MPqMWe6 zfP@h7L^M1=VMfwh1dr95Ij;pYwNEM$!v&FF>6lG--#0e`w-7##E|IG)k=jMM9EL(P z*s+H*#h0OUatW*B5(ojP;`HU{`4@qaG9|7f ze>rAoRRPyl4xXoSed;>M>WRx-$-Q5BgR6RgT2UYQ-JSa`J#3fDas78P6=17(+{2?) z5;A#T|CoO%$Q9VHH!qbjo%#14!8nd=?tlgljww_5a#elEC1ME{kDixxoWtQzSHV4B z4w(*Dt~z{xKlgod`ELa1d9GZ(&{ip-g^! z(9kBKVn7wD`N}^i!=39l4Um5B)M04FVcNJ_gcJv%drjs64) z%laoZgNI(tPyg7Z5tL5PF@hLH9O}+f4hrs(1Yhol=McfwNZf=n`Oqn?fDKe`{gz7w zE0!cXCe?BDQ0vZnAotXA zE=75%DlLOkK-Iu|-|t`K=(S(uGIpWt<@4UF4!b>ID5N*Mg<(%L!Bf2|uD5vEb!}u1Wf3sWjB{9_jI8_1Q_7=nHM` zDfdBJsKfn#?xr{7pozdvhOzfX#(zZvCMqf!V+Be;-hrXGOEHHcRn&t9#^2Z9UR(a;F1Gqe1MA zACw50$*G+#1I>_@{utasy5<9247*SMEF{*dyRb92)U4ntVTQsX3o64_r>Y%vIq%dD zQG}{vAaGC%<&RP*@E+jo+)ldx^zkQY@Xi;~r5!|71rGX~9<# z?t59+VPq=A&e=D#a{O><)C;xU*4t2MT;x9b!0q_`I`a||d?_9}velDXnn>5vBXkuK zJ<3}7=RYIQTeMQ1EVmC{Et;QYIgr29y(e2l{An1 zhSWMYIid*u>uvfqQncfw^ z5Hz=b_Uj^t;GAZbE9fPG{wu!!_D*5ZZa|p&oW~ z)2A!(ln)AkQaxx=^qG&c99)&<%46^?pL3S0rNXT0_q)43?*=zq!<ooNkmFL=|YZ2{p4fMP3{T1o#P9;AO5E~UX@J2q((x=A3upF=j_p|C?O;vcL9I57|un-KsdYdgdgl2wa z7==u4hA3Tt@Qe{z-tg-i#7kr!JgGjj7K%)Zw_pzmS;P+MHO#cydS#7*!d_h}2`#t{ z_~?XE?=t5j&SddzKZ&cgWraCk6y|LGbzOnjU#DJ!2Wgn}pa2kwX%W?58wiFb5~dPt1k-8=V>Ti#82)|Dfo|4%)VQ!kx- zMMJ{#e(d!fH?z$$0cqo%{=AJXpnv4Ey{1r&VklCiBDXDwj%iiPqMq1^zWQP!bE+o1 zh<~@vV1m=!siOIC2gZxunImH_Iz#}72T6%9P?i&WC`@IFy{)Q3{3J4rVi}yfzxN@~ z2#RqHmm92*+&?gHxzo(&t0xyY7|}1?wWvxdI&{^E1N~nPH~0M}eqFtTc|Y&8Qzg*; zBj^^(r|X?`e~#6a^$!}1Fp+o2@)J>E`E=n(PjBc@}_c%!2NMK3mX5w$iQY33v0Mmrinc;Kr%Pi0cZ~ zmzQ|z6TR2EfA}_cuiw`GgZb!!(wt(}U*PQD^+Z)1`RB@2oppcfQ+&GO)pD#RnQUnN zhgSN;f0X`d`i~ zC;t8~)`#NdTz##t&lhVK7-O0cm>15XE37L{YauG1TA43SO@-ZklXEWk|7YQ^DFA0v z0M3_gPyhT{ijIQQKY7v}(eBAd_m+1pUlMt~%)<%RNCJ24T`Ax^Aj<{Ll~;2Ct(y!j zUwQ?w^`x}BzqTyMpI2e{Dy=&DuU_$MPLN!6=d7pkX`i^^_fC?HPy6KZ4OduW4QNhu z<$;HuRv=>kI9WjMUtjZm`iHuIEL-jcI@VI|dgOQ>72Wwm=e;*Zzw=J5<%vIi-KiH} z=9SmP;qyh@YZ!ZZ7+b4wo^Kh;&v&nQfb$Dl*mBvg>;#6H0P;|lM@zYEFFZ~$? z+Y5BOM$+et$P0}zG5d7|?N=;e--NHrt6X^d6$80$)4SjC{A-f>e;Y}?uQ;w97JUoi z+N-FTYa~0}ZF=6_H(Y#y4S>-)8o|k+^nafMQnU)jTOKW(3|hz8QrBr9lzE0jgzr7` zfo17hBW>-GuKju1U#=wGz3Ok=GcRj`Yn@#DOTXqMMPcsrQuE0#^?%ce`O(M0{Xf47 ziT#@=f6HW_1=QF%`OZndyKfyk>B@RP ztvqXe=lsB{0N5+<0%c(JZu$?7J)VsnoLft;_}6~tf)Kx|E8Ts4(0F-v^3%)ZF!J@K z{|jzf7bCbJ$4~y#h0>?IhJW=>FI%o&F>sQyFIX#Y{Ux@by+8+mHR|x-b>-GqEDc|A zUm!u^)hYbd)CU?Tp8C>jBKtp^$lf^d?{S~=R*SZ$qwo5e1;AYJefsj(T^KHnYrR+c z+z$vg2FaO@bCpVO`WjhBmJ7$ zvI>Fq%|vNOeQC} zumi>`6|rA!HyC{4UpbKLHobA;r|YkY>Sq(xqZOI+tVDa}2P#ke#>sL;e0t&cto7dc zM{g8qoN}xwGAo>N{}fw2BcO#?bi>Y`8^)Ps=TpmD@5(n`dFoY-L9_aDef1B{Gafiu zlL5FUv*pqQtDjX#YY!e2?a&)iM+fV6LlVr_;+$K z`mJZ((S2mwnlde}*aT_|(2Qpgu_K}i@@Mtw3QSghubeGE75>LR>|M>fG~;!_H7rO- zXQP|?9rJ$;Dzie}`FHDqzS7rQ*XaJo-TBqtr=nz3?#j{oRgYEd%CQ<>Ybflqr<11% zct53^R?2f{t>xb?t%O>B-@E&cEry%RO2M|}Cv~!>wY>|?HBT&e%(s4J?R9U(MP7LT z&i!x{@z=j}$_voqO3XqJ%YD?XPcwNDJlgPocg?~;kE|76L&Eo7S-lGDt^?f1DInw* zggx)M+t1B2D?Srw{R+C@b65W~|0Wq&Kic_Z)CsbFv)8_~@~eC2s!lqII97(Vh8yqD z$Fw>BTc^i+r9S<8t63^3@9Mrv5-#-L1-q^Qux5m=y6jFf;m_-S;lYz{xY2v+#j{*d z_ccyj{cqMhwzf|hy?LboTR0o?R8Dv92Ui#8a3(kJDH1%w3!Ee?PydaRz6rO|i^uye(Q55lg^wZ#pKX_K7cg4}>BdsForM>=cP-J83N7)h!N|vT- z^F%mGEM&Dx<|%?3o%8%ixoAfUUU{VLj~tCl4Szl!X~y@&SMBpg3OsRdd|Ll{A~~Id z{fXUwwSoZ!=914T&zR-XGb!4V`)+&eUcRb+^yqx-@kd2e3c&+F{=eWZuN3OeTq)?; zA0|si|4=}#D>=_TwW_^@q4sKbp`@zBl}&xBh6?gp^ZNVcEq^Qg6k_|Hr&n3t&$F_; zzH_S#0`n@}|MdSX*T43p*Yq4HZVB|YPptdvmLFfu8CE}%m((j($PjwYcnCu8p>JA+ z`_n&u4#nx^?k(@o@D(wilTM;y6*PMe54(JgZ~qUcDc(>i0feXe^XH&|+SA6@x`2R4 zF_7I4T>hF~QhzYX_fPuSp&{}^&;0WybBb1RZFV+rc>oW(Tv+5SG?w&31e%goae0!V zXW^@7JVXLaTHpTE8J{|@o9OYKl@~PWI|5QYoU1}7Sn(U!VmGzaSDs&U)|*`q$6z zs$&U}|J)z0&(YQ`EM52N%Ei0ix2&T!dIZ}?w;noI2H8W}t>51_7_8Lra?h}>=RF`Q z>GwsFP+YRJ7LaTqgIZkTh?N@1oC+ram^fbBAC6Y6$(d^Nrtdx{>2ampGn{D&U{I7o z8ce=wdNjwRVnIdRtAKI*TPwZLa zZqKJm%JO5KnvIW^COe&Wt2t6o?ncmuKt3M4?}gjnBSrJfvZDZZ-<+kEG(?47--QWD{moC`x{{h>$XvhEn literal 0 HcmV?d00001 diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/clean.bat b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/clean.bat new file mode 100644 index 00000000..c9a2cb06 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/clean.bat @@ -0,0 +1,15 @@ +@echo off +del /s *.bak +del /s *.orig +del /s *.rej +rmdir /s /q db +rmdir /s /q incremental_db +rmdir /s /q output +rmdir /s /q simulation +rmdir /s /q greybox_tmp +del PLLJ_PLLSPE_INFO.txt +del *.qws +del *.ppf +del *.qip +del *.ddb +pause diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/Mayday_MiST.sv b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/Mayday_MiST.sv new file mode 100644 index 00000000..85905811 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/Mayday_MiST.sv @@ -0,0 +1,260 @@ +//============================================================================ +// Arcade: Mayday +// + +module Mayday_MiST( + output LED, + output [5:0] VGA_R, + output [5:0] VGA_G, + output [5:0] VGA_B, + output VGA_HS, + output VGA_VS, + output AUDIO_L, + output AUDIO_R, + input SPI_SCK, + output SPI_DO, + input SPI_DI, + input SPI_SS2, + input SPI_SS3, + input CONF_DATA0, + input CLOCK_27, + + output [12:0] SDRAM_A, + inout [15:0] SDRAM_DQ, + output SDRAM_DQML, + output SDRAM_DQMH, + output SDRAM_nWE, + output SDRAM_nCAS, + output SDRAM_nRAS, + output SDRAM_nCS, + output [1:0] SDRAM_BA, + output SDRAM_CLK, + output SDRAM_CKE +); + +`include "rtl/build_id.v" + +localparam CONF_STR = { + "MAYDAY;;", + "O34,Scanlines,Off,25%,50%,75%;", + "T6,Reset;", + "V,v1.0.0",`BUILD_DATE +}; + +assign LED = 1; + +wire clk_sys, clock_6, clock_1p79, clock_0p89; +wire pll_locked; +pll_mist pll( + .inclk0(CLOCK_27), + .areset(0), + .c0(clk_sys),//36 + .c1(clock_6),//6 + .c2(clock_1p79),//1.79 + .c3(clock_0p89),//0.89 + .locked(pll_locked) + ); + +wire [31:0] status; +wire [1:0] buttons; +wire [1:0] switches; +wire [7:0] joystick_0; +wire [7:0] joystick_1; +wire scandoublerD; +wire ypbpr; +wire [10:0] ps2_key; +wire [7:0] audio; +wire hs, vs; +wire blankn; +wire [2:0] g,b; +wire [1:0] r; + +wire [14:0] cart_addr; +wire [15:0] sdram_do; +wire cart_rd; +wire ioctl_downl; +wire [7:0] ioctl_index; +wire ioctl_wr; +wire [24:0] ioctl_addr; +wire [7:0] ioctl_dout; + +data_io data_io ( + .clk_sys ( clk_sys ), + .SPI_SCK ( SPI_SCK ), + .SPI_SS2 ( SPI_SS2 ), + .SPI_DI ( SPI_DI ), + .ioctl_download( ioctl_downl ), + .ioctl_index ( ioctl_index ), + .ioctl_wr ( ioctl_wr ), + .ioctl_addr ( ioctl_addr ), + .ioctl_dout ( ioctl_dout ) +); + +assign SDRAM_CLK = clk_sys; + +sdram cart +( + .*, + .init ( ~pll_locked ), + .clk ( clk_sys ), + .wtbt ( 2'b00 ), + .dout ( sdram_do ), + .din ( {ioctl_dout, ioctl_dout} ), + .addr ( ioctl_downl ? ioctl_addr : cart_addr ), + .we ( ioctl_downl & ioctl_wr ), + .rd ( !ioctl_downl), + .ready() +); + +reg reset = 1; +reg rom_loaded = 0; +always @(posedge clk_sys) begin + reg ioctl_downlD; + ioctl_downlD <= ioctl_downl; + + if (ioctl_downlD & ~ioctl_downl) rom_loaded <= 1; + reset <= status[0] | buttons[1] | status[6] | ~rom_loaded; +end + +defender defender ( + .clock_6 (clock_6), + .clk_1p79 (clock_1p79), + .clk_0p89 (clock_0p89), + .reset (reset), + + .video_r ( r ), + .video_g ( g ), + .video_b ( b ), + .video_hs ( hs ), + .video_vs ( vs ), + .video_blankn ( blankn ), + + .audio_out ( audio ), + + .roms_addr ( cart_addr ), + .roms_do ( sdram_do[7:0] ), + + .btn_two_players ( btn_two_players ),// + .btn_one_player ( btn_one_player ),// + .btn_left_coin ( btn_coin ),// + + .btn_auto_up(btn_auto_up),// + .btn_advance(btn_advance),// + .btn_service(btn_service),// + + + .btn_ffire(m_fire1),//SPACE + .btn_bfire(m_fire3),//CTRL + .btn_mayday(m_fire3),//ALT + + .btn_right(m_left | m_right), + .btn_down(m_down), + .btn_up(m_up), + + .sw_coktail_table(1) +); + +mist_video #(.COLOR_DEPTH(3), .SD_HCNT_WIDTH(10)) mist_video( + .clk_sys ( clk_sys ), + .SPI_SCK ( SPI_SCK ), + .SPI_SS3 ( SPI_SS3 ), + .SPI_DI ( SPI_DI ), + .R ( blankn ? {r, r[1] } : 0 ), + .G ( blankn ? g : 0 ), + .B ( blankn ? b : 0 ), + .HSync ( hs ), + .VSync ( vs ), + .VGA_R ( VGA_R ), + .VGA_G ( VGA_G ), + .VGA_B ( VGA_B ), + .VGA_VS ( VGA_VS ), + .VGA_HS ( VGA_HS ), + .rotate ( {1'b1,status[2]} ), + .scandoubler_disable( scandoublerD ), + .scanlines ( status[4:3] ), + .ypbpr ( ypbpr ) + ); + +user_io #( + .STRLEN(($size(CONF_STR)>>3))) +user_io( + .clk_sys (clk_sys ), + .conf_str (CONF_STR ), + .SPI_CLK (SPI_SCK ), + .SPI_SS_IO (CONF_DATA0 ), + .SPI_MISO (SPI_DO ), + .SPI_MOSI (SPI_DI ), + .buttons (buttons ), + .switches (switches ), + .scandoubler_disable (scandoublerD ), + .ypbpr (ypbpr ), + .key_strobe (key_strobe ), + .key_pressed (key_pressed ), + .key_code (key_code ), + .joystick_0 (joystick_0 ), + .joystick_1 (joystick_1 ), + .status (status ) + ); + +wire dac_o; +assign AUDIO_L = dac_o; +assign AUDIO_R = dac_o; + +dac #( + .C_bits(15)) +dac( + .clk_i(clk_sys), + .res_n_i(1), + .dac_i({audio,audio}), + .dac_o(dac_o) + ); + +wire m_up = btn_up | joystick_0[3] | joystick_1[3]; +wire m_down = btn_down | joystick_0[2] | joystick_1[2]; +wire m_left = btn_left | joystick_0[1] | joystick_1[1]; +wire m_right = btn_right | joystick_0[0] | joystick_1[0]; +wire m_fire1 = btn_fire1 | joystick_0[4] | joystick_1[4]; +wire m_fire2 = btn_fire2 | joystick_0[5] | joystick_1[5]; +wire m_fire3 = btn_fire3 | joystick_0[6] | joystick_1[6]; +wire m_fire4 = btn_fire4 | joystick_0[7] | joystick_1[7]; + +reg btn_one_player = 0; +reg btn_two_players = 0; +reg btn_left = 0; +reg btn_right = 0; +reg btn_down = 0; +reg btn_up = 0; +reg btn_fire1 = 0; +reg btn_fire2 = 0; +reg btn_fire3 = 0; +reg btn_fire4 = 0; +reg btn_coin = 0; +reg btn_advance = 0; +reg btn_auto_up = 0; +reg btn_service = 0; +wire key_pressed; +wire [7:0] key_code; +wire key_strobe; + +always @(posedge clk_sys) begin + if(key_strobe) begin + case(key_code) + 'h75: btn_up <= key_pressed; // up + 'h72: btn_down <= key_pressed; // down + 'h6B: btn_left <= key_pressed; // left + 'h74: btn_right <= key_pressed; // right + 'h76: btn_coin <= key_pressed; // ESC + 'h05: btn_one_player <= key_pressed; // F1 + 'h06: btn_two_players <= key_pressed; // F2 + 'h12: btn_fire4 <= key_pressed; // l shift + 'h14: btn_fire3 <= key_pressed; // ctrl + 'h11: btn_fire2 <= key_pressed; // alt + 'h29: btn_fire1 <= key_pressed; // Space + 'h1C: btn_advance <= key_pressed; // A + 'h3C: btn_auto_up <= key_pressed; // U + 'h33: btn_service <= key_pressed; // H + endcase + end +end + +endmodule diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/build_id.tcl b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/build_id.tcl new file mode 100644 index 00000000..938515d8 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/build_id.tcl @@ -0,0 +1,35 @@ +# ================================================================================ +# +# Build ID Verilog Module Script +# Jeff Wiencrot - 8/1/2011 +# +# Generates a Verilog module that contains a timestamp, +# from the current build. These values are available from the build_date, build_time, +# physical_address, and host_name output ports of the build_id module in the build_id.v +# Verilog source file. +# +# ================================================================================ + +proc generateBuildID_Verilog {} { + + # Get the timestamp (see: http://www.altera.com/support/examples/tcl/tcl-date-time-stamp.html) + set buildDate [ clock format [ clock seconds ] -format %y%m%d ] + set buildTime [ clock format [ clock seconds ] -format %H%M%S ] + + # Create a Verilog file for output + set outputFileName "rtl/build_id.v" + set outputFile [open $outputFileName "w"] + + # Output the Verilog source + puts $outputFile "`define BUILD_DATE \"$buildDate\"" + puts $outputFile "`define BUILD_TIME \"$buildTime\"" + close $outputFile + + # Send confirmation message to the Messages window + post_message "Generated build identification Verilog module: [pwd]/$outputFileName" + post_message "Date: $buildDate" + post_message "Time: $buildTime" +} + +# Comment out this line to prevent the process from automatically executing when the file is sourced: +generateBuildID_Verilog \ No newline at end of file diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/cpu09l_128.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/cpu09l_128.vhd new file mode 100644 index 00000000..12039bde --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/cpu09l_128.vhd @@ -0,0 +1,5906 @@ +--===========================================================================-- +-- -- +-- Synthesizable 6809 instruction compatible VHDL CPU core -- +-- -- +--===========================================================================-- +-- +-- File name : cpu09l.vhd +-- +-- Entity name : cpu09 +-- +-- Purpose : 6809 instruction compatible CPU core written in VHDL +-- with Last Instruction Cycle, bus available, bus status, +-- and instruction fetch signals. +-- Not cycle compatible with the original 6809 CPU +-- +-- Dependencies : ieee.std_logic_1164 +-- ieee.std_logic_unsigned +-- +-- Author : John E. Kent +-- +-- Email : dilbert57@opencores.org +-- +-- Web : http://opencores.org/project,system09 +-- +-- Description : VMA (valid memory address) is hight whenever a valid memory +-- access is made by an instruction fetch, interrupt vector fetch +-- or a data read or write otherwise it is low indicating an idle +-- bus cycle. +-- IFETCH (instruction fetch output) is high whenever an +-- instruction byte is read i.e. the program counter is applied +-- to the address bus. +-- LIC (last instruction cycle output) is normally low +-- but goes high on the last cycle of an instruction. +-- BA (bus available output) is normally low but goes high while +-- waiting in a Sync instruction state or the CPU is halted +-- i.e. a DMA grant. +-- BS (bus status output) is normally low but goes high during an +-- interrupt or reset vector fetch or the processor is halted +-- i.e. a DMA grant. +-- +-- Copyright (C) 2003 - 2010 John Kent +-- +-- This program is free software: you can redistribute it and/or modify +-- it under the terms of the GNU General Public License as published by +-- the Free Software Foundation, either version 3 of the License, or +-- (at your option) any later version. +-- +-- This program is distributed in the hope that it will be useful, +-- but WITHOUT ANY WARRANTY; without even the implied warranty of +-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +-- GNU General Public License for more details. +-- +-- You should have received a copy of the GNU General Public License +-- along with this program. If not, see . +-- +--===========================================================================-- +-- -- +-- Revision History -- +-- -- +--===========================================================================-- +-- +-- Version 0.1 - 26 June 2003 - John Kent +-- Added extra level in state stack +-- fixed some calls to the extended addressing state +-- +-- Version 0.2 - 5 Sept 2003 - John Kent +-- Fixed 16 bit indexed offset (was doing read rather than fetch) +-- Added/Fixed STY and STS instructions. +-- ORCC_STATE ANDed CC state rather than ORed it - Now fixed +-- CMPX Loaded ACCA and ACCB - Now fixed +-- +-- Version 1.0 - 6 Sep 2003 - John Kent +-- Initial release to Open Cores +-- reversed clock edge +-- +-- Version 1.1 - 29 November 2003 John kent +-- ACCA and ACCB indexed offsets are 2's complement. +-- ALU Right Mux now sign extends ACCA & ACCB offsets +-- Absolute Indirect addressing performed a read on the +-- second byte of the address rather than a fetch +-- so it formed an incorrect address. Now fixed. +-- +-- Version 1.2 - 29 November 2003 John Kent +-- LEAX and LEAY affect the Z bit only +-- LEAS and LEAU do not affect any condition codes +-- added an extra ALU control for LEA. +-- +-- Version 1.3 - 12 December 2003 John Kent +-- CWAI did not work, was missed a PUSH_ST on calling +-- the ANDCC_STATE. Thanks go to Ghassan Kraidy for +-- finding this fault. +-- +-- Version 1.4 - 12 December 2003 John Kent +-- Missing cc_ctrl assignment in otherwise case of +-- lea_state resulted in cc_ctrl being latched in +-- that state. +-- The otherwise statement should never be reached, +-- and has been fixed simply to resolve synthesis warnings. +-- +-- Version 1.5 - 17 january 2004 John kent +-- The clear instruction used "alu_ld8" to control the ALU +-- rather than "alu_clr". This mean the Carry was not being +-- cleared correctly. +-- +-- Version 1.6 - 24 January 2004 John Kent +-- Fixed problems in PSHU instruction +-- +-- Version 1.7 - 25 January 2004 John Kent +-- removed redundant "alu_inx" and "alu_dex' +-- Removed "test_alu" and "test_cc" +-- STD instruction did not set condition codes +-- JMP direct was not decoded properly +-- CLR direct performed an unwanted read cycle +-- Bogus "latch_md" in Page2 indexed addressing +-- +-- Version 1.8 - 27 January 2004 John Kent +-- CWAI in decode1_state should increment the PC. +-- ABX is supposed to be an unsigned addition. +-- Added extra ALU function +-- ASR8 slightly changed in the ALU. +-- +-- Version 1.9 - 20 August 2005 +-- LSR8 is now handled in ASR8 and ROR8 case in the ALU, +-- rather than LSR16. There was a problem with single +-- operand instructions using the MD register which is +-- sign extended on the first 8 bit fetch. +-- +-- Version 1.10 - 13 September 2005 +-- TFR & EXG instructions did not work for the Condition Code Register +-- An extra case has been added to the ALU for the alu_tfr control +-- to assign the left ALU input (alu_left) to the condition code +-- outputs (cc_out). +-- +-- Version 1.11 - 16 September 2005 +-- JSR ,X should not predecrement S before calculating the jump address. +-- The reason is that JSR [0,S] needs S to point to the top of the stack +-- to fetch a valid vector address. The solution is to have the addressing +-- mode microcode called before decrementing S and then decrementing S in +-- JSR_STATE. JSR_STATE in turn calls PUSH_RETURN_LO_STATE rather than +-- PUSH_RETURN_HI_STATE so that both the High & Low halves of the PC are +-- pushed on the stack. This adds one extra bus cycle, but resolves the +-- addressing conflict. I've also removed the pre-decement S in +-- JSR EXTENDED as it also calls JSR_STATE. +-- +-- Version 1.12 - 6th June 2006 +-- 6809 Programming reference manual says V is not affected by ASR, LSR and ROR +-- This is different to the 6800. CLR should reset the V bit. +-- +-- Version 1.13 - 7th July 2006 +-- Disable NMI on reset until S Stack pointer has been loaded. +-- Added nmi_enable signal in sp_reg process and nmi_handler process. +-- +-- Version 1.14 - 11th July 2006 +-- 1. Added new state to RTI called rti_entire_state. +-- This state tests the CC register after it has been loaded +-- from the stack. Previously the current CC was tested which +-- was incorrect. The Entire Flag should be set before the +-- interrupt stacks the CC. +-- 2. On bogus Interrupts, int_cc_state went to rti_state, +-- which was an enumerated state, but not defined anywhere. +-- rti_state has been changed to rti_cc_state so that bogus interrupt +-- will perform an RTI after entering that state. +-- 3. Sync should generate an interrupt if the interrupt masks +-- are cleared. If the interrupt masks are set, then an interrupt +-- will cause the the PC to advance to the next instruction. +-- Note that I don't wait for an interrupt to be asserted for +-- three clock cycles. +-- 4. Added new ALU control state "alu_mul". "alu_mul" is used in +-- the Multiply instruction replacing "alu_add16". This is similar +-- to "alu_add16" except it sets the Carry bit to B7 of the result +-- in ACCB, sets the Zero bit if the 16 bit result is zero, but +-- does not affect The Half carry (H), Negative (N) or Overflow (V) +-- flags. The logic was re-arranged so that it adds md or zero so +-- that the Carry condition code is set on zero multiplicands. +-- 5. DAA (Decimal Adjust Accumulator) should set the Negative (N) +-- and Zero Flags. It will also affect the Overflow (V) flag although +-- the operation is undefined. It's anyones guess what DAA does to V. +-- +-- Version 1.15 - 25th Feb 2007 - John Kent +-- line 9672 changed "if Halt <= '1' then" to "if Halt = '1' then" +-- Changed sensitivity lists. +-- +-- Version 1.16 - 5th February 2008 - John Kent +-- FIRQ interrupts should take priority over IRQ Interrupts. +-- This presumably means they should be tested for before IRQ +-- when they happen concurrently. +-- +-- Version 1.17 - 18th February 2008 - John Kent +-- NMI in CWAI should mask IRQ and FIRQ interrupts +-- +-- Version 1.18 - 21st February 2008 - John Kent +-- Removed default register settings in each case statement +-- and placed them at the beginning of the state sequencer. +-- Modified the SYNC instruction so that the interrupt vector(iv) +-- is not set unless an unmasked FIRQ or IRQ is received. +-- +-- Version 1.19 - 25th February 2008 - John Kent +-- Enumerated separate states for FIRQ/FAST and NMIIRQ/ENTIRE +-- Enumerated separate states for MASKI and MASKIF states +-- Removed code on BSR/JSR in fetch cycle +-- +-- Version 1.20 - 8th October 2011 - John Kent +-- added fetch output which should go high during the fetch cycle +-- +-- Version 1.21 - 8th October 2011 - John Kent +-- added Last Instruction Cycle signal +-- replaced fetch with ifetch (instruction fetch) signal +-- added ba & bs (bus available & bus status) signals +-- +-- Version 1.22 - 2011-10-29 John Kent +-- The halt state isn't correct. +-- The halt state is entered into from the fetch_state +-- It returned to the fetch state which may re-run an execute cycle +-- on the accumulator and it won't necessarily be the last instruction cycle +-- I've changed the halt state to return to the decode1_state +-- +-- Version 1.23 - 2011-10-30 John Kent +-- sample halt in the change_state process if lic is high (last instruction cycle) +-- +-- Version 1.24 - 2011-11-01 John Kent +-- Handle interrupts in change_state process +-- Sample interrupt inputs on last instruction cycle +-- Remove iv_ctrl and implement iv (interrupt vector) in change_state process. +-- Generate fic (first instruction cycle) from lic (last instruction cycle) +-- and use it to complete the dual operand execute cycle before servicing +-- halt or interrupts requests. +-- rename lic to lic_out on the entity declaration so that lic can be tested internally. +-- add int_firq1_state and int_nmirq1_state to allow for the dual operand execute cycle +-- integrated nmi_ctrl into change_state process +-- Reduces the microcode state stack to one entry (saved_state) +-- imm16_state jumps directly to the fetch_state +-- pull_return_lo states jumps directly to the fetch_state +-- duplicate andcc_state as cwai_state +-- rename exg1_state as exg2 state and duplicate tfr_state as exg1_state +-- +-- Version 1.25 - 2011-11-27 John Kent +-- Changed the microcode for saving registers on an interrupt into a microcode subroutine. +-- Removed SWI servicing from the change state process and made SWI, SWI2 & SWI3 +-- call the interrupt microcode subroutine. +-- Added additional states for nmi, and irq for interrupt servicing. +-- Added additional states for nmi/irq, firq, and swi interrupts to mask I & F flags. +-- +-- Version 1.26 - 2013-03-18 John Kent +-- pre-initialized cond_true variable to true in state sequencer +-- re-arranged change_state process slightly +-- +-- Version 1.27 - 2015-05-30 John Kent +-- Added test in state machine for masked IRQ and FIRQ in Sync_state. +-- +-- Version 1.28 - 2015-05-30 John Kent. +-- Moved IRQ and FIRQ test from state machine to the state sequencer Sync_state. +-- +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity cpu09 is + port ( + clk : in std_logic; -- E clock input (falling edge) + rst : in std_logic; -- reset input (active high) + vma : out std_logic; -- valid memory address (active high) + lic_out : out std_logic; -- last instruction cycle (active high) + ifetch : out std_logic; -- instruction fetch cycle (active high) + opfetch : out std_logic; -- opcode fetch (active high) + ba : out std_logic; -- bus available (high on sync wait or DMA grant) + bs : out std_logic; -- bus status (high on interrupt or reset vector fetch or DMA grant) + addr : out std_logic_vector(15 downto 0); -- address bus output + rw : out std_logic; -- read not write output + data_out : out std_logic_vector(7 downto 0); -- data bus output + data_in : in std_logic_vector(7 downto 0); -- data bus input + irq : in std_logic; -- interrupt request input (active high) + firq : in std_logic; -- fast interrupt request input (active high) + nmi : in std_logic; -- non maskable interrupt request input (active high) + halt : in std_logic; -- halt input (active high) grants DMA + hold : in std_logic -- hold input (active high) extend bus cycle + ); +end cpu09; + +architecture rtl of cpu09 is + + constant EBIT : integer := 7; + constant FBIT : integer := 6; + constant HBIT : integer := 5; + constant IBIT : integer := 4; + constant NBIT : integer := 3; + constant ZBIT : integer := 2; + constant VBIT : integer := 1; + constant CBIT : integer := 0; + + -- + -- Interrupt vector modifiers + -- + constant RST_VEC : std_logic_vector(2 downto 0) := "111"; + constant NMI_VEC : std_logic_vector(2 downto 0) := "110"; + constant SWI_VEC : std_logic_vector(2 downto 0) := "101"; + constant IRQ_VEC : std_logic_vector(2 downto 0) := "100"; + constant FIRQ_VEC : std_logic_vector(2 downto 0) := "011"; + constant SWI2_VEC : std_logic_vector(2 downto 0) := "010"; + constant SWI3_VEC : std_logic_vector(2 downto 0) := "001"; + constant RESV_VEC : std_logic_vector(2 downto 0) := "000"; + + type state_type is (-- Start off in Reset + reset_state, + -- Fetch Interrupt Vectors (including reset) + vect_lo_state, vect_hi_state, vect_idle_state, + -- Fetch Instruction Cycle + fetch_state, + -- Decode Instruction Cycles + decode1_state, decode2_state, decode3_state, + -- Calculate Effective Address + imm16_state, + indexed_state, index8_state, index16_state, index16_2_state, + pcrel8_state, pcrel16_state, pcrel16_2_state, + indexaddr_state, indexaddr2_state, + postincr1_state, postincr2_state, + indirect_state, indirect2_state, indirect3_state, + extended_state, + -- single ops + single_op_read_state, + single_op_exec_state, + single_op_write_state, + -- Dual op states + dual_op_read8_state, dual_op_read16_state, dual_op_read16_2_state, + dual_op_write8_state, dual_op_write16_state, + -- + sync_state, halt_state, cwai_state, + -- + andcc_state, orcc_state, + tfr_state, + exg_state, exg1_state, exg2_state, + lea_state, + -- Multiplication + mul_state, mulea_state, muld_state, + mul0_state, mul1_state, mul2_state, mul3_state, + mul4_state, mul5_state, mul6_state, mul7_state, + -- Branches + lbranch_state, sbranch_state, + -- Jumps, Subroutine Calls and Returns + jsr_state, jmp_state, + push_return_hi_state, push_return_lo_state, + pull_return_hi_state, pull_return_lo_state, + -- Interrupt cycles + int_nmi_state, int_nmi1_state, + int_irq_state, int_irq1_state, + int_firq_state, int_firq1_state, + int_entire_state, int_fast_state, + int_pcl_state, int_pch_state, + int_upl_state, int_uph_state, + int_iyl_state, int_iyh_state, + int_ixl_state, int_ixh_state, + int_dp_state, + int_accb_state, int_acca_state, + int_cc_state, + int_cwai_state, + int_nmimask_state, int_firqmask_state, int_swimask_state, int_irqmask_state, + -- Return From Interrupt + rti_cc_state, rti_entire_state, + rti_acca_state, rti_accb_state, + rti_dp_state, + rti_ixl_state, rti_ixh_state, + rti_iyl_state, rti_iyh_state, + rti_upl_state, rti_uph_state, + rti_pcl_state, rti_pch_state, + -- Push Registers using SP + pshs_state, + pshs_pcl_state, pshs_pch_state, + pshs_upl_state, pshs_uph_state, + pshs_iyl_state, pshs_iyh_state, + pshs_ixl_state, pshs_ixh_state, + pshs_dp_state, + pshs_acca_state, pshs_accb_state, + pshs_cc_state, + -- Pull Registers using SP + puls_state, + puls_cc_state, + puls_acca_state, puls_accb_state, + puls_dp_state, + puls_ixl_state, puls_ixh_state, + puls_iyl_state, puls_iyh_state, + puls_upl_state, puls_uph_state, + puls_pcl_state, puls_pch_state, + -- Push Registers using UP + pshu_state, + pshu_pcl_state, pshu_pch_state, + pshu_spl_state, pshu_sph_state, + pshu_iyl_state, pshu_iyh_state, + pshu_ixl_state, pshu_ixh_state, + pshu_dp_state, + pshu_acca_state, pshu_accb_state, + pshu_cc_state, + -- Pull Registers using UP + pulu_state, + pulu_cc_state, + pulu_acca_state, pulu_accb_state, + pulu_dp_state, + pulu_ixl_state, pulu_ixh_state, + pulu_iyl_state, pulu_iyh_state, + pulu_spl_state, pulu_sph_state, + pulu_pcl_state, pulu_pch_state ); + + type st_type is (reset_st, push_st, idle_st ); + type iv_type is (latch_iv, swi3_iv, swi2_iv, firq_iv, irq_iv, swi_iv, nmi_iv, reset_iv); + type addr_type is (idle_ad, fetch_ad, read_ad, write_ad, pushu_ad, pullu_ad, pushs_ad, pulls_ad, int_hi_ad, int_lo_ad ); + type dout_type is (cc_dout, acca_dout, accb_dout, dp_dout, + ix_lo_dout, ix_hi_dout, iy_lo_dout, iy_hi_dout, + up_lo_dout, up_hi_dout, sp_lo_dout, sp_hi_dout, + pc_lo_dout, pc_hi_dout, md_lo_dout, md_hi_dout ); + type op_type is (reset_op, fetch_op, latch_op ); + type pre_type is (reset_pre, fetch_pre, latch_pre ); + type cc_type is (reset_cc, load_cc, pull_cc, latch_cc ); + type acca_type is (reset_acca, load_acca, load_hi_acca, pull_acca, latch_acca ); + type accb_type is (reset_accb, load_accb, pull_accb, latch_accb ); + type dp_type is (reset_dp, load_dp, pull_dp, latch_dp ); + type ix_type is (reset_ix, load_ix, pull_lo_ix, pull_hi_ix, latch_ix ); + type iy_type is (reset_iy, load_iy, pull_lo_iy, pull_hi_iy, latch_iy ); + type sp_type is (reset_sp, latch_sp, load_sp, pull_hi_sp, pull_lo_sp ); + type up_type is (reset_up, latch_up, load_up, pull_hi_up, pull_lo_up ); + type pc_type is (reset_pc, latch_pc, load_pc, pull_lo_pc, pull_hi_pc, incr_pc ); + type md_type is (reset_md, latch_md, load_md, fetch_first_md, fetch_next_md, shiftl_md ); + type ea_type is (reset_ea, latch_ea, load_ea, fetch_first_ea, fetch_next_ea ); + type left_type is (cc_left, acca_left, accb_left, dp_left, + ix_left, iy_left, up_left, sp_left, + accd_left, md_left, pc_left, ea_left ); + type right_type is (ea_right, zero_right, one_right, two_right, + acca_right, accb_right, accd_right, + md_right, md_sign5_right, md_sign8_right ); + type alu_type is (alu_add8, alu_sub8, alu_add16, alu_sub16, alu_adc, alu_sbc, + alu_and, alu_ora, alu_eor, + alu_tst, alu_inc, alu_dec, alu_clr, alu_neg, alu_com, + alu_lsr16, alu_lsl16, + alu_ror8, alu_rol8, alu_mul, + alu_asr8, alu_asl8, alu_lsr8, + alu_andcc, alu_orcc, alu_sex, alu_tfr, alu_abx, + alu_seif, alu_sei, alu_see, alu_cle, + alu_ld8, alu_st8, alu_ld16, alu_st16, alu_lea, alu_nop, alu_daa ); + + signal op_code: std_logic_vector(7 downto 0); + signal pre_code: std_logic_vector(7 downto 0); + signal acca: std_logic_vector(7 downto 0); + signal accb: std_logic_vector(7 downto 0); + signal cc: std_logic_vector(7 downto 0); + signal cc_out: std_logic_vector(7 downto 0); + signal dp: std_logic_vector(7 downto 0); + signal xreg: std_logic_vector(15 downto 0); + signal yreg: std_logic_vector(15 downto 0); + signal sp: std_logic_vector(15 downto 0); + signal up: std_logic_vector(15 downto 0); + signal ea: std_logic_vector(15 downto 0); + signal pc: std_logic_vector(15 downto 0); + signal md: std_logic_vector(15 downto 0); + signal left: std_logic_vector(15 downto 0); + signal right: std_logic_vector(15 downto 0); + signal out_alu: std_logic_vector(15 downto 0); + signal iv: std_logic_vector(2 downto 0); + signal nmi_req: std_logic; + signal nmi_ack: std_logic; + signal nmi_enable: std_logic; + signal fic: std_logic; -- first instruction cycle + signal lic: std_logic; -- last instruction cycle + + signal state: state_type; + signal next_state: state_type; + signal return_state: state_type; + signal saved_state: state_type; + signal st_ctrl: st_type; + signal iv_ctrl: iv_type; + signal pc_ctrl: pc_type; + signal ea_ctrl: ea_type; + signal op_ctrl: op_type; + signal pre_ctrl: pre_type; + signal md_ctrl: md_type; + signal acca_ctrl: acca_type; + signal accb_ctrl: accb_type; + signal ix_ctrl: ix_type; + signal iy_ctrl: iy_type; + signal cc_ctrl: cc_type; + signal dp_ctrl: dp_type; + signal sp_ctrl: sp_type; + signal up_ctrl: up_type; + signal left_ctrl: left_type; + signal right_ctrl: right_type; + signal alu_ctrl: alu_type; + signal addr_ctrl: addr_type; + signal dout_ctrl: dout_type; + + +begin + +---------------------------------- +-- +-- State machine stack +-- +---------------------------------- +--state_stack_proc: process( clk, hold, state_stack, st_ctrl, +-- return_state, fetch_state ) +state_stack_proc: process( clk, st_ctrl, return_state ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case st_ctrl is + when reset_st => + saved_state <= fetch_state; + when push_st => + saved_state <= return_state; + when others => + null; + end case; + end if; + end if; +end process; + +---------------------------------- +-- +-- Interrupt Vector control +-- +---------------------------------- +-- +int_vec_proc: process( clk, iv_ctrl ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case iv_ctrl is + when reset_iv => + iv <= RST_VEC; + when nmi_iv => + iv <= NMI_VEC; + when swi_iv => + iv <= SWI_VEC; + when irq_iv => + iv <= IRQ_VEC; + when firq_iv => + iv <= FIRQ_VEC; + when swi2_iv => + iv <= SWI2_VEC; + when swi3_iv => + iv <= SWI3_VEC; + when others => + null; + end case; + end if; -- hold + end if; -- clk +end process; + +---------------------------------- +-- +-- Program Counter Control +-- +---------------------------------- + +--pc_reg: process( clk, pc_ctrl, hold, pc, out_alu, data_in ) +pc_reg: process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case pc_ctrl is + when reset_pc => + pc <= (others=>'0'); + when load_pc => + pc <= out_alu(15 downto 0); + when pull_lo_pc => + pc(7 downto 0) <= data_in; + when pull_hi_pc => + pc(15 downto 8) <= data_in; + when incr_pc => + pc <= pc + 1; + when others => + null; + end case; + end if; + end if; +end process; + +---------------------------------- +-- +-- Effective Address Control +-- +---------------------------------- + +--ea_reg: process( clk, ea_ctrl, hold, ea, out_alu, data_in, dp ) +ea_reg: process( clk ) +begin + + if clk'event and clk = '0' then + if hold= '0' then + case ea_ctrl is + when reset_ea => + ea <= (others=>'0'); + when fetch_first_ea => + ea(7 downto 0) <= data_in; + ea(15 downto 8) <= dp; + when fetch_next_ea => + ea(15 downto 8) <= ea(7 downto 0); + ea(7 downto 0) <= data_in; + when load_ea => + ea <= out_alu(15 downto 0); + when others => + null; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- Accumulator A +-- +-------------------------------- +--acca_reg : process( clk, acca_ctrl, hold, out_alu, acca, data_in ) +acca_reg : process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case acca_ctrl is + when reset_acca => + acca <= (others=>'0'); + when load_acca => + acca <= out_alu(7 downto 0); + when load_hi_acca => + acca <= out_alu(15 downto 8); + when pull_acca => + acca <= data_in; + when others => + null; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- Accumulator B +-- +-------------------------------- +--accb_reg : process( clk, accb_ctrl, hold, out_alu, accb, data_in ) +accb_reg : process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case accb_ctrl is + when reset_accb => + accb <= (others=>'0'); + when load_accb => + accb <= out_alu(7 downto 0); + when pull_accb => + accb <= data_in; + when others => + null; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- X Index register +-- +-------------------------------- +--ix_reg : process( clk, ix_ctrl, hold, out_alu, xreg, data_in ) +ix_reg : process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case ix_ctrl is + when reset_ix => + xreg <= (others=>'0'); + when load_ix => + xreg <= out_alu(15 downto 0); + when pull_hi_ix => + xreg(15 downto 8) <= data_in; + when pull_lo_ix => + xreg(7 downto 0) <= data_in; + when others => + null; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- Y Index register +-- +-------------------------------- +--iy_reg : process( clk, iy_ctrl, hold, out_alu, yreg, data_in ) +iy_reg : process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case iy_ctrl is + when reset_iy => + yreg <= (others=>'0'); + when load_iy => + yreg <= out_alu(15 downto 0); + when pull_hi_iy => + yreg(15 downto 8) <= data_in; + when pull_lo_iy => + yreg(7 downto 0) <= data_in; + when others => + null; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- S stack pointer +-- +-------------------------------- +--sp_reg : process( clk, sp_ctrl, hold, sp, out_alu, data_in, nmi_enable ) +sp_reg : process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case sp_ctrl is + when reset_sp => + sp <= (others=>'0'); + nmi_enable <= '0'; + when load_sp => + sp <= out_alu(15 downto 0); + nmi_enable <= '1'; + when pull_hi_sp => + sp(15 downto 8) <= data_in; + when pull_lo_sp => + sp(7 downto 0) <= data_in; + nmi_enable <= '1'; + when others => + null; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- U stack pointer +-- +-------------------------------- +--up_reg : process( clk, up_ctrl, hold, up, out_alu, data_in ) +up_reg : process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case up_ctrl is + when reset_up => + up <= (others=>'0'); + when load_up => + up <= out_alu(15 downto 0); + when pull_hi_up => + up(15 downto 8) <= data_in; + when pull_lo_up => + up(7 downto 0) <= data_in; + when others => + null; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- Memory Data +-- +-------------------------------- +--md_reg : process( clk, md_ctrl, hold, out_alu, data_in, md ) +md_reg : process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case md_ctrl is + when reset_md => + md <= (others=>'0'); + when load_md => + md <= out_alu(15 downto 0); + when fetch_first_md => -- sign extend md for branches + md(15 downto 8) <= data_in(7) & data_in(7) & data_in(7) & data_in(7) & + data_in(7) & data_in(7) & data_in(7) & data_in(7) ; + md(7 downto 0) <= data_in; + when fetch_next_md => + md(15 downto 8) <= md(7 downto 0); + md(7 downto 0) <= data_in; + when shiftl_md => + md(15 downto 1) <= md(14 downto 0); + md(0) <= '0'; + when others => + null; + end case; + end if; + end if; +end process; + + +---------------------------------- +-- +-- Condition Codes +-- +---------------------------------- + +--cc_reg: process( clk, cc_ctrl, hold, cc_out, cc, data_in ) +cc_reg: process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case cc_ctrl is + when reset_cc => + cc <= "11010000"; -- set EBIT, FBIT & IBIT + when load_cc => + cc <= cc_out; + when pull_cc => + cc <= data_in; + when others => + null; + end case; + end if; + end if; +end process; + +---------------------------------- +-- +-- Direct Page register +-- +---------------------------------- + +--dp_reg: process( clk, dp_ctrl, hold, out_alu, dp, data_in ) +dp_reg: process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case dp_ctrl is + when reset_dp => + dp <= (others=>'0'); + when load_dp => + dp <= out_alu(7 downto 0); + when pull_dp => + dp <= data_in; + when others => + null; + end case; + end if; + end if; +end process; + + +---------------------------------- +-- +-- op code register +-- +---------------------------------- + +--op_reg: process( clk, op_ctrl, hold, op_code, data_in ) +op_reg: process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case op_ctrl is + when reset_op => + op_code <= "00010010"; + when fetch_op => + op_code <= data_in; + when others => + null; + end case; + end if; + end if; +end process; + + +---------------------------------- +-- +-- pre byte op code register +-- +---------------------------------- + +--pre_reg: process( clk, pre_ctrl, hold, pre_code, data_in ) +pre_reg: process( clk ) +begin + if clk'event and clk = '0' then + if hold = '0' then + case pre_ctrl is + when reset_pre => + pre_code <= (others=>'0'); + when fetch_pre => + pre_code <= data_in; + when others => + null; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- state machine +-- +-------------------------------- + +--change_state: process( clk, rst, state, hold, next_state ) +change_state: process( clk ) +begin + if clk'event and clk = '0' then + if rst = '1' then + fic <= '0'; + nmi_ack <= '0'; + state <= reset_state; + elsif hold = '0' then + fic <= lic; + -- + -- nmi request is not cleared until nmi input goes low + -- + if (nmi_req = '0') and (nmi_ack='1') then + nmi_ack <= '0'; + end if; + + if (nmi_req = '1') and (nmi_ack = '0') and (state = int_nmimask_state) then + nmi_ack <= '1'; + end if; + + if lic = '1' then + if halt = '1' then + state <= halt_state; + + -- service non maskable interrupts + elsif (nmi_req = '1') and (nmi_ack = '0') then + state <= int_nmi_state; + -- + -- FIRQ & IRQ are level sensitive + -- + elsif (firq = '1') and (cc(FBIT) = '0') then + state <= int_firq_state; + + elsif (irq = '1') and (cc(IBIT) = '0') then + state <= int_irq_state; + -- + -- Version 1.27 2015-05-30 + -- Exit sync_state on masked interrupt. + -- + -- Version 1.28 2015-05-30 + -- Move this code to the state sequencer + -- near line 5566. + -- + -- elsif (state = sync_state) and ((firq = '1') or (irq = '1'))then + -- state <= fetch_state; + -- + else + state <= next_state; + end if; -- halt, nmi, firq, irq + else + state <= next_state; + end if; -- lic + end if; -- reset/hold + end if; -- clk +end process; + +------------------------------------ +-- +-- Detect Edge of NMI interrupt +-- +------------------------------------ + +--nmi_handler : process( clk, rst, nmi, nmi_ack, nmi_req, nmi_enable ) +nmi_handler : process( rst, clk ) +begin + if rst='1' then + nmi_req <= '0'; + elsif clk'event and clk='0' then + if (nmi='1') and (nmi_ack='0') and (nmi_enable='1') then + nmi_req <= '1'; + else + if (nmi='0') and (nmi_ack='1') then + nmi_req <= '0'; + end if; + end if; + end if; +end process; + + +---------------------------------- +-- +-- Address output multiplexer +-- +---------------------------------- + +addr_mux: process( addr_ctrl, pc, ea, up, sp, iv ) +begin + ifetch <= '0'; + vma <= '1'; + case addr_ctrl is + when fetch_ad => + addr <= pc; + rw <= '1'; + ifetch <= '1'; + when read_ad => + addr <= ea; + rw <= '1'; + when write_ad => + addr <= ea; + rw <= '0'; + when pushs_ad => + addr <= sp; + rw <= '0'; + when pulls_ad => + addr <= sp; + rw <= '1'; + when pushu_ad => + addr <= up; + rw <= '0'; + when pullu_ad => + addr <= up; + rw <= '1'; + when int_hi_ad => + addr <= "111111111111" & iv & "0"; + rw <= '1'; + when int_lo_ad => + addr <= "111111111111" & iv & "1"; + rw <= '1'; + when others => + addr <= "1111111111111111"; + rw <= '1'; + vma <= '0'; + end case; +end process; + +-------------------------------- +-- +-- Data Bus output +-- +-------------------------------- +dout_mux : process( dout_ctrl, md, acca, accb, dp, xreg, yreg, sp, up, pc, cc ) +begin + case dout_ctrl is + when cc_dout => -- condition code register + data_out <= cc; + when acca_dout => -- accumulator a + data_out <= acca; + when accb_dout => -- accumulator b + data_out <= accb; + when dp_dout => -- direct page register + data_out <= dp; + when ix_lo_dout => -- X index reg + data_out <= xreg(7 downto 0); + when ix_hi_dout => -- X index reg + data_out <= xreg(15 downto 8); + when iy_lo_dout => -- Y index reg + data_out <= yreg(7 downto 0); + when iy_hi_dout => -- Y index reg + data_out <= yreg(15 downto 8); + when up_lo_dout => -- U stack pointer + data_out <= up(7 downto 0); + when up_hi_dout => -- U stack pointer + data_out <= up(15 downto 8); + when sp_lo_dout => -- S stack pointer + data_out <= sp(7 downto 0); + when sp_hi_dout => -- S stack pointer + data_out <= sp(15 downto 8); + when md_lo_dout => -- alu output + data_out <= md(7 downto 0); + when md_hi_dout => -- alu output + data_out <= md(15 downto 8); + when pc_lo_dout => -- low order pc + data_out <= pc(7 downto 0); + when pc_hi_dout => -- high order pc + data_out <= pc(15 downto 8); + end case; +end process; + +---------------------------------- +-- +-- Left Mux +-- +---------------------------------- + +left_mux: process( left_ctrl, acca, accb, cc, dp, xreg, yreg, up, sp, pc, ea, md ) +begin + case left_ctrl is + when cc_left => + left(15 downto 8) <= "00000000"; + left(7 downto 0) <= cc; + when acca_left => + left(15 downto 8) <= "00000000"; + left(7 downto 0) <= acca; + when accb_left => + left(15 downto 8) <= "00000000"; + left(7 downto 0) <= accb; + when dp_left => + left(15 downto 8) <= "00000000"; + left(7 downto 0) <= dp; + when accd_left => + left(15 downto 8) <= acca; + left(7 downto 0) <= accb; + when md_left => + left <= md; + when ix_left => + left <= xreg; + when iy_left => + left <= yreg; + when sp_left => + left <= sp; + when up_left => + left <= up; + when pc_left => + left <= pc; + when others => +-- when ea_left => + left <= ea; + end case; +end process; + +---------------------------------- +-- +-- Right Mux +-- +---------------------------------- + +right_mux: process( right_ctrl, md, acca, accb, ea ) +begin + case right_ctrl is + when ea_right => + right <= ea; + when zero_right => + right <= "0000000000000000"; + when one_right => + right <= "0000000000000001"; + when two_right => + right <= "0000000000000010"; + when acca_right => + if acca(7) = '0' then + right <= "00000000" & acca(7 downto 0); + else + right <= "11111111" & acca(7 downto 0); + end if; + when accb_right => + if accb(7) = '0' then + right <= "00000000" & accb(7 downto 0); + else + right <= "11111111" & accb(7 downto 0); + end if; + when accd_right => + right <= acca & accb; + when md_sign5_right => + if md(4) = '0' then + right <= "00000000000" & md(4 downto 0); + else + right <= "11111111111" & md(4 downto 0); + end if; + when md_sign8_right => + if md(7) = '0' then + right <= "00000000" & md(7 downto 0); + else + right <= "11111111" & md(7 downto 0); + end if; + when others => +-- when md_right => + right <= md; + end case; +end process; + +---------------------------------- +-- +-- Arithmetic Logic Unit +-- +---------------------------------- + +alu: process( alu_ctrl, cc, left, right, out_alu, cc_out ) +variable valid_lo, valid_hi : boolean; +variable carry_in : std_logic; +variable daa_reg : std_logic_vector(7 downto 0); +begin + + case alu_ctrl is + when alu_adc | alu_sbc | + alu_rol8 | alu_ror8 => + carry_in := cc(CBIT); + when alu_asr8 => + carry_in := left(7); + when others => + carry_in := '0'; + end case; + + valid_lo := left(3 downto 0) <= 9; + valid_hi := left(7 downto 4) <= 9; + + -- + -- CBIT HBIT VHI VLO DAA + -- 0 0 0 0 66 (!VHI : hi_nybble>8) + -- 0 0 0 1 60 + -- 0 0 1 1 00 + -- 0 0 1 0 06 ( VHI : hi_nybble<=8) + -- + -- 0 1 1 0 06 + -- 0 1 1 1 06 + -- 0 1 0 1 66 + -- 0 1 0 0 66 + -- + -- 1 1 0 0 66 + -- 1 1 0 1 66 + -- 1 1 1 1 66 + -- 1 1 1 0 66 + -- + -- 1 0 1 0 66 + -- 1 0 1 1 60 + -- 1 0 0 1 60 + -- 1 0 0 0 66 + -- + -- 66 = (!VHI & !VLO) + (CBIT & HBIT) + (HBIT & !VHI) + (CBIT & !VLO) + -- = (CBIT & (HBIT + !VLO)) + (!VHI & (HBIT + !VLO)) + -- = (!VLO & (CBIT + !VHI)) + (HBIT & (CBIT + !VHI)) + -- 60 = (CBIT & !HBIT & VLO) + (!HBIT & !VHI & VLO) + -- = (!HBIT & VLO & (CBIT + !VHI)) + -- 06 = (!CBIT & VHI & (!VLO + VHI) + -- 00 = (!CBIT & !HBIT & VHI & VLO) + -- + if (cc(CBIT) = '0') then + -- CBIT=0 + if( cc(HBIT) = '0' ) then + -- HBIT=0 + if valid_lo then + -- lo <= 9 (no overflow in low nybble) + if valid_hi then + -- hi <= 9 (no overflow in either low or high nybble) + daa_reg := "00000000"; + else + -- hi > 9 (overflow in high nybble only) + daa_reg := "01100000"; + end if; + else + -- lo > 9 (overflow in low nybble) + -- + -- since there is already an overflow in the low nybble + -- you need to make room in the high nybble for the low nybble carry + -- so compare the high nybble with 8 rather than 9 + -- if the high nybble is 9 there will be an overflow on the high nybble + -- after the decimal adjust which means it will roll over to an invalid BCD digit + -- + if( left(7 downto 4) <= 8 ) then + -- hi <= 8 (overflow in low nybble only) + daa_reg := "00000110"; + else + -- hi > 8 (overflow in low and high nybble) + daa_reg := "01100110"; + end if; + end if; + else + -- HBIT=1 (overflow in low nybble) + if valid_hi then + -- hi <= 9 (overflow in low nybble only) + daa_reg := "00000110"; + else + -- hi > 9 (overflow in low and high nybble) + daa_reg := "01100110"; + end if; + end if; + else + -- CBIT=1 (carry => overflow in high nybble) + if ( cc(HBIT) = '0' )then + -- HBIT=0 (half carry clear => may or may not be an overflow in the low nybble) + if valid_lo then + -- lo <=9 (overflow in high nybble only) + daa_reg := "01100000"; + else + -- lo >9 (overflow in low and high nybble) + daa_reg := "01100110"; + end if; + else + -- HBIT=1 (overflow in low and high nybble) + daa_reg := "01100110"; + end if; + end if; + + case alu_ctrl is + when alu_add8 | alu_inc | + alu_add16 | alu_adc | alu_mul => + out_alu <= left + right + ("000000000000000" & carry_in); + when alu_sub8 | alu_dec | + alu_sub16 | alu_sbc => + out_alu <= left - right - ("000000000000000" & carry_in); + when alu_abx => + out_alu <= left + ("00000000" & right(7 downto 0)) ; + when alu_and => + out_alu <= left and right; -- and/bit + when alu_ora => + out_alu <= left or right; -- or + when alu_eor => + out_alu <= left xor right; -- eor/xor + when alu_lsl16 | alu_asl8 | alu_rol8 => + out_alu <= left(14 downto 0) & carry_in; -- rol8/asl8/lsl16 + when alu_lsr16 => + out_alu <= carry_in & left(15 downto 1); -- lsr16 + when alu_lsr8 | alu_asr8 | alu_ror8 => + out_alu <= "00000000" & carry_in & left(7 downto 1); -- ror8/asr8/lsr8 + when alu_neg => + out_alu <= right - left; -- neg (right=0) + when alu_com => + out_alu <= not left; + when alu_clr | alu_ld8 | alu_ld16 | alu_lea => + out_alu <= right; -- clr, ld + when alu_st8 | alu_st16 | alu_andcc | alu_orcc | alu_tfr => + out_alu <= left; + when alu_daa => + out_alu <= left + ("00000000" & daa_reg); + when alu_sex => + if left(7) = '0' then + out_alu <= "00000000" & left(7 downto 0); + else + out_alu <= "11111111" & left(7 downto 0); + end if; + when others => + out_alu <= left; -- nop + end case; + + -- + -- carry bit + -- + case alu_ctrl is + when alu_add8 | alu_adc => + cc_out(CBIT) <= (left(7) and right(7)) or + (left(7) and not out_alu(7)) or + (right(7) and not out_alu(7)); + when alu_sub8 | alu_sbc => + cc_out(CBIT) <= ((not left(7)) and right(7)) or + ((not left(7)) and out_alu(7)) or + (right(7) and out_alu(7)); + when alu_add16 => + cc_out(CBIT) <= (left(15) and right(15)) or + (left(15) and not out_alu(15)) or + (right(15) and not out_alu(15)); + when alu_sub16 => + cc_out(CBIT) <= ((not left(15)) and right(15)) or + ((not left(15)) and out_alu(15)) or + (right(15) and out_alu(15)); + when alu_ror8 | alu_lsr16 | alu_lsr8 | alu_asr8 => + cc_out(CBIT) <= left(0); + when alu_rol8 | alu_asl8 => + cc_out(CBIT) <= left(7); + when alu_lsl16 => + cc_out(CBIT) <= left(15); + when alu_com => + cc_out(CBIT) <= '1'; + when alu_neg | alu_clr => + cc_out(CBIT) <= out_alu(7) or out_alu(6) or out_alu(5) or out_alu(4) or + out_alu(3) or out_alu(2) or out_alu(1) or out_alu(0); + when alu_mul => + cc_out(CBIT) <= out_alu(7); + when alu_daa => + if ( daa_reg(7 downto 4) = "0110" ) then + cc_out(CBIT) <= '1'; + else + cc_out(CBIT) <= '0'; + end if; + when alu_andcc => + cc_out(CBIT) <= left(CBIT) and cc(CBIT); + when alu_orcc => + cc_out(CBIT) <= left(CBIT) or cc(CBIT); + when alu_tfr => + cc_out(CBIT) <= left(CBIT); + when others => + cc_out(CBIT) <= cc(CBIT); + end case; + -- + -- Zero flag + -- + case alu_ctrl is + when alu_add8 | alu_sub8 | + alu_adc | alu_sbc | + alu_and | alu_ora | alu_eor | + alu_inc | alu_dec | + alu_neg | alu_com | alu_clr | + alu_rol8 | alu_ror8 | alu_asr8 | alu_asl8 | alu_lsr8 | + alu_ld8 | alu_st8 | alu_sex | alu_daa => + cc_out(ZBIT) <= not( out_alu(7) or out_alu(6) or out_alu(5) or out_alu(4) or + out_alu(3) or out_alu(2) or out_alu(1) or out_alu(0) ); + when alu_add16 | alu_sub16 | alu_mul | + alu_lsl16 | alu_lsr16 | + alu_ld16 | alu_st16 | alu_lea => + cc_out(ZBIT) <= not( out_alu(15) or out_alu(14) or out_alu(13) or out_alu(12) or + out_alu(11) or out_alu(10) or out_alu(9) or out_alu(8) or + out_alu(7) or out_alu(6) or out_alu(5) or out_alu(4) or + out_alu(3) or out_alu(2) or out_alu(1) or out_alu(0) ); + when alu_andcc => + cc_out(ZBIT) <= left(ZBIT) and cc(ZBIT); + when alu_orcc => + cc_out(ZBIT) <= left(ZBIT) or cc(ZBIT); + when alu_tfr => + cc_out(ZBIT) <= left(ZBIT); + when others => + cc_out(ZBIT) <= cc(ZBIT); + end case; + + -- + -- negative flag + -- + case alu_ctrl is + when alu_add8 | alu_sub8 | + alu_adc | alu_sbc | + alu_and | alu_ora | alu_eor | + alu_rol8 | alu_ror8 | alu_asr8 | alu_asl8 | alu_lsr8 | + alu_inc | alu_dec | alu_neg | alu_com | alu_clr | + alu_ld8 | alu_st8 | alu_sex | alu_daa => + cc_out(NBIT) <= out_alu(7); + when alu_add16 | alu_sub16 | + alu_lsl16 | alu_lsr16 | + alu_ld16 | alu_st16 => + cc_out(NBIT) <= out_alu(15); + when alu_andcc => + cc_out(NBIT) <= left(NBIT) and cc(NBIT); + when alu_orcc => + cc_out(NBIT) <= left(NBIT) or cc(NBIT); + when alu_tfr => + cc_out(NBIT) <= left(NBIT); + when others => + cc_out(NBIT) <= cc(NBIT); + end case; + + -- + -- Interrupt mask flag + -- + case alu_ctrl is + when alu_andcc => + cc_out(IBIT) <= left(IBIT) and cc(IBIT); + when alu_orcc => + cc_out(IBIT) <= left(IBIT) or cc(IBIT); + when alu_tfr => + cc_out(IBIT) <= left(IBIT); + when alu_seif | alu_sei => + cc_out(IBIT) <= '1'; + when others => + cc_out(IBIT) <= cc(IBIT); -- interrupt mask + end case; + + -- + -- Half Carry flag + -- + case alu_ctrl is + when alu_add8 | alu_adc => + cc_out(HBIT) <= (left(3) and right(3)) or + (right(3) and not out_alu(3)) or + (left(3) and not out_alu(3)); + when alu_andcc => + cc_out(HBIT) <= left(HBIT) and cc(HBIT); + when alu_orcc => + cc_out(HBIT) <= left(HBIT) or cc(HBIT); + when alu_tfr => + cc_out(HBIT) <= left(HBIT); + when others => + cc_out(HBIT) <= cc(HBIT); + end case; + + -- + -- Overflow flag + -- + case alu_ctrl is + when alu_add8 | alu_adc => + cc_out(VBIT) <= (left(7) and right(7) and (not out_alu(7))) or + ((not left(7)) and (not right(7)) and out_alu(7)); + when alu_sub8 | alu_sbc => + cc_out(VBIT) <= (left(7) and (not right(7)) and (not out_alu(7))) or + ((not left(7)) and right(7) and out_alu(7)); + when alu_add16 => + cc_out(VBIT) <= (left(15) and right(15) and (not out_alu(15))) or + ((not left(15)) and (not right(15)) and out_alu(15)); + when alu_sub16 => + cc_out(VBIT) <= (left(15) and (not right(15)) and (not out_alu(15))) or + ((not left(15)) and right(15) and out_alu(15)); + when alu_inc => + cc_out(VBIT) <= ((not left(7)) and left(6) and left(5) and left(4) and + left(3) and left(2) and left(1) and left(0)); + when alu_dec | alu_neg => + cc_out(VBIT) <= (left(7) and (not left(6)) and (not left(5)) and (not left(4)) and + (not left(3)) and (not left(2)) and (not left(1)) and (not left(0))); +-- 6809 Programming reference manual says +-- V not affected by ASR, LSR and ROR +-- This is different to the 6800 +-- John Kent 6th June 2006 +-- when alu_asr8 => +-- cc_out(VBIT) <= left(0) xor left(7); +-- when alu_lsr8 | alu_lsr16 => +-- cc_out(VBIT) <= left(0); +-- when alu_ror8 => +-- cc_out(VBIT) <= left(0) xor cc(CBIT); + when alu_lsl16 => + cc_out(VBIT) <= left(15) xor left(14); + when alu_rol8 | alu_asl8 => + cc_out(VBIT) <= left(7) xor left(6); +-- +-- 11th July 2006 - John Kent +-- What DAA does with V is anyones guess +-- It is undefined in the 6809 programming manual +-- + when alu_daa => + cc_out(VBIT) <= left(7) xor out_alu(7) xor cc(CBIT); +-- CLR resets V Bit +-- John Kent 6th June 2006 + when alu_and | alu_ora | alu_eor | alu_com | alu_clr | + alu_st8 | alu_st16 | alu_ld8 | alu_ld16 | alu_sex => + cc_out(VBIT) <= '0'; + when alu_andcc => + cc_out(VBIT) <= left(VBIT) and cc(VBIT); + when alu_orcc => + cc_out(VBIT) <= left(VBIT) or cc(VBIT); + when alu_tfr => + cc_out(VBIT) <= left(VBIT); + when others => + cc_out(VBIT) <= cc(VBIT); + end case; + + case alu_ctrl is + when alu_andcc => + cc_out(FBIT) <= left(FBIT) and cc(FBIT); + when alu_orcc => + cc_out(FBIT) <= left(FBIT) or cc(FBIT); + when alu_tfr => + cc_out(FBIT) <= left(FBIT); + when alu_seif => + cc_out(FBIT) <= '1'; + when others => + cc_out(FBIT) <= cc(FBIT); + end case; + + case alu_ctrl is + when alu_andcc => + cc_out(EBIT) <= left(EBIT) and cc(EBIT); + when alu_orcc => + cc_out(EBIT) <= left(EBIT) or cc(EBIT); + when alu_tfr => + cc_out(EBIT) <= left(EBIT); + when alu_see => + cc_out(EBIT) <= '1'; + when alu_cle => + cc_out(EBIT) <= '0'; + when others => + cc_out(EBIT) <= cc(EBIT); + end case; +end process; + +------------------------------------ +-- +-- state sequencer +-- +------------------------------------ +process( state, saved_state, + op_code, pre_code, + cc, ea, md, iv, fic, halt, + nmi_req, firq, irq, lic ) +variable cond_true : boolean; -- variable used to evaluate coditional branches +begin + cond_true := (1=1); + ba <= '0'; + bs <= '0'; + lic <= '0'; + opfetch <= '0'; + iv_ctrl <= latch_iv; + -- Registers preserved + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + dp_ctrl <= latch_dp; + ix_ctrl <= latch_ix; + iy_ctrl <= latch_iy; + up_ctrl <= latch_up; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + ea_ctrl <= latch_ea; + op_ctrl <= latch_op; + pre_ctrl <= latch_pre; + -- ALU Idle + left_ctrl <= pc_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + -- Bus idle + addr_ctrl <= idle_ad; + dout_ctrl <= cc_dout; + -- Next State Fetch + st_ctrl <= idle_st; + return_state <= fetch_state; + next_state <= fetch_state; + + case state is + when reset_state => -- released from reset + -- reset the registers + iv_ctrl <= reset_iv; + op_ctrl <= reset_op; + pre_ctrl <= reset_pre; + cc_ctrl <= reset_cc; + acca_ctrl <= reset_acca; + accb_ctrl <= reset_accb; + dp_ctrl <= reset_dp; + ix_ctrl <= reset_ix; + iy_ctrl <= reset_iy; + up_ctrl <= reset_up; + sp_ctrl <= reset_sp; + pc_ctrl <= reset_pc; + ea_ctrl <= reset_ea; + md_ctrl <= reset_md; + st_ctrl <= reset_st; + next_state <= vect_hi_state; + + -- + -- Jump via interrupt vector + -- iv holds interrupt type + -- fetch PC hi from vector location + -- + when vect_hi_state => + -- fetch pc low interrupt vector + pc_ctrl <= pull_hi_pc; + addr_ctrl <= int_hi_ad; + bs <= '1'; + next_state <= vect_lo_state; + + -- + -- jump via interrupt vector + -- iv holds vector type + -- fetch PC lo from vector location + -- + when vect_lo_state => + -- fetch the vector low byte + pc_ctrl <= pull_lo_pc; + addr_ctrl <= int_lo_ad; + bs <= '1'; + next_state <= fetch_state; + + when vect_idle_state => + -- + -- Last Instruction Cycle for SWI, SWI2 & SWI3 + -- + if op_code = "00111111" then + lic <= '1'; + end if; + next_state <= fetch_state; + + -- + -- Here to fetch an instruction + -- PC points to opcode + -- + when fetch_state => + -- fetch the op code + opfetch <= '1'; + op_ctrl <= fetch_op; + pre_ctrl <= fetch_pre; + ea_ctrl <= reset_ea; + -- Fetch op code + addr_ctrl <= fetch_ad; + -- Advance the PC to fetch next instruction byte + pc_ctrl <= incr_pc; + next_state <= decode1_state; + + -- + -- Here to decode instruction + -- and fetch next byte of intruction + -- whether it be necessary or not + -- + when decode1_state => + -- fetch first byte of address or immediate data + ea_ctrl <= fetch_first_ea; + md_ctrl <= fetch_first_md; + addr_ctrl <= fetch_ad; + case op_code(7 downto 4) is + -- + -- direct single op (2 bytes) + -- 6809 => 6 cycles + -- cpu09 => 5 cycles + -- 1 op=(pc) / pc=pc+1 + -- 2 ea_hi=dp / ea_lo=(pc) / pc=pc+1 + -- 3 md_lo=(ea) / pc=pc + -- 4 alu_left=md / md=alu_out / pc=pc + -- 5 (ea)=md_lo / pc=pc + -- + -- Exception is JMP + -- 6809 => 3 cycles + -- cpu09 => 3 cycles + -- 1 op=(pc) / pc=pc+1 + -- 2 ea_hi=dp / ea_lo=(pc) / pc=pc+1 + -- 3 pc=ea + -- + when "0000" => + -- advance the PC + pc_ctrl <= incr_pc; + + case op_code(3 downto 0) is + when "1110" => -- jmp + next_state <= jmp_state; + + when "1111" => -- clr + next_state <= single_op_exec_state; + + when others => + next_state <= single_op_read_state; + + end case; + + -- acca / accb inherent instructions + when "0001" => + case op_code(3 downto 0) is + -- + -- Page2 pre byte + -- pre=(pc) / pc=pc+1 + -- op=(pc) / pc=pc+1 + -- + when "0000" => -- page2 + opfetch <= '1'; + op_ctrl <= fetch_op; + -- advance pc + pc_ctrl <= incr_pc; + next_state <= decode2_state; + + -- + -- Page3 pre byte + -- pre=(pc) / pc=pc+1 + -- op=(pc) / pc=pc+1 + -- + when "0001" => -- page3 + opfetch <= '1'; + op_ctrl <= fetch_op; + -- advance pc + pc_ctrl <= incr_pc; + next_state <= decode3_state; + + -- + -- nop - No operation ( 1 byte ) + -- 6809 => 2 cycles + -- cpu09 => 2 cycles + -- 1 op=(pc) / pc=pc+1 + -- 2 decode + -- + when "0010" => -- nop + lic <= '1'; + next_state <= fetch_state; + + -- + -- sync - halt execution until an interrupt is received + -- interrupt may be NMI, IRQ or FIRQ + -- program execution continues if the + -- interrupt is asserted for 3 clock cycles + -- note that registers are not pushed onto the stack + -- CPU09 => Interrupts need only be asserted for one clock cycle + -- + when "0011" => -- sync + next_state <= sync_state; + + -- + -- lbra -- long branch (3 bytes) + -- 6809 => 5 cycles + -- cpu09 => 4 cycles + -- 1 op=(pc) / pc=pc+1 + -- 2 md_hi=sign(pc) / md_lo=(pc) / pc=pc+1 + -- 3 md_hi=md_lo / md_lo=(pc) / pc=pc+1 + -- 4 pc=pc+md + -- + when "0110" => + -- increment the pc + pc_ctrl <= incr_pc; + next_state <= lbranch_state; + + -- + -- lbsr - long branch to subroutine (3 bytes) + -- 6809 => 9 cycles + -- cpu09 => 6 cycles + -- 1 op=(pc) /pc=pc+1 + -- 2 md_hi=sign(pc) / md_lo=(pc) / pc=pc+1 / sp=sp-1 + -- 3 md_hi=md_lo / md_lo=(pc) / pc=pc+1 + -- 4 (sp)= pc_lo / sp=sp-1 / pc=pc + -- 5 (sp)=pc_hi / pc=pc + -- 6 pc=pc+md + -- + when "0111" => + -- pre decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- increment the pc + pc_ctrl <= incr_pc; + next_state <= lbranch_state; + + -- + -- Decimal Adjust Accumulator + -- + when "1001" => -- daa + left_ctrl <= acca_left; + right_ctrl <= accb_right; + alu_ctrl <= alu_daa; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + lic <= '1'; + next_state <= fetch_state; + + -- + -- OR Condition Codes + -- + when "1010" => -- orcc + -- increment the pc + pc_ctrl <= incr_pc; + next_state <= orcc_state; + + -- + -- AND Condition Codes + -- + when "1100" => -- andcc + -- increment the pc + pc_ctrl <= incr_pc; + next_state <= andcc_state; + + -- + -- Sign Extend + -- + when "1101" => -- sex + left_ctrl <= accb_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_sex; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + lic <= '1'; + next_state <= fetch_state; + + -- + -- Exchange Registers + -- + when "1110" => -- exg + -- increment the pc + pc_ctrl <= incr_pc; + next_state <= exg_state; + + -- + -- Transfer Registers + -- + when "1111" => -- tfr + -- increment the pc + pc_ctrl <= incr_pc; + next_state <= tfr_state; + + when others => + -- increment the pc + pc_ctrl <= incr_pc; + lic <= '1'; + next_state <= fetch_state; + end case; + + -- + -- Short branch conditional + -- 6809 => always 3 cycles + -- cpu09 => always = 3 cycles + -- 1 op=(pc) / pc=pc+1 + -- 2 md_hi=sign(pc) / md_lo=(pc) / pc=pc+1 / test cc + -- 3 if cc tru pc=pc+md else pc=pc + -- + when "0010" => -- branch conditional + -- increment the pc + pc_ctrl <= incr_pc; + next_state <= sbranch_state; + + -- + -- Single byte stack operators + -- Do not advance PC + -- + when "0011" => + -- + -- lea - load effective address (2+ bytes) + -- 6809 => 4 cycles + addressing mode + -- cpu09 => 4 cycles + addressing mode + -- 1 op=(pc) / pc=pc+1 + -- 2 md_lo=(pc) / pc=pc+1 + -- 3 calculate ea + -- 4 ix/iy/sp/up = ea + -- + case op_code(3 downto 0) is + when "0000" | -- leax + "0001" | -- leay + "0010" | -- leas + "0011" => -- leau + -- advance PC + pc_ctrl <= incr_pc; + st_ctrl <= push_st; + return_state <= lea_state; + next_state <= indexed_state; + + -- + -- pshs - push registers onto sp stack + -- 6809 => 5 cycles + registers + -- cpu09 => 3 cycles + registers + -- 1 op=(pc) / pc=pc+1 + -- 2 ea_lo=(pc) / pc=pc+1 + -- 3 if ea(7 downto 0) != "00000000" then sp=sp-1 + -- 4 if ea(7) = 1 (sp)=pcl, sp=sp-1 + -- 5 if ea(7) = 1 (sp)=pch + -- if ea(6 downto 0) != "0000000" then sp=sp-1 + -- 6 if ea(6) = 1 (sp)=upl, sp=sp-1 + -- 7 if ea(6) = 1 (sp)=uph + -- if ea(5 downto 0) != "000000" then sp=sp-1 + -- 8 if ea(5) = 1 (sp)=iyl, sp=sp-1 + -- 9 if ea(5) = 1 (sp)=iyh + -- if ea(4 downto 0) != "00000" then sp=sp-1 + -- 10 if ea(4) = 1 (sp)=ixl, sp=sp-1 + -- 11 if ea(4) = 1 (sp)=ixh + -- if ea(3 downto 0) != "0000" then sp=sp-1 + -- 12 if ea(3) = 1 (sp)=dp + -- if ea(2 downto 0) != "000" then sp=sp-1 + -- 13 if ea(2) = 1 (sp)=accb + -- if ea(1 downto 0) != "00" then sp=sp-1 + -- 14 if ea(1) = 1 (sp)=acca + -- if ea(0 downto 0) != "0" then sp=sp-1 + -- 15 if ea(0) = 1 (sp)=cc + -- + when "0100" => -- pshs + -- advance PC + pc_ctrl <= incr_pc; + next_state <= pshs_state; + + -- + -- puls - pull registers of sp stack + -- 6809 => 5 cycles + registers + -- cpu09 => 3 cycles + registers + -- + when "0101" => -- puls + -- advance PC + pc_ctrl <= incr_pc; + next_state <= puls_state; + + -- + -- pshu - push registers onto up stack + -- 6809 => 5 cycles + registers + -- cpu09 => 3 cycles + registers + -- + when "0110" => -- pshu + -- advance PC + pc_ctrl <= incr_pc; + next_state <= pshu_state; + + -- + -- pulu - pull registers of up stack + -- 6809 => 5 cycles + registers + -- cpu09 => 3 cycles + registers + -- + when "0111" => -- pulu + -- advance PC + pc_ctrl <= incr_pc; + next_state <= pulu_state; + + -- + -- rts - return from subroutine + -- 6809 => 5 cycles + -- cpu09 => 4 cycles + -- 1 op=(pc) / pc=pc+1 + -- 2 decode op + -- 3 pc_hi = (sp) / sp=sp+1 + -- 4 pc_lo = (sp) / sp=sp+1 + -- + when "1001" => + next_state <= pull_return_hi_state; + + -- + -- ADD accb to index register + -- *** Note: this is an unsigned addition. + -- does not affect any condition codes + -- 6809 => 3 cycles + -- cpu09 => 2 cycles + -- 1 op=(pc) / pc=pc+1 + -- 2 alu_left=ix / alu_right=accb / ix=alu_out / pc=pc + -- + when "1010" => -- abx + lic <= '1'; + left_ctrl <= ix_left; + right_ctrl <= accb_right; + alu_ctrl <= alu_abx; + ix_ctrl <= load_ix; + next_state <= fetch_state; + + -- + -- Return From Interrupt + -- + when "1011" => -- rti + next_state <= rti_cc_state; + + -- + -- CWAI + -- + when "1100" => -- cwai #$ + -- pre decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- increment pc + pc_ctrl <= incr_pc; + next_state <= cwai_state; + + -- + -- MUL Multiply + -- + when "1101" => -- mul + next_state <= mul_state; + + -- + -- SWI Software Interrupt + -- + when "1111" => -- swi + -- predecrement SP + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + iv_ctrl <= swi_iv; + st_ctrl <= push_st; + return_state <= int_swimask_state; + next_state <= int_entire_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + + end case; + -- + -- Accumulator A Single operand + -- source = acca, dest = acca + -- Do not advance PC + -- Typically 2 cycles 1 bytes + -- 1 opcode fetch + -- 2 post byte fetch / instruction decode + -- Note that there is no post byte + -- so do not advance PC in decode cycle + -- Re-run opcode fetch cycle after decode + -- + when "0100" => -- acca single op + left_ctrl <= acca_left; + case op_code(3 downto 0) is + + when "0000" => -- neg + right_ctrl <= zero_right; + alu_ctrl <= alu_neg; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + + when "0011" => -- com + right_ctrl <= zero_right; + alu_ctrl <= alu_com; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + + when "0100" => -- lsr + right_ctrl <= zero_right; + alu_ctrl <= alu_lsr8; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + + when "0110" => -- ror + right_ctrl <= zero_right; + alu_ctrl <= alu_ror8; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + + when "0111" => -- asr + right_ctrl <= zero_right; + alu_ctrl <= alu_asr8; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + + when "1000" => -- asl + right_ctrl <= zero_right; + alu_ctrl <= alu_asl8; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + + when "1001" => -- rol + right_ctrl <= zero_right; + alu_ctrl <= alu_rol8; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + + when "1010" => -- dec + right_ctrl <= one_right; + alu_ctrl <= alu_dec; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + + when "1011" => -- undefined + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + acca_ctrl <= latch_acca; + cc_ctrl <= latch_cc; + + when "1100" => -- inc + right_ctrl <= one_right; + alu_ctrl <= alu_inc; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + + when "1101" => -- tst + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + acca_ctrl <= latch_acca; + cc_ctrl <= load_cc; + + when "1110" => -- jmp (not defined) + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + acca_ctrl <= latch_acca; + cc_ctrl <= latch_cc; + + when "1111" => -- clr + right_ctrl <= zero_right; + alu_ctrl <= alu_clr; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + + when others => + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + acca_ctrl <= latch_acca; + cc_ctrl <= latch_cc; + + end case; + lic <= '1'; + next_state <= fetch_state; + + -- + -- Single Operand accb + -- source = accb, dest = accb + -- Typically 2 cycles 1 bytes + -- 1 opcode fetch + -- 2 post byte fetch / instruction decode + -- Note that there is no post byte + -- so do not advance PC in decode cycle + -- Re-run opcode fetch cycle after decode + -- + when "0101" => + left_ctrl <= accb_left; + case op_code(3 downto 0) is + when "0000" => -- neg + right_ctrl <= zero_right; + alu_ctrl <= alu_neg; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + + when "0011" => -- com + right_ctrl <= zero_right; + alu_ctrl <= alu_com; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + + when "0100" => -- lsr + right_ctrl <= zero_right; + alu_ctrl <= alu_lsr8; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + + when "0110" => -- ror + right_ctrl <= zero_right; + alu_ctrl <= alu_ror8; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + + when "0111" => -- asr + right_ctrl <= zero_right; + alu_ctrl <= alu_asr8; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + + when "1000" => -- asl + right_ctrl <= zero_right; + alu_ctrl <= alu_asl8; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + + when "1001" => -- rol + right_ctrl <= zero_right; + alu_ctrl <= alu_rol8; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + + when "1010" => -- dec + right_ctrl <= one_right; + alu_ctrl <= alu_dec; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + + when "1011" => -- undefined + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + accb_ctrl <= latch_accb; + cc_ctrl <= latch_cc; + + when "1100" => -- inc + right_ctrl <= one_right; + alu_ctrl <= alu_inc; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + + when "1101" => -- tst + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + accb_ctrl <= latch_accb; + cc_ctrl <= load_cc; + + when "1110" => -- jmp (undefined) + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + accb_ctrl <= latch_accb; + cc_ctrl <= latch_cc; + + when "1111" => -- clr + right_ctrl <= zero_right; + alu_ctrl <= alu_clr; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + + when others => + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + accb_ctrl <= latch_accb; + cc_ctrl <= latch_cc; + end case; + lic <= '1'; + next_state <= fetch_state; + + -- + -- Single operand indexed + -- Two byte instruction so advance PC + -- EA should hold index offset + -- + when "0110" => -- indexed single op + -- increment the pc + pc_ctrl <= incr_pc; + st_ctrl <= push_st; + + case op_code(3 downto 0) is + when "1110" => -- jmp + return_state <= jmp_state; + + when "1111" => -- clr + return_state <= single_op_exec_state; + + when others => + return_state <= single_op_read_state; + + end case; + next_state <= indexed_state; + + -- + -- Single operand extended addressing + -- three byte instruction so advance the PC + -- Low order EA holds high order address + -- + when "0111" => -- extended single op + -- increment PC + pc_ctrl <= incr_pc; + st_ctrl <= push_st; + + case op_code(3 downto 0) is + when "1110" => -- jmp + return_state <= jmp_state; + + when "1111" => -- clr + return_state <= single_op_exec_state; + + when others => + return_state <= single_op_read_state; + + end case; + next_state <= extended_state; + + when "1000" => -- acca immediate + -- increment the pc + pc_ctrl <= incr_pc; + + case op_code(3 downto 0) is + when "0011" | -- subd # + "1100" | -- cmpx # + "1110" => -- ldx # + next_state <= imm16_state; + + -- + -- bsr offset - Branch to subroutine (2 bytes) + -- 6809 => 7 cycles + -- cpu09 => 5 cycles + -- 1 op=(pc) / pc=pc+1 + -- 2 md_hi=sign(pc) / md_lo=(pc) / sp=sp-1 / pc=pc+1 + -- 3 (sp)=pc_lo / sp=sp-1 + -- 4 (sp)=pc_hi + -- 5 pc=pc+md + -- + when "1101" => -- bsr + -- pre decrement SP + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- + st_ctrl <= push_st; + return_state <= sbranch_state; + next_state <= push_return_lo_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + + end case; + + when "1001" => -- acca direct + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- subd + "1100" | -- cmpx + "1110" => -- ldx + next_state <= dual_op_read16_state; + + when "0111" => -- sta direct + next_state <= dual_op_write8_state; + + -- + -- jsr direct - Jump to subroutine in direct page (2 bytes) + -- 6809 => 7 cycles + -- cpu09 => 5 cycles + -- 1 op=(pc) / pc=pc+1 + -- 2 ea_hi=0 / ea_lo=(pc) / sp=sp-1 / pc=pc+1 + -- 3 (sp)=pc_lo / sp=sp-1 + -- 4 (sp)=pc_hi + -- 5 pc=ea + -- + when "1101" => -- jsr direct + -- pre decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- + st_ctrl <= push_st; + return_state <= jmp_state; + next_state <= push_return_lo_state; + + + when "1111" => -- stx direct + -- idle ALU + left_ctrl <= ix_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + sp_ctrl <= latch_sp; + next_state <= dual_op_write16_state; + + when others => + next_state <= dual_op_read8_state; + + end case; + + when "1010" => -- acca indexed + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- subd + "1100" | -- cmpx + "1110" => -- ldx + st_ctrl <= push_st; + return_state <= dual_op_read16_state; + next_state <= indexed_state; + + when "0111" => -- staa ,x + st_ctrl <= push_st; + return_state <= dual_op_write8_state; + next_state <= indexed_state; + + when "1101" => -- jsr ,x + -- DO NOT pre decrement SP + st_ctrl <= push_st; + return_state <= jsr_state; + next_state <= indexed_state; + + when "1111" => -- stx ,x + st_ctrl <= push_st; + return_state <= dual_op_write16_state; + next_state <= indexed_state; + + when others => + st_ctrl <= push_st; + return_state <= dual_op_read8_state; + next_state <= indexed_state; + + end case; + + when "1011" => -- acca extended + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- subd + "1100" | -- cmpx + "1110" => -- ldx + st_ctrl <= push_st; + return_state <= dual_op_read16_state; + next_state <= extended_state; + + when "0111" => -- staa > + st_ctrl <= push_st; + return_state <= dual_op_write8_state; + next_state <= extended_state; + + when "1101" => -- jsr >extended + -- DO NOT pre decrement sp + st_ctrl <= push_st; + return_state <= jsr_state; + next_state <= extended_state; + + when "1111" => -- stx > + st_ctrl <= push_st; + return_state <= dual_op_write16_state; + next_state <= extended_state; + + when others => + st_ctrl <= push_st; + return_state <= dual_op_read8_state; + next_state <= extended_state; + + end case; + + when "1100" => -- accb immediate + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- addd # + "1100" | -- ldd # + "1110" => -- ldu # + next_state <= imm16_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + + end case; + + when "1101" => -- accb direct + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- addd + "1100" | -- ldd + "1110" => -- ldu + next_state <= dual_op_read16_state; + + when "0111" => -- stab direct + next_state <= dual_op_write8_state; + + when "1101" => -- std direct + next_state <= dual_op_write16_state; + + when "1111" => -- stu direct + next_state <= dual_op_write16_state; + + when others => + next_state <= dual_op_read8_state; + + end case; + + when "1110" => -- accb indexed + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- addd + "1100" | -- ldd + "1110" => -- ldu + st_ctrl <= push_st; + return_state <= dual_op_read16_state; + next_state <= indexed_state; + + when "0111" => -- stab indexed + st_ctrl <= push_st; + return_state <= dual_op_write8_state; + next_state <= indexed_state; + + when "1101" => -- std indexed + st_ctrl <= push_st; + return_state <= dual_op_write16_state; + next_state <= indexed_state; + + when "1111" => -- stu indexed + st_ctrl <= push_st; + return_state <= dual_op_write16_state; + next_state <= indexed_state; + + when others => + st_ctrl <= push_st; + return_state <= dual_op_read8_state; + next_state <= indexed_state; + + end case; + + when "1111" => -- accb extended + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- addd + "1100" | -- ldd + "1110" => -- ldu + st_ctrl <= push_st; + return_state <= dual_op_read16_state; + next_state <= extended_state; + + when "0111" => -- stab extended + st_ctrl <= push_st; + return_state <= dual_op_write8_state; + next_state <= extended_state; + + when "1101" => -- std extended + st_ctrl <= push_st; + return_state <= dual_op_write16_state; + next_state <= extended_state; + + when "1111" => -- stu extended + st_ctrl <= push_st; + return_state <= dual_op_write16_state; + next_state <= extended_state; + + when others => + st_ctrl <= push_st; + return_state <= dual_op_read8_state; + next_state <= extended_state; + end case; + -- + -- not sure why I need this + -- + when others => + lic <= '1'; + next_state <= fetch_state; + end case; + + -- + -- Here to decode prefix 2 instruction + -- and fetch next byte of intruction + -- whether it be necessary or not + -- + when decode2_state => + -- fetch first byte of address or immediate data + ea_ctrl <= fetch_first_ea; + md_ctrl <= fetch_first_md; + addr_ctrl <= fetch_ad; + case op_code(7 downto 4) is + -- + -- lbcc -- long branch conditional + -- 6809 => branch 6 cycles, no branch 5 cycles + -- cpu09 => always 5 cycles + -- 1 pre=(pc) / pc=pc+1 + -- 2 op=(pc) / pc=pc+1 + -- 3 md_hi=sign(pc) / md_lo=(pc) / pc=pc+1 + -- 4 md_hi=md_lo / md_lo=(pc) / pc=pc+1 + -- 5 if cond pc=pc+md else pc=pc + -- + when "0010" => + -- increment the pc + pc_ctrl <= incr_pc; + next_state <= lbranch_state; + + -- + -- Single byte stack operators + -- Do not advance PC + -- + when "0011" => + case op_code(3 downto 0) is + when "1111" => -- swi 2 + -- predecrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + iv_ctrl <= swi2_iv; + st_ctrl <= push_st; + return_state <= vect_hi_state; + next_state <= int_entire_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + end case; + + when "1000" => -- acca immediate + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- cmpd # + "1100" | -- cmpy # + "1110" => -- ldy # + next_state <= imm16_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + + end case; + + when "1001" => -- acca direct + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- cmpd < + "1100" | -- cmpy < + "1110" => -- ldy < + next_state <= dual_op_read16_state; + + when "1111" => -- sty < + next_state <= dual_op_write16_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + + end case; + + when "1010" => -- acca indexed + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- cmpd ,ind + "1100" | -- cmpy ,ind + "1110" => -- ldy ,ind + st_ctrl <= push_st; + return_state <= dual_op_read16_state; + next_state <= indexed_state; + + when "1111" => -- sty ,ind + st_ctrl <= push_st; + return_state <= dual_op_write16_state; + next_state <= indexed_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + end case; + + when "1011" => -- acca extended + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- cmpd < + "1100" | -- cmpy < + "1110" => -- ldy < + st_ctrl <= push_st; + return_state <= dual_op_read16_state; + next_state <= extended_state; + + when "1111" => -- sty > + st_ctrl <= push_st; + return_state <= dual_op_write16_state; + next_state <= extended_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + + end case; + + when "1100" => -- accb immediate + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- undef # + "1100" | -- undef # + "1110" => -- lds # + next_state <= imm16_state; + + when others => + next_state <= fetch_state; + + end case; + + when "1101" => -- accb direct + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- undef < + "1100" | -- undef < + "1110" => -- lds < + next_state <= dual_op_read16_state; + + when "1111" => -- sts < + next_state <= dual_op_write16_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + + end case; + + when "1110" => -- accb indexed + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- undef ,ind + "1100" | -- undef ,ind + "1110" => -- lds ,ind + st_ctrl <= push_st; + return_state <= dual_op_read16_state; + next_state <= indexed_state; + + when "1111" => -- sts ,ind + st_ctrl <= push_st; + return_state <= dual_op_write16_state; + next_state <= indexed_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + + end case; + + when "1111" => -- accb extended + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- undef > + "1100" | -- undef > + "1110" => -- lds > + st_ctrl <= push_st; + return_state <= dual_op_read16_state; + next_state <= extended_state; + + when "1111" => -- sts > + st_ctrl <= push_st; + return_state <= dual_op_write16_state; + next_state <= extended_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + end case; + + when others => + lic <= '1'; + next_state <= fetch_state; + end case; + -- + -- Here to decode instruction + -- and fetch next byte of intruction + -- whether it be necessary or not + -- + when decode3_state => + ea_ctrl <= fetch_first_ea; + md_ctrl <= fetch_first_md; + addr_ctrl <= fetch_ad; + dout_ctrl <= md_lo_dout; + case op_code(7 downto 4) is + -- + -- Single byte stack operators + -- Do not advance PC + -- + when "0011" => + case op_code(3 downto 0) is + when "1111" => -- swi3 + -- predecrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + iv_ctrl <= swi3_iv; + st_ctrl <= push_st; + return_state <= vect_hi_state; + next_state <= int_entire_state; + when others => + lic <= '1'; + next_state <= fetch_state; + end case; + + when "1000" => -- acca immediate + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- cmpu # + "1100" | -- cmps # + "1110" => -- undef # + next_state <= imm16_state; + when others => + lic <= '1'; + next_state <= fetch_state; + end case; + + when "1001" => -- acca direct + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- cmpu < + "1100" | -- cmps < + "1110" => -- undef < + next_state <= dual_op_read16_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + + end case; + + when "1010" => -- acca indexed + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- cmpu ,X + "1100" | -- cmps ,X + "1110" => -- undef ,X + st_ctrl <= push_st; + return_state <= dual_op_read16_state; + next_state <= indexed_state; + + when others => + lic <= '1'; + next_state <= fetch_state; + + end case; + + when "1011" => -- acca extended + -- increment the pc + pc_ctrl <= incr_pc; + case op_code(3 downto 0) is + when "0011" | -- cmpu > + "1100" | -- cmps > + "1110" => -- undef > + st_ctrl <= push_st; + return_state <= dual_op_read16_state; + next_state <= extended_state; + when others => + lic <= '1'; + next_state <= fetch_state; + end case; + + when others => + lic <= '1'; + next_state <= fetch_state; + end case; + + -- + -- here if ea holds low byte + -- Direct + -- Extended + -- Indexed + -- read memory location + -- + when single_op_read_state => + -- read memory into md + md_ctrl <= fetch_first_md; + addr_ctrl <= read_ad; + dout_ctrl <= md_lo_dout; + next_state <= single_op_exec_state; + + when single_op_exec_state => + case op_code(3 downto 0) is + when "0000" => -- neg + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_neg; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= single_op_write_state; + when "0011" => -- com + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_com; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= single_op_write_state; + when "0100" => -- lsr + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_lsr8; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= single_op_write_state; + when "0110" => -- ror + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_ror8; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= single_op_write_state; + when "0111" => -- asr + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_asr8; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= single_op_write_state; + when "1000" => -- asl + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_asl8; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= single_op_write_state; + when "1001" => -- rol + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_rol8; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= single_op_write_state; + when "1010" => -- dec + left_ctrl <= md_left; + right_ctrl <= one_right; + alu_ctrl <= alu_dec; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= single_op_write_state; + when "1011" => -- undefined + lic <= '1'; + next_state <= fetch_state; + when "1100" => -- inc + left_ctrl <= md_left; + right_ctrl <= one_right; + alu_ctrl <= alu_inc; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= single_op_write_state; + when "1101" => -- tst + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + cc_ctrl <= load_cc; + lic <= '1'; + next_state <= fetch_state; + when "1110" => -- jmp + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_ld16; + pc_ctrl <= load_pc; + lic <= '1'; + next_state <= fetch_state; + when "1111" => -- clr + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_clr; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= single_op_write_state; + when others => + lic <= '1'; + next_state <= fetch_state; + end case; + -- + -- single operand 8 bit write + -- Write low 8 bits of ALU output + -- EA holds address + -- MD holds data + -- + when single_op_write_state => + -- write ALU low byte output + addr_ctrl <= write_ad; + dout_ctrl <= md_lo_dout; + lic <= '1'; + next_state <= fetch_state; + + -- + -- here if ea holds address of low byte + -- read memory location + -- + when dual_op_read8_state => + -- read first data byte from ea + md_ctrl <= fetch_first_md; + addr_ctrl <= read_ad; + lic <= '1'; + next_state <= fetch_state; + + -- + -- Here to read a 16 bit value into MD + -- pointed to by the EA register + -- The first byte is read + -- and the EA is incremented + -- + when dual_op_read16_state => + -- increment the effective address + left_ctrl <= ea_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + -- read the high byte of the 16 bit data + md_ctrl <= fetch_first_md; + addr_ctrl <= read_ad; + next_state <= dual_op_read16_2_state; + + -- + -- here to read the second byte + -- pointed to by EA into MD + -- + when dual_op_read16_2_state => + -- read the low byte of the 16 bit data + md_ctrl <= fetch_next_md; + addr_ctrl <= read_ad; + lic <= '1'; + next_state <= fetch_state; + + -- + -- 16 bit Write state + -- EA hold address of memory to write to + -- Advance the effective address in ALU + -- decode op_code to determine which + -- register to write + -- + when dual_op_write16_state => + -- increment the effective address + left_ctrl <= ea_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + -- write the ALU hi byte at ea + addr_ctrl <= write_ad; + if op_code(6) = '0' then + case op_code(3 downto 0) is + when "1111" => -- stx / sty + case pre_code is + when "00010000" => -- page 2 -- sty + dout_ctrl <= iy_hi_dout; + when others => -- page 1 -- stx + dout_ctrl <= ix_hi_dout; + end case; + when others => + dout_ctrl <= md_hi_dout; + end case; + else + case op_code(3 downto 0) is + when "1101" => -- std + dout_ctrl <= acca_dout; -- acca is high byte of ACCD + when "1111" => -- stu / sts + case pre_code is + when "00010000" => -- page 2 -- sts + dout_ctrl <= sp_hi_dout; + when others => -- page 1 -- stu + dout_ctrl <= up_hi_dout; + end case; + when others => + dout_ctrl <= md_hi_dout; + end case; + end if; + next_state <= dual_op_write8_state; + + -- + -- Dual operand 8 bit write + -- Write 8 bit accumulator + -- or low byte of 16 bit register + -- EA holds address + -- decode opcode to determine + -- which register to apply to the bus + -- Also set the condition codes here + -- + when dual_op_write8_state => + if op_code(6) = '0' then + case op_code(3 downto 0) is + when "0111" => -- sta + dout_ctrl <= acca_dout; + when "1111" => -- stx / sty + case pre_code is + when "00010000" => -- page 2 -- sty + dout_ctrl <= iy_lo_dout; + when others => -- page 1 -- stx + dout_ctrl <= ix_lo_dout; + end case; + when others => + dout_ctrl <= md_lo_dout; + end case; + else + case op_code(3 downto 0) is + when "0111" => -- stb + dout_ctrl <= accb_dout; + when "1101" => -- std + dout_ctrl <= accb_dout; -- accb is low byte of accd + when "1111" => -- stu / sts + case pre_code is + when "00010000" => -- page 2 -- sts + dout_ctrl <= sp_lo_dout; + when others => -- page 1 -- stu + dout_ctrl <= up_lo_dout; + end case; + when others => + dout_ctrl <= md_lo_dout; + end case; + end if; + -- write ALU low byte output + addr_ctrl <= write_ad; + lic <= '1'; + next_state <= fetch_state; + + -- + -- 16 bit immediate addressing mode + -- + when imm16_state => + -- increment pc + pc_ctrl <= incr_pc; + -- fetch next immediate byte + md_ctrl <= fetch_next_md; + addr_ctrl <= fetch_ad; + lic <= '1'; + next_state <= fetch_state; + + -- + -- md & ea holds 8 bit index offset + -- calculate the effective memory address + -- using the alu + -- + when indexed_state => + -- + -- decode indexing mode + -- + if md(7) = '0' then + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + -- when "11" => + left_ctrl <= sp_left; + end case; + right_ctrl <= md_sign5_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + next_state <= saved_state; + + else + case md(3 downto 0) is + when "0000" => -- ,R+ + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + left_ctrl <= sp_left; + end case; + -- + right_ctrl <= zero_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + next_state <= postincr1_state; + + when "0001" => -- ,R++ + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + -- when "11" => + left_ctrl <= sp_left; + end case; + right_ctrl <= zero_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + next_state <= postincr2_state; + + when "0010" => -- ,-R + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + ix_ctrl <= load_ix; + when "01" => + left_ctrl <= iy_left; + iy_ctrl <= load_iy; + when "10" => + left_ctrl <= up_left; + up_ctrl <= load_up; + when others => + -- when "11" => + left_ctrl <= sp_left; + sp_ctrl <= load_sp; + end case; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + ea_ctrl <= load_ea; + next_state <= saved_state; + + when "0011" => -- ,--R + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + ix_ctrl <= load_ix; + when "01" => + left_ctrl <= iy_left; + iy_ctrl <= load_iy; + when "10" => + left_ctrl <= up_left; + up_ctrl <= load_up; + when others => + -- when "11" => + left_ctrl <= sp_left; + sp_ctrl <= load_sp; + end case; + right_ctrl <= two_right; + alu_ctrl <= alu_sub16; + ea_ctrl <= load_ea; + if md(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + when "0100" => -- ,R (zero offset) + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + -- when "11" => + left_ctrl <= sp_left; + end case; + right_ctrl <= zero_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + if md(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + when "0101" => -- ACCB,R + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + -- when "11" => + left_ctrl <= sp_left; + end case; + right_ctrl <= accb_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + if md(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + when "0110" => -- ACCA,R + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + -- when "11" => + left_ctrl <= sp_left; + end case; + right_ctrl <= acca_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + if md(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + when "0111" => -- undefined + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + -- when "11" => + left_ctrl <= sp_left; + end case; + right_ctrl <= zero_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + if md(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + when "1000" => -- offset8,R + md_ctrl <= fetch_first_md; -- pick up 8 bit offset + addr_ctrl <= fetch_ad; + pc_ctrl <= incr_pc; + next_state <= index8_state; + + when "1001" => -- offset16,R + md_ctrl <= fetch_first_md; -- pick up first byte of 16 bit offset + addr_ctrl <= fetch_ad; + pc_ctrl <= incr_pc; + next_state <= index16_state; + + when "1010" => -- undefined + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + -- when "11" => + left_ctrl <= sp_left; + end case; + right_ctrl <= zero_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + -- + if md(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + when "1011" => -- ACCD,R + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + -- when "11" => + left_ctrl <= sp_left; + end case; + right_ctrl <= accd_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + if md(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + when "1100" => -- offset8,PC + -- fetch 8 bit offset + md_ctrl <= fetch_first_md; + addr_ctrl <= fetch_ad; + pc_ctrl <= incr_pc; + next_state <= pcrel8_state; + + when "1101" => -- offset16,PC + -- fetch offset + md_ctrl <= fetch_first_md; + addr_ctrl <= fetch_ad; + pc_ctrl <= incr_pc; + next_state <= pcrel16_state; + + when "1110" => -- undefined + case md(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + -- when "11" => + left_ctrl <= sp_left; + end case; + right_ctrl <= zero_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + if md(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + when others => +-- when "1111" => -- [,address] + -- advance PC to pick up address + md_ctrl <= fetch_first_md; + addr_ctrl <= fetch_ad; + pc_ctrl <= incr_pc; + next_state <= indexaddr_state; + end case; + end if; + + -- load index register with ea plus one + when postincr1_state => + left_ctrl <= ea_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + case md(6 downto 5) is + when "00" => + ix_ctrl <= load_ix; + when "01" => + iy_ctrl <= load_iy; + when "10" => + up_ctrl <= load_up; + when others => + -- when "11" => + sp_ctrl <= load_sp; + end case; + -- return to previous state + if md(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + -- load index register with ea plus two + when postincr2_state => + -- increment register by two (address) + left_ctrl <= ea_left; + right_ctrl <= two_right; + alu_ctrl <= alu_add16; + case md(6 downto 5) is + when "00" => + ix_ctrl <= load_ix; + when "01" => + iy_ctrl <= load_iy; + when "10" => + up_ctrl <= load_up; + when others => + -- when "11" => + sp_ctrl <= load_sp; + end case; + -- return to previous state + if md(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + -- + -- ea = index register + md (8 bit signed offset) + -- ea holds post byte + -- + when index8_state => + case ea(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + -- when "11" => + left_ctrl <= sp_left; + end case; + -- ea = index reg + md + right_ctrl <= md_sign8_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + -- return to previous state + if ea(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + -- fetch low byte of 16 bit indexed offset + when index16_state => + -- advance pc + pc_ctrl <= incr_pc; + -- fetch low byte + md_ctrl <= fetch_next_md; + addr_ctrl <= fetch_ad; + next_state <= index16_2_state; + + -- ea = index register + md (16 bit offset) + -- ea holds post byte + when index16_2_state => + case ea(6 downto 5) is + when "00" => + left_ctrl <= ix_left; + when "01" => + left_ctrl <= iy_left; + when "10" => + left_ctrl <= up_left; + when others => + -- when "11" => + left_ctrl <= sp_left; + end case; + -- ea = index reg + md + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + -- return to previous state + if ea(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + -- + -- pc relative with 8 bit signed offest + -- md holds signed offset + -- + when pcrel8_state => + -- ea = pc + signed md + left_ctrl <= pc_left; + right_ctrl <= md_sign8_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + -- return to previous state + if ea(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + -- pc relative addressing with 16 bit offset + -- pick up the low byte of the offset in md + -- advance the pc + when pcrel16_state => + -- advance pc + pc_ctrl <= incr_pc; + -- fetch low byte + md_ctrl <= fetch_next_md; + addr_ctrl <= fetch_ad; + next_state <= pcrel16_2_state; + + -- pc relative with16 bit signed offest + -- md holds signed offset + when pcrel16_2_state => + -- ea = pc + md + left_ctrl <= pc_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + -- return to previous state + if ea(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + -- indexed to address + -- pick up the low byte of the address + -- advance the pc + when indexaddr_state => + -- advance pc + pc_ctrl <= incr_pc; + -- fetch low byte + md_ctrl <= fetch_next_md; + addr_ctrl <= fetch_ad; + next_state <= indexaddr2_state; + + -- indexed to absolute address + -- md holds address + -- ea hold indexing mode byte + when indexaddr2_state => + -- ea = md + left_ctrl <= pc_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld16; + ea_ctrl <= load_ea; + -- return to previous state + if ea(4) = '0' then + next_state <= saved_state; + else + next_state <= indirect_state; + end if; + + -- + -- load md with high byte of indirect address + -- pointed to by ea + -- increment ea + -- + when indirect_state => + -- increment ea + left_ctrl <= ea_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + ea_ctrl <= load_ea; + -- fetch high byte + md_ctrl <= fetch_first_md; + addr_ctrl <= read_ad; + next_state <= indirect2_state; + -- + -- load md with low byte of indirect address + -- pointed to by ea + -- ea has previously been incremented + -- + when indirect2_state => + -- fetch high byte + md_ctrl <= fetch_next_md; + addr_ctrl <= read_ad; + dout_ctrl <= md_lo_dout; + next_state <= indirect3_state; + -- + -- complete idirect addressing + -- by loading ea with md + -- + when indirect3_state => + -- load ea with md + left_ctrl <= ea_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld16; + ea_ctrl <= load_ea; + -- return to previous state + next_state <= saved_state; + + -- + -- ea holds the low byte of the absolute address + -- Move ea low byte into ea high byte + -- load new ea low byte to for absolute 16 bit address + -- advance the program counter + -- + when extended_state => -- fetch ea low byte + -- increment pc + pc_ctrl <= incr_pc; + -- fetch next effective address bytes + ea_ctrl <= fetch_next_ea; + addr_ctrl <= fetch_ad; + -- return to previous state + next_state <= saved_state; + + when lea_state => -- here on load effective address + -- load index register with effective address + left_ctrl <= pc_left; + right_ctrl <= ea_right; + alu_ctrl <= alu_lea; + case op_code(3 downto 0) is + when "0000" => -- leax + cc_ctrl <= load_cc; + ix_ctrl <= load_ix; + when "0001" => -- leay + cc_ctrl <= load_cc; + iy_ctrl <= load_iy; + when "0010" => -- leas + sp_ctrl <= load_sp; + when "0011" => -- leau + up_ctrl <= load_up; + when others => + null; + end case; + lic <= '1'; + next_state <= fetch_state; + + -- + -- jump to subroutine + -- sp=sp-1 + -- call push_return_lo_state to save pc + -- return to jmp_state + -- + when jsr_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- call push_return_state + st_ctrl <= push_st; + return_state <= jmp_state; + next_state <= push_return_lo_state; + + -- + -- Load pc with ea + -- (JMP) + -- + when jmp_state => + -- load PC with effective address + left_ctrl <= pc_left; + right_ctrl <= ea_right; + alu_ctrl <= alu_ld16; + pc_ctrl <= load_pc; + lic <= '1'; + next_state <= fetch_state; + + -- + -- long branch or branch to subroutine + -- pick up next md byte + -- md_hi = md_lo + -- md_lo = (pc) + -- pc=pc+1 + -- if a lbsr push return address + -- continue to sbranch_state + -- to evaluate conditional branches + -- + when lbranch_state => + pc_ctrl <= incr_pc; + -- fetch the next byte into md_lo + md_ctrl <= fetch_next_md; + addr_ctrl <= fetch_ad; + -- if lbsr - push return address + -- then continue on to short branch + if op_code = "00010111" then + st_ctrl <= push_st; + return_state <= sbranch_state; + next_state <= push_return_lo_state; + else + next_state <= sbranch_state; + end if; + + -- + -- here to execute conditional branch + -- short conditional branch md = signed 8 bit offset + -- long branch md = 16 bit offset + -- + when sbranch_state => + left_ctrl <= pc_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + -- Test condition for branch + if op_code(7 downto 4) = "0010" then -- conditional branch + case op_code(3 downto 0) is + when "0000" => -- bra + cond_true := (1 = 1); + when "0001" => -- brn + cond_true := (1 = 0); + when "0010" => -- bhi + cond_true := ((cc(CBIT) or cc(ZBIT)) = '0'); + when "0011" => -- bls + cond_true := ((cc(CBIT) or cc(ZBIT)) = '1'); + when "0100" => -- bcc/bhs + cond_true := (cc(CBIT) = '0'); + when "0101" => -- bcs/blo + cond_true := (cc(CBIT) = '1'); + when "0110" => -- bne + cond_true := (cc(ZBIT) = '0'); + when "0111" => -- beq + cond_true := (cc(ZBIT) = '1'); + when "1000" => -- bvc + cond_true := (cc(VBIT) = '0'); + when "1001" => -- bvs + cond_true := (cc(VBIT) = '1'); + when "1010" => -- bpl + cond_true := (cc(NBIT) = '0'); + when "1011" => -- bmi + cond_true := (cc(NBIT) = '1'); + when "1100" => -- bge + cond_true := ((cc(NBIT) xor cc(VBIT)) = '0'); + when "1101" => -- blt + cond_true := ((cc(NBIT) xor cc(VBIT)) = '1'); + when "1110" => -- bgt + cond_true := ((cc(ZBIT) or (cc(NBIT) xor cc(VBIT))) = '0'); + when "1111" => -- ble + cond_true := ((cc(ZBIT) or (cc(NBIT) xor cc(VBIT))) = '1'); + when others => + null; + end case; + end if; + if cond_true then + pc_ctrl <= load_pc; + end if; + lic <= '1'; + next_state <= fetch_state; + + -- + -- push return address onto the S stack + -- + -- (sp) = pc_lo + -- sp = sp - 1 + -- + when push_return_lo_state => + -- decrement the sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write PC low + addr_ctrl <= pushs_ad; + dout_ctrl <= pc_lo_dout; + next_state <= push_return_hi_state; + + -- + -- push program counter hi byte onto the stack + -- (sp) = pc_hi + -- sp = sp + -- return to originating state + -- + when push_return_hi_state => + -- write pc hi bytes + addr_ctrl <= pushs_ad; + dout_ctrl <= pc_hi_dout; + next_state <= saved_state; + + -- + -- RTS pull return address from stack + -- + when pull_return_hi_state => + -- increment the sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read pc hi + pc_ctrl <= pull_hi_pc; + addr_ctrl <= pulls_ad; + next_state <= pull_return_lo_state; + + when pull_return_lo_state => + -- increment the SP + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read pc low + pc_ctrl <= pull_lo_pc; + addr_ctrl <= pulls_ad; + dout_ctrl <= pc_lo_dout; + -- + lic <= '1'; + next_state <= fetch_state; + + when andcc_state => + -- AND CC with md + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_andcc; + cc_ctrl <= load_cc; + -- + lic <= '1'; + next_state <= fetch_state; + + when orcc_state => + -- OR CC with md + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_orcc; + cc_ctrl <= load_cc; + -- + lic <= '1'; + next_state <= fetch_state; + + when tfr_state => + -- select source register + case md(7 downto 4) is + when "0000" => + left_ctrl <= accd_left; + when "0001" => + left_ctrl <= ix_left; + when "0010" => + left_ctrl <= iy_left; + when "0011" => + left_ctrl <= up_left; + when "0100" => + left_ctrl <= sp_left; + when "0101" => + left_ctrl <= pc_left; + when "1000" => + left_ctrl <= acca_left; + when "1001" => + left_ctrl <= accb_left; + when "1010" => + left_ctrl <= cc_left; + when "1011" => + left_ctrl <= dp_left; + when others => + left_ctrl <= md_left; + end case; + right_ctrl <= zero_right; + alu_ctrl <= alu_tfr; + -- select destination register + case md(3 downto 0) is + when "0000" => -- accd + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + when "0001" => -- ix + ix_ctrl <= load_ix; + when "0010" => -- iy + iy_ctrl <= load_iy; + when "0011" => -- up + up_ctrl <= load_up; + when "0100" => -- sp + sp_ctrl <= load_sp; + when "0101" => -- pc + pc_ctrl <= load_pc; + when "1000" => -- acca + acca_ctrl <= load_acca; + when "1001" => -- accb + accb_ctrl <= load_accb; + when "1010" => -- cc + cc_ctrl <= load_cc; + when "1011" => --dp + dp_ctrl <= load_dp; + when others => + null; + end case; + -- + lic <= '1'; + next_state <= fetch_state; + + when exg_state => + -- save destination register + case md(3 downto 0) is + when "0000" => + left_ctrl <= accd_left; + when "0001" => + left_ctrl <= ix_left; + when "0010" => + left_ctrl <= iy_left; + when "0011" => + left_ctrl <= up_left; + when "0100" => + left_ctrl <= sp_left; + when "0101" => + left_ctrl <= pc_left; + when "1000" => + left_ctrl <= acca_left; + when "1001" => + left_ctrl <= accb_left; + when "1010" => + left_ctrl <= cc_left; + when "1011" => + left_ctrl <= dp_left; + when others => + left_ctrl <= md_left; + end case; + right_ctrl <= zero_right; + alu_ctrl <= alu_tfr; + ea_ctrl <= load_ea; + -- call tranfer microcode + next_state <= exg1_state; + + when exg1_state => + -- select source register + case md(7 downto 4) is + when "0000" => + left_ctrl <= accd_left; + when "0001" => + left_ctrl <= ix_left; + when "0010" => + left_ctrl <= iy_left; + when "0011" => + left_ctrl <= up_left; + when "0100" => + left_ctrl <= sp_left; + when "0101" => + left_ctrl <= pc_left; + when "1000" => + left_ctrl <= acca_left; + when "1001" => + left_ctrl <= accb_left; + when "1010" => + left_ctrl <= cc_left; + when "1011" => + left_ctrl <= dp_left; + when others => + left_ctrl <= md_left; + end case; + right_ctrl <= zero_right; + alu_ctrl <= alu_tfr; + -- select destination register + case md(3 downto 0) is + when "0000" => -- accd + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + when "0001" => -- ix + ix_ctrl <= load_ix; + when "0010" => -- iy + iy_ctrl <= load_iy; + when "0011" => -- up + up_ctrl <= load_up; + when "0100" => -- sp + sp_ctrl <= load_sp; + when "0101" => -- pc + pc_ctrl <= load_pc; + when "1000" => -- acca + acca_ctrl <= load_acca; + when "1001" => -- accb + accb_ctrl <= load_accb; + when "1010" => -- cc + cc_ctrl <= load_cc; + when "1011" => --dp + dp_ctrl <= load_dp; + when others => + null; + end case; + next_state <= exg2_state; + + when exg2_state => + -- restore destination + left_ctrl <= ea_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_tfr; + -- save as source register + case md(7 downto 4) is + when "0000" => -- accd + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + when "0001" => -- ix + ix_ctrl <= load_ix; + when "0010" => -- iy + iy_ctrl <= load_iy; + when "0011" => -- up + up_ctrl <= load_up; + when "0100" => -- sp + sp_ctrl <= load_sp; + when "0101" => -- pc + pc_ctrl <= load_pc; + when "1000" => -- acca + acca_ctrl <= load_acca; + when "1001" => -- accb + accb_ctrl <= load_accb; + when "1010" => -- cc + cc_ctrl <= load_cc; + when "1011" => --dp + dp_ctrl <= load_dp; + when others => + null; + end case; + lic <= '1'; + next_state <= fetch_state; + + when mul_state => + -- move acca to md + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + md_ctrl <= load_md; + next_state <= mulea_state; + + when mulea_state => + -- move accb to ea + left_ctrl <= accb_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + ea_ctrl <= load_ea; + next_state <= muld_state; + + when muld_state => + -- clear accd + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_ld8; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + next_state <= mul0_state; + + when mul0_state => + -- if bit 0 of ea set, add accd to md + left_ctrl <= accd_left; + if ea(0) = '1' then + right_ctrl <= md_right; + else + right_ctrl <= zero_right; + end if; + alu_ctrl <= alu_mul; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + md_ctrl <= shiftl_md; + next_state <= mul1_state; + + when mul1_state => + -- if bit 1 of ea set, add accd to md + left_ctrl <= accd_left; + if ea(1) = '1' then + right_ctrl <= md_right; + else + right_ctrl <= zero_right; + end if; + alu_ctrl <= alu_mul; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + md_ctrl <= shiftl_md; + next_state <= mul2_state; + + when mul2_state => + -- if bit 2 of ea set, add accd to md + left_ctrl <= accd_left; + if ea(2) = '1' then + right_ctrl <= md_right; + else + right_ctrl <= zero_right; + end if; + alu_ctrl <= alu_mul; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + md_ctrl <= shiftl_md; + next_state <= mul3_state; + + when mul3_state => + -- if bit 3 of ea set, add accd to md + left_ctrl <= accd_left; + if ea(3) = '1' then + right_ctrl <= md_right; + else + right_ctrl <= zero_right; + end if; + alu_ctrl <= alu_mul; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + md_ctrl <= shiftl_md; + next_state <= mul4_state; + + when mul4_state => + -- if bit 4 of ea set, add accd to md + left_ctrl <= accd_left; + if ea(4) = '1' then + right_ctrl <= md_right; + else + right_ctrl <= zero_right; + end if; + alu_ctrl <= alu_mul; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + md_ctrl <= shiftl_md; + next_state <= mul5_state; + + when mul5_state => + -- if bit 5 of ea set, add accd to md + left_ctrl <= accd_left; + if ea(5) = '1' then + right_ctrl <= md_right; + else + right_ctrl <= zero_right; + end if; + alu_ctrl <= alu_mul; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + md_ctrl <= shiftl_md; + next_state <= mul6_state; + + when mul6_state => + -- if bit 6 of ea set, add accd to md + left_ctrl <= accd_left; + if ea(6) = '1' then + right_ctrl <= md_right; + else + right_ctrl <= zero_right; + end if; + alu_ctrl <= alu_mul; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + md_ctrl <= shiftl_md; + next_state <= mul7_state; + + when mul7_state => + -- if bit 7 of ea set, add accd to md + left_ctrl <= accd_left; + if ea(7) = '1' then + right_ctrl <= md_right; + else + right_ctrl <= zero_right; + end if; + alu_ctrl <= alu_mul; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + md_ctrl <= shiftl_md; + lic <= '1'; + next_state <= fetch_state; + + -- + -- Enter here on pushs + -- ea holds post byte + -- + when pshs_state => + -- decrement sp if any registers to be pushed + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + -- idle address + addr_ctrl <= idle_ad; + dout_ctrl <= cc_dout; + if ea(7 downto 0) = "00000000" then + sp_ctrl <= latch_sp; + else + sp_ctrl <= load_sp; + end if; + if ea(7) = '1' then + next_state <= pshs_pcl_state; + elsif ea(6) = '1' then + next_state <= pshs_upl_state; + elsif ea(5) = '1' then + next_state <= pshs_iyl_state; + elsif ea(4) = '1' then + next_state <= pshs_ixl_state; + elsif ea(3) = '1' then + next_state <= pshs_dp_state; + elsif ea(2) = '1' then + next_state <= pshs_accb_state; + elsif ea(1) = '1' then + next_state <= pshs_acca_state; + elsif ea(0) = '1' then + next_state <= pshs_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshs_pcl_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write pc low + addr_ctrl <= pushs_ad; + dout_ctrl <= pc_lo_dout; + next_state <= pshs_pch_state; + + when pshs_pch_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(6 downto 0) = "0000000" then + sp_ctrl <= latch_sp; + else + sp_ctrl <= load_sp; + end if; + -- write pc hi + addr_ctrl <= pushs_ad; + dout_ctrl <= pc_hi_dout; + if ea(6) = '1' then + next_state <= pshs_upl_state; + elsif ea(5) = '1' then + next_state <= pshs_iyl_state; + elsif ea(4) = '1' then + next_state <= pshs_ixl_state; + elsif ea(3) = '1' then + next_state <= pshs_dp_state; + elsif ea(2) = '1' then + next_state <= pshs_accb_state; + elsif ea(1) = '1' then + next_state <= pshs_acca_state; + elsif ea(0) = '1' then + next_state <= pshs_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + + when pshs_upl_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write pc low + addr_ctrl <= pushs_ad; + dout_ctrl <= up_lo_dout; + next_state <= pshs_uph_state; + + when pshs_uph_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(5 downto 0) = "000000" then + sp_ctrl <= latch_sp; + else + sp_ctrl <= load_sp; + end if; + -- write pc hi + addr_ctrl <= pushs_ad; + dout_ctrl <= up_hi_dout; + if ea(5) = '1' then + next_state <= pshs_iyl_state; + elsif ea(4) = '1' then + next_state <= pshs_ixl_state; + elsif ea(3) = '1' then + next_state <= pshs_dp_state; + elsif ea(2) = '1' then + next_state <= pshs_accb_state; + elsif ea(1) = '1' then + next_state <= pshs_acca_state; + elsif ea(0) = '1' then + next_state <= pshs_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshs_iyl_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write iy low + addr_ctrl <= pushs_ad; + dout_ctrl <= iy_lo_dout; + next_state <= pshs_iyh_state; + + when pshs_iyh_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(4 downto 0) = "00000" then + sp_ctrl <= latch_sp; + else + sp_ctrl <= load_sp; + end if; + -- write iy hi + addr_ctrl <= pushs_ad; + dout_ctrl <= iy_hi_dout; + if ea(4) = '1' then + next_state <= pshs_ixl_state; + elsif ea(3) = '1' then + next_state <= pshs_dp_state; + elsif ea(2) = '1' then + next_state <= pshs_accb_state; + elsif ea(1) = '1' then + next_state <= pshs_acca_state; + elsif ea(0) = '1' then + next_state <= pshs_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshs_ixl_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write ix low + addr_ctrl <= pushs_ad; + dout_ctrl <= ix_lo_dout; + next_state <= pshs_ixh_state; + + when pshs_ixh_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(3 downto 0) = "0000" then + sp_ctrl <= latch_sp; + else + sp_ctrl <= load_sp; + end if; + -- write ix hi + addr_ctrl <= pushs_ad; + dout_ctrl <= ix_hi_dout; + if ea(3) = '1' then + next_state <= pshs_dp_state; + elsif ea(2) = '1' then + next_state <= pshs_accb_state; + elsif ea(1) = '1' then + next_state <= pshs_acca_state; + elsif ea(0) = '1' then + next_state <= pshs_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshs_dp_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(2 downto 0) = "000" then + sp_ctrl <= latch_sp; + else + sp_ctrl <= load_sp; + end if; + -- write dp + addr_ctrl <= pushs_ad; + dout_ctrl <= dp_dout; + if ea(2) = '1' then + next_state <= pshs_accb_state; + elsif ea(1) = '1' then + next_state <= pshs_acca_state; + elsif ea(0) = '1' then + next_state <= pshs_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshs_accb_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(1 downto 0) = "00" then + sp_ctrl <= latch_sp; + else + sp_ctrl <= load_sp; + end if; + -- write accb + addr_ctrl <= pushs_ad; + dout_ctrl <= accb_dout; + if ea(1) = '1' then + next_state <= pshs_acca_state; + elsif ea(0) = '1' then + next_state <= pshs_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshs_acca_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(0) = '1' then + sp_ctrl <= load_sp; + else + sp_ctrl <= latch_sp; + end if; + -- write acca + addr_ctrl <= pushs_ad; + dout_ctrl <= acca_dout; + if ea(0) = '1' then + next_state <= pshs_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshs_cc_state => + -- idle sp + -- write cc + addr_ctrl <= pushs_ad; + dout_ctrl <= cc_dout; + lic <= '1'; + next_state <= fetch_state; + + -- + -- enter here on PULS + -- ea hold register mask + -- + when puls_state => + if ea(0) = '1' then + next_state <= puls_cc_state; + elsif ea(1) = '1' then + next_state <= puls_acca_state; + elsif ea(2) = '1' then + next_state <= puls_accb_state; + elsif ea(3) = '1' then + next_state <= puls_dp_state; + elsif ea(4) = '1' then + next_state <= puls_ixh_state; + elsif ea(5) = '1' then + next_state <= puls_iyh_state; + elsif ea(6) = '1' then + next_state <= puls_uph_state; + elsif ea(7) = '1' then + next_state <= puls_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when puls_cc_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read cc + cc_ctrl <= pull_cc; + addr_ctrl <= pulls_ad; + if ea(1) = '1' then + next_state <= puls_acca_state; + elsif ea(2) = '1' then + next_state <= puls_accb_state; + elsif ea(3) = '1' then + next_state <= puls_dp_state; + elsif ea(4) = '1' then + next_state <= puls_ixh_state; + elsif ea(5) = '1' then + next_state <= puls_iyh_state; + elsif ea(6) = '1' then + next_state <= puls_uph_state; + elsif ea(7) = '1' then + next_state <= puls_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when puls_acca_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read acca + acca_ctrl <= pull_acca; + addr_ctrl <= pulls_ad; + if ea(2) = '1' then + next_state <= puls_accb_state; + elsif ea(3) = '1' then + next_state <= puls_dp_state; + elsif ea(4) = '1' then + next_state <= puls_ixh_state; + elsif ea(5) = '1' then + next_state <= puls_iyh_state; + elsif ea(6) = '1' then + next_state <= puls_uph_state; + elsif ea(7) = '1' then + next_state <= puls_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when puls_accb_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read accb + accb_ctrl <= pull_accb; + addr_ctrl <= pulls_ad; + if ea(3) = '1' then + next_state <= puls_dp_state; + elsif ea(4) = '1' then + next_state <= puls_ixh_state; + elsif ea(5) = '1' then + next_state <= puls_iyh_state; + elsif ea(6) = '1' then + next_state <= puls_uph_state; + elsif ea(7) = '1' then + next_state <= puls_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when puls_dp_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read dp + dp_ctrl <= pull_dp; + addr_ctrl <= pulls_ad; + if ea(4) = '1' then + next_state <= puls_ixh_state; + elsif ea(5) = '1' then + next_state <= puls_iyh_state; + elsif ea(6) = '1' then + next_state <= puls_uph_state; + elsif ea(7) = '1' then + next_state <= puls_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when puls_ixh_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- pull ix hi + ix_ctrl <= pull_hi_ix; + addr_ctrl <= pulls_ad; + next_state <= puls_ixl_state; + + when puls_ixl_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read ix low + ix_ctrl <= pull_lo_ix; + addr_ctrl <= pulls_ad; + if ea(5) = '1' then + next_state <= puls_iyh_state; + elsif ea(6) = '1' then + next_state <= puls_uph_state; + elsif ea(7) = '1' then + next_state <= puls_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when puls_iyh_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- pull iy hi + iy_ctrl <= pull_hi_iy; + addr_ctrl <= pulls_ad; + next_state <= puls_iyl_state; + + when puls_iyl_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read iy low + iy_ctrl <= pull_lo_iy; + addr_ctrl <= pulls_ad; + if ea(6) = '1' then + next_state <= puls_uph_state; + elsif ea(7) = '1' then + next_state <= puls_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when puls_uph_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- pull up hi + up_ctrl <= pull_hi_up; + addr_ctrl <= pulls_ad; + next_state <= puls_upl_state; + + when puls_upl_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read up low + up_ctrl <= pull_lo_up; + addr_ctrl <= pulls_ad; + if ea(7) = '1' then + next_state <= puls_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when puls_pch_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- pull pc hi + pc_ctrl <= pull_hi_pc; + addr_ctrl <= pulls_ad; + next_state <= puls_pcl_state; + + when puls_pcl_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read pc low + pc_ctrl <= pull_lo_pc; + addr_ctrl <= pulls_ad; + lic <= '1'; + next_state <= fetch_state; + + -- + -- Enter here on pshu + -- ea holds post byte + -- + when pshu_state => + -- decrement up if any registers to be pushed + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(7 downto 0) = "00000000" then + up_ctrl <= latch_up; + else + up_ctrl <= load_up; + end if; + -- write idle bus + if ea(7) = '1' then + next_state <= pshu_pcl_state; + elsif ea(6) = '1' then + next_state <= pshu_spl_state; + elsif ea(5) = '1' then + next_state <= pshu_iyl_state; + elsif ea(4) = '1' then + next_state <= pshu_ixl_state; + elsif ea(3) = '1' then + next_state <= pshu_dp_state; + elsif ea(2) = '1' then + next_state <= pshu_accb_state; + elsif ea(1) = '1' then + next_state <= pshu_acca_state; + elsif ea(0) = '1' then + next_state <= pshu_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + -- + -- push PC onto U stack + -- + when pshu_pcl_state => + -- decrement up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + up_ctrl <= load_up; + -- write pc low + addr_ctrl <= pushu_ad; + dout_ctrl <= pc_lo_dout; + next_state <= pshu_pch_state; + + when pshu_pch_state => + -- decrement up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(6 downto 0) = "0000000" then + up_ctrl <= latch_up; + else + up_ctrl <= load_up; + end if; + -- write pc hi + addr_ctrl <= pushu_ad; + dout_ctrl <= pc_hi_dout; + if ea(6) = '1' then + next_state <= pshu_spl_state; + elsif ea(5) = '1' then + next_state <= pshu_iyl_state; + elsif ea(4) = '1' then + next_state <= pshu_ixl_state; + elsif ea(3) = '1' then + next_state <= pshu_dp_state; + elsif ea(2) = '1' then + next_state <= pshu_accb_state; + elsif ea(1) = '1' then + next_state <= pshu_acca_state; + elsif ea(0) = '1' then + next_state <= pshu_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshu_spl_state => + -- decrement up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + up_ctrl <= load_up; + -- write sp low + addr_ctrl <= pushu_ad; + dout_ctrl <= sp_lo_dout; + next_state <= pshu_sph_state; + + when pshu_sph_state => + -- decrement up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(5 downto 0) = "000000" then + up_ctrl <= latch_up; + else + up_ctrl <= load_up; + end if; + -- write sp hi + addr_ctrl <= pushu_ad; + dout_ctrl <= sp_hi_dout; + if ea(5) = '1' then + next_state <= pshu_iyl_state; + elsif ea(4) = '1' then + next_state <= pshu_ixl_state; + elsif ea(3) = '1' then + next_state <= pshu_dp_state; + elsif ea(2) = '1' then + next_state <= pshu_accb_state; + elsif ea(1) = '1' then + next_state <= pshu_acca_state; + elsif ea(0) = '1' then + next_state <= pshu_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshu_iyl_state => + -- decrement up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + up_ctrl <= load_up; + -- write iy low + addr_ctrl <= pushu_ad; + dout_ctrl <= iy_lo_dout; + next_state <= pshu_iyh_state; + + when pshu_iyh_state => + -- decrement up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(4 downto 0) = "00000" then + up_ctrl <= latch_up; + else + up_ctrl <= load_up; + end if; + -- write iy hi + addr_ctrl <= pushu_ad; + dout_ctrl <= iy_hi_dout; + if ea(4) = '1' then + next_state <= pshu_ixl_state; + elsif ea(3) = '1' then + next_state <= pshu_dp_state; + elsif ea(2) = '1' then + next_state <= pshu_accb_state; + elsif ea(1) = '1' then + next_state <= pshu_acca_state; + elsif ea(0) = '1' then + next_state <= pshu_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshu_ixl_state => + -- decrement up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + up_ctrl <= load_up; + -- write ix low + addr_ctrl <= pushu_ad; + dout_ctrl <= ix_lo_dout; + next_state <= pshu_ixh_state; + + when pshu_ixh_state => + -- decrement up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(3 downto 0) = "0000" then + up_ctrl <= latch_up; + else + up_ctrl <= load_up; + end if; + -- write ix hi + addr_ctrl <= pushu_ad; + dout_ctrl <= ix_hi_dout; + if ea(3) = '1' then + next_state <= pshu_dp_state; + elsif ea(2) = '1' then + next_state <= pshu_accb_state; + elsif ea(1) = '1' then + next_state <= pshu_acca_state; + elsif ea(0) = '1' then + next_state <= pshu_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshu_dp_state => + -- decrement up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(2 downto 0) = "000" then + up_ctrl <= latch_up; + else + up_ctrl <= load_up; + end if; + -- write dp + addr_ctrl <= pushu_ad; + dout_ctrl <= dp_dout; + if ea(2) = '1' then + next_state <= pshu_accb_state; + elsif ea(1) = '1' then + next_state <= pshu_acca_state; + elsif ea(0) = '1' then + next_state <= pshu_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshu_accb_state => + -- decrement up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(1 downto 0) = "00" then + up_ctrl <= latch_up; + else + up_ctrl <= load_up; + end if; + -- write accb + addr_ctrl <= pushu_ad; + dout_ctrl <= accb_dout; + if ea(1) = '1' then + next_state <= pshu_acca_state; + elsif ea(0) = '1' then + next_state <= pshu_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshu_acca_state => + -- decrement up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + if ea(0) = '0' then + up_ctrl <= latch_up; + else + up_ctrl <= load_up; + end if; + -- write acca + addr_ctrl <= pushu_ad; + dout_ctrl <= acca_dout; + if ea(0) = '1' then + next_state <= pshu_cc_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pshu_cc_state => + -- idle up + -- write cc + addr_ctrl <= pushu_ad; + dout_ctrl <= cc_dout; + lic <= '1'; + next_state <= fetch_state; + + -- + -- enter here on PULU + -- ea hold register mask + -- + when pulu_state => + -- idle UP + -- idle bus + if ea(0) = '1' then + next_state <= pulu_cc_state; + elsif ea(1) = '1' then + next_state <= pulu_acca_state; + elsif ea(2) = '1' then + next_state <= pulu_accb_state; + elsif ea(3) = '1' then + next_state <= pulu_dp_state; + elsif ea(4) = '1' then + next_state <= pulu_ixh_state; + elsif ea(5) = '1' then + next_state <= pulu_iyh_state; + elsif ea(6) = '1' then + next_state <= pulu_sph_state; + elsif ea(7) = '1' then + next_state <= pulu_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pulu_cc_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- read cc + cc_ctrl <= pull_cc; + addr_ctrl <= pullu_ad; + if ea(1) = '1' then + next_state <= pulu_acca_state; + elsif ea(2) = '1' then + next_state <= pulu_accb_state; + elsif ea(3) = '1' then + next_state <= pulu_dp_state; + elsif ea(4) = '1' then + next_state <= pulu_ixh_state; + elsif ea(5) = '1' then + next_state <= pulu_iyh_state; + elsif ea(6) = '1' then + next_state <= pulu_sph_state; + elsif ea(7) = '1' then + next_state <= pulu_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pulu_acca_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- read acca + acca_ctrl <= pull_acca; + addr_ctrl <= pullu_ad; + if ea(2) = '1' then + next_state <= pulu_accb_state; + elsif ea(3) = '1' then + next_state <= pulu_dp_state; + elsif ea(4) = '1' then + next_state <= pulu_ixh_state; + elsif ea(5) = '1' then + next_state <= pulu_iyh_state; + elsif ea(6) = '1' then + next_state <= pulu_sph_state; + elsif ea(7) = '1' then + next_state <= pulu_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pulu_accb_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- read accb + accb_ctrl <= pull_accb; + addr_ctrl <= pullu_ad; + if ea(3) = '1' then + next_state <= pulu_dp_state; + elsif ea(4) = '1' then + next_state <= pulu_ixh_state; + elsif ea(5) = '1' then + next_state <= pulu_iyh_state; + elsif ea(6) = '1' then + next_state <= pulu_sph_state; + elsif ea(7) = '1' then + next_state <= pulu_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pulu_dp_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- read dp + dp_ctrl <= pull_dp; + addr_ctrl <= pullu_ad; + if ea(4) = '1' then + next_state <= pulu_ixh_state; + elsif ea(5) = '1' then + next_state <= pulu_iyh_state; + elsif ea(6) = '1' then + next_state <= pulu_sph_state; + elsif ea(7) = '1' then + next_state <= pulu_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pulu_ixh_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- read ix hi + ix_ctrl <= pull_hi_ix; + addr_ctrl <= pullu_ad; + next_state <= pulu_ixl_state; + + when pulu_ixl_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- read ix low + ix_ctrl <= pull_lo_ix; + addr_ctrl <= pullu_ad; + if ea(5) = '1' then + next_state <= pulu_iyh_state; + elsif ea(6) = '1' then + next_state <= pulu_sph_state; + elsif ea(7) = '1' then + next_state <= pulu_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pulu_iyh_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- read iy hi + iy_ctrl <= pull_hi_iy; + addr_ctrl <= pullu_ad; + next_state <= pulu_iyl_state; + + when pulu_iyl_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- read iy low + iy_ctrl <= pull_lo_iy; + addr_ctrl <= pullu_ad; + if ea(6) = '1' then + next_state <= pulu_sph_state; + elsif ea(7) = '1' then + next_state <= pulu_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pulu_sph_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- read sp hi + sp_ctrl <= pull_hi_sp; + addr_ctrl <= pullu_ad; + next_state <= pulu_spl_state; + + when pulu_spl_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- read sp low + sp_ctrl <= pull_lo_sp; + addr_ctrl <= pullu_ad; + if ea(7) = '1' then + next_state <= pulu_pch_state; + else + lic <= '1'; + next_state <= fetch_state; + end if; + + when pulu_pch_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- pull pc hi + pc_ctrl <= pull_hi_pc; + addr_ctrl <= pullu_ad; + next_state <= pulu_pcl_state; + + when pulu_pcl_state => + -- increment up + left_ctrl <= up_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + up_ctrl <= load_up; + -- read pc low + pc_ctrl <= pull_lo_pc; + addr_ctrl <= pullu_ad; + lic <= '1'; + next_state <= fetch_state; + + -- + -- pop the Condition codes + -- + when rti_cc_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read cc + cc_ctrl <= pull_cc; + addr_ctrl <= pulls_ad; + next_state <= rti_entire_state; + + -- + -- Added RTI cycle 11th July 2006 John Kent. + -- test the "Entire" Flag + -- that has just been popped off the stack + -- + when rti_entire_state => + -- + -- The Entire flag must be recovered from the stack + -- before testing. + -- + if cc(EBIT) = '1' then + next_state <= rti_acca_state; + else + next_state <= rti_pch_state; + end if; + + when rti_acca_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read acca + acca_ctrl <= pull_acca; + addr_ctrl <= pulls_ad; + next_state <= rti_accb_state; + + when rti_accb_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read accb + accb_ctrl <= pull_accb; + addr_ctrl <= pulls_ad; + next_state <= rti_dp_state; + + when rti_dp_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read dp + dp_ctrl <= pull_dp; + addr_ctrl <= pulls_ad; + next_state <= rti_ixh_state; + + when rti_ixh_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read ix hi + ix_ctrl <= pull_hi_ix; + addr_ctrl <= pulls_ad; + next_state <= rti_ixl_state; + + when rti_ixl_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read ix low + ix_ctrl <= pull_lo_ix; + addr_ctrl <= pulls_ad; + next_state <= rti_iyh_state; + + when rti_iyh_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read iy hi + iy_ctrl <= pull_hi_iy; + addr_ctrl <= pulls_ad; + next_state <= rti_iyl_state; + + when rti_iyl_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read iy low + iy_ctrl <= pull_lo_iy; + addr_ctrl <= pulls_ad; + next_state <= rti_uph_state; + + + when rti_uph_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read up hi + up_ctrl <= pull_hi_up; + addr_ctrl <= pulls_ad; + next_state <= rti_upl_state; + + when rti_upl_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read up low + up_ctrl <= pull_lo_up; + addr_ctrl <= pulls_ad; + next_state <= rti_pch_state; + + when rti_pch_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- pull pc hi + pc_ctrl <= pull_hi_pc; + addr_ctrl <= pulls_ad; + next_state <= rti_pcl_state; + + when rti_pcl_state => + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- pull pc low + pc_ctrl <= pull_lo_pc; + addr_ctrl <= pulls_ad; + lic <= '1'; + next_state <= fetch_state; + + -- + -- here on NMI interrupt + -- Complete execute cycle of the last instruction. + -- If it was a dual operand instruction + -- + when int_nmi_state => + next_state <= int_nmi1_state; + + -- Idle bus cycle + when int_nmi1_state => + -- pre decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + iv_ctrl <= nmi_iv; + st_ctrl <= push_st; + return_state <= int_nmimask_state; + next_state <= int_entire_state; + + -- + -- here on IRQ interrupt + -- Complete execute cycle of the last instruction. + -- If it was a dual operand instruction + -- + when int_irq_state => + next_state <= int_irq1_state; + + -- pre decrement the sp + -- Idle bus cycle + when int_irq1_state => + -- pre decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + iv_ctrl <= irq_iv; + st_ctrl <= push_st; + return_state <= int_irqmask_state; + next_state <= int_entire_state; + + -- + -- here on FIRQ interrupt + -- Complete execution cycle of the last instruction + -- if it was a dual operand instruction + -- + when int_firq_state => + next_state <= int_firq1_state; + + -- Idle bus cycle + when int_firq1_state => + -- pre decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + iv_ctrl <= firq_iv; + st_ctrl <= push_st; + return_state <= int_firqmask_state; + next_state <= int_fast_state; + + -- + -- CWAI entry point + -- stack pointer already pre-decremented + -- mask condition codes + -- + when cwai_state => + -- AND CC with md + left_ctrl <= md_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_andcc; + cc_ctrl <= load_cc; + st_ctrl <= push_st; + return_state <= int_cwai_state; + next_state <= int_entire_state; + + -- + -- wait here for an interrupt + -- + when int_cwai_state => + if (nmi_req = '1') then + iv_ctrl <= nmi_iv; + next_state <= int_nmimask_state; + -- + -- FIRQ & IRQ are level sensitive + -- + elsif (firq = '1') and (cc(FBIT) = '0') then + iv_ctrl <= firq_iv; + next_state <= int_firqmask_state; + + elsif (irq = '1') and (cc(IBIT) = '0') then + iv_ctrl <= irq_iv; + next_state <= int_irqmask_state; + else + next_state <= int_cwai_state; + end if; + + -- + -- State to mask I Flag and F Flag (NMI) + -- + when int_nmimask_state => + alu_ctrl <= alu_seif; + cc_ctrl <= load_cc; + next_state <= vect_hi_state; + + -- + -- State to mask I Flag and F Flag (FIRQ) + -- + when int_firqmask_state => + alu_ctrl <= alu_seif; + cc_ctrl <= load_cc; + next_state <= vect_hi_state; + + + -- + -- State to mask I Flag and F Flag (SWI) + -- + when int_swimask_state => + alu_ctrl <= alu_seif; + cc_ctrl <= load_cc; + next_state <= vect_hi_state; + + -- + -- State to mask I Flag only (IRQ) + -- + when int_irqmask_state => + alu_ctrl <= alu_sei; + cc_ctrl <= load_cc; + next_state <= vect_hi_state; + + -- + -- set Entire Flag on SWI, SWI2, SWI3 and CWAI, IRQ and NMI + -- before stacking all registers + -- + when int_entire_state => + -- set entire flag + alu_ctrl <= alu_see; + cc_ctrl <= load_cc; + next_state <= int_pcl_state; + + -- + -- clear Entire Flag on FIRQ + -- before stacking all registers + -- + when int_fast_state => + -- clear entire flag + alu_ctrl <= alu_cle; + cc_ctrl <= load_cc; + next_state <= int_pcl_state; + + when int_pcl_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write pc low + addr_ctrl <= pushs_ad; + dout_ctrl <= pc_lo_dout; + next_state <= int_pch_state; + + when int_pch_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write pc hi + addr_ctrl <= pushs_ad; + dout_ctrl <= pc_hi_dout; + if cc(EBIT) = '1' then + next_state <= int_upl_state; + else + next_state <= int_cc_state; + end if; + + when int_upl_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write up low + addr_ctrl <= pushs_ad; + dout_ctrl <= up_lo_dout; + next_state <= int_uph_state; + + when int_uph_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write ix hi + addr_ctrl <= pushs_ad; + dout_ctrl <= up_hi_dout; + next_state <= int_iyl_state; + + when int_iyl_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write ix low + addr_ctrl <= pushs_ad; + dout_ctrl <= iy_lo_dout; + next_state <= int_iyh_state; + + when int_iyh_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write ix hi + addr_ctrl <= pushs_ad; + dout_ctrl <= iy_hi_dout; + next_state <= int_ixl_state; + + when int_ixl_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write ix low + addr_ctrl <= pushs_ad; + dout_ctrl <= ix_lo_dout; + next_state <= int_ixh_state; + + when int_ixh_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write ix hi + addr_ctrl <= pushs_ad; + dout_ctrl <= ix_hi_dout; + next_state <= int_dp_state; + + when int_dp_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write accb + addr_ctrl <= pushs_ad; + dout_ctrl <= dp_dout; + next_state <= int_accb_state; + + when int_accb_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write accb + addr_ctrl <= pushs_ad; + dout_ctrl <= accb_dout; + next_state <= int_acca_state; + + when int_acca_state => + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= one_right; + alu_ctrl <= alu_sub16; + sp_ctrl <= load_sp; + -- write acca + addr_ctrl <= pushs_ad; + dout_ctrl <= acca_dout; + next_state <= int_cc_state; + + when int_cc_state => + -- write cc + addr_ctrl <= pushs_ad; + dout_ctrl <= cc_dout; + next_state <= saved_state; + + -- + -- According to the 6809 programming manual: + -- If an interrupt is received and is masked + -- or lasts for less than three cycles, the PC + -- will advance to the next instruction. + -- If an interrupt is unmasked and lasts + -- for more than three cycles, an interrupt + -- will be generated. + -- Note that I don't wait 3 clock cycles. + -- John Kent 11th July 2006 + -- + when sync_state => + lic <= '1'; + ba <= '1'; + -- + -- Version 1.28 2015-05-30 + -- Exit sync_state on interrupt. + -- If the interrupts are active + -- they will be caught in the state_machine process + -- and the interrupt service routine microcode will be executed. + -- Masked interrupts will exit the sync_state. + -- Moved from the state_machine process to the state_sequencer process + -- + if (firq = '1') or (irq = '1') then + next_state <= fetch_state; + else + next_state <= sync_state; + end if; + + when halt_state => + -- + -- 2011-10-30 John Kent + -- ba & bs should be high + ba <= '1'; + bs <= '1'; + if halt = '1' then + next_state <= halt_state; + else + next_state <= fetch_state; + end if; + + end case; + +-- +-- Ver 1.23 2011-10-30 John Kent +-- First instruction cycle might be +-- fetch_state +-- halt_state +-- int_nmirq_state +-- int_firq_state +-- + if fic = '1' then + -- + case op_code(7 downto 6) is + when "10" => -- acca + case op_code(3 downto 0) is + when "0000" => -- suba + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub8; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + when "0001" => -- cmpa + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub8; + cc_ctrl <= load_cc; + when "0010" => -- sbca + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sbc; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + when "0011" => + case pre_code is + when "00010000" => -- page 2 -- cmpd + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= load_cc; + when "00010001" => -- page 3 -- cmpu + left_ctrl <= up_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= load_cc; + when others => -- page 1 -- subd + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + end case; + when "0100" => -- anda + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_and; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + when "0101" => -- bita + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_and; + cc_ctrl <= load_cc; + when "0110" => -- ldaa + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld8; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + when "0111" => -- staa + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st8; + cc_ctrl <= load_cc; + when "1000" => -- eora + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_eor; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + when "1001" => -- adca + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_adc; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + when "1010" => -- oraa + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ora; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + when "1011" => -- adda + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add8; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + when "1100" => + case pre_code is + when "00010000" => -- page 2 -- cmpy + left_ctrl <= iy_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= load_cc; + when "00010001" => -- page 3 -- cmps + left_ctrl <= sp_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= load_cc; + when others => -- page 1 -- cmpx + left_ctrl <= ix_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= load_cc; + end case; + when "1101" => -- bsr / jsr + null; + when "1110" => -- ldx + case pre_code is + when "00010000" => -- page 2 -- ldy + left_ctrl <= iy_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld16; + cc_ctrl <= load_cc; + iy_ctrl <= load_iy; + when others => -- page 1 -- ldx + left_ctrl <= ix_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld16; + cc_ctrl <= load_cc; + ix_ctrl <= load_ix; + end case; + when "1111" => -- stx + case pre_code is + when "00010000" => -- page 2 -- sty + left_ctrl <= iy_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st16; + cc_ctrl <= load_cc; + when others => -- page 1 -- stx + left_ctrl <= ix_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st16; + cc_ctrl <= load_cc; + end case; + when others => + null; + end case; + when "11" => -- accb dual op + case op_code(3 downto 0) is + when "0000" => -- subb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub8; + cc_ctrl <= load_cc; + accb_ctrl <= load_accb; + when "0001" => -- cmpb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub8; + cc_ctrl <= load_cc; + when "0010" => -- sbcb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sbc; + cc_ctrl <= load_cc; + accb_ctrl <= load_accb; + when "0011" => -- addd + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + when "0100" => -- andb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_and; + cc_ctrl <= load_cc; + accb_ctrl <= load_accb; + when "0101" => -- bitb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_and; + cc_ctrl <= load_cc; + when "0110" => -- ldab + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld8; + cc_ctrl <= load_cc; + accb_ctrl <= load_accb; + when "0111" => -- stab + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st8; + cc_ctrl <= load_cc; + when "1000" => -- eorb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_eor; + cc_ctrl <= load_cc; + accb_ctrl <= load_accb; + when "1001" => -- adcb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_adc; + cc_ctrl <= load_cc; + accb_ctrl <= load_accb; + when "1010" => -- orab + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ora; + cc_ctrl <= load_cc; + accb_ctrl <= load_accb; + when "1011" => -- addb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add8; + cc_ctrl <= load_cc; + accb_ctrl <= load_accb; + when "1100" => -- ldd + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld16; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + when "1101" => -- std + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st16; + cc_ctrl <= load_cc; + when "1110" => -- ldu + case pre_code is + when "00010000" => -- page 2 -- lds + left_ctrl <= sp_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld16; + cc_ctrl <= load_cc; + sp_ctrl <= load_sp; + when others => -- page 1 -- ldu + left_ctrl <= up_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld16; + cc_ctrl <= load_cc; + up_ctrl <= load_up; + end case; + when "1111" => + case pre_code is + when "00010000" => -- page 2 -- sts + left_ctrl <= sp_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st16; + cc_ctrl <= load_cc; + when others => -- page 1 -- stu + left_ctrl <= up_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st16; + cc_ctrl <= load_cc; + end case; + when others => + null; + end case; + when others => + null; + end case; + + end if; -- first instruction cycle (fic) + lic_out <= lic; +end process; + +end rtl; + diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/cpu68.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/cpu68.vhd new file mode 100644 index 00000000..016bd9a9 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/cpu68.vhd @@ -0,0 +1,3963 @@ +--===========================================================================-- +-- +-- S Y N T H E Z I A B L E CPU68 C O R E +-- +-- www.OpenCores.Org - December 2002 +-- This core adheres to the GNU public license +-- +-- File name : cpu68.vhd +-- +-- Purpose : Implements a 6800 compatible CPU core with some +-- additional instructions found in the 6801 +-- +-- Dependencies : ieee.Std_Logic_1164 +-- ieee.std_logic_unsigned +-- +-- Author : John E. Kent +-- +--===========================================================================---- +-- +-- Revision History: +-- +-- Date: Revision Author +-- 22 Sep 2002 0.1 John Kent +-- +-- 30 Oct 2002 0.2 John Kent +-- made NMI edge triggered +-- +-- 30 Oct 2002 0.3 John Kent +-- more corrections to NMI +-- added wai_wait_state to prevent stack overflow on wai. +-- +-- 1 Nov 2002 0.4 John Kent +-- removed WAI states and integrated WAI with the interrupt service routine +-- replace Data out (do) and Data in (di) register with a single Memory Data (md) reg. +-- Added Multiply instruction states. +-- run ALU and CC out of CPU module for timing measurements. +-- +-- 3 Nov 2002 0.5 John Kent +-- Memory Data Register was not loaded on Store instructions +-- SEV and CLV were not defined in the ALU +-- Overflow Flag on NEG was incorrect +-- +-- 16th Feb 2003 0.6 John Kent +-- Rearranged the execution cycle for dual operand instructions +-- so that occurs during the following fetch cycle. +-- This allows the reduction of one clock cycle from dual operand +-- instruction. Note that this also necessitated re-arranging the +-- program counter so that it is no longer incremented in the ALU. +-- The effective address has also been re-arranged to include a +-- separate added. The STD (store accd) now sets the condition codes. +-- +-- 28th Jun 2003 0.7 John Kent +-- Added Hold and Halt signals. Hold is used to steal cycles from the +-- CPU or add wait states. Halt puts the CPU in the inactive state +-- and is only honoured in the fetch cycle. Both signals are active high. +-- +-- 9th Jan 2004 0.8 John Kent +-- Clear instruction did an alu_ld8 rather than an alu_clr, so +-- the carry bit was not cleared correctly. +-- This error was picked up by Michael Hassenfratz. +-- + +library ieee; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.STD_LOGIC_ARITH.ALL; +use IEEE.STD_LOGIC_UNSIGNED.ALL; + +entity cpu68 is + port ( + clk: in std_logic; + rst: in std_logic; + rw: out std_logic; + vma: out std_logic; + address: out std_logic_vector(15 downto 0); + data_in: in std_logic_vector(7 downto 0); + data_out: out std_logic_vector(7 downto 0); + hold: in std_logic; + halt: in std_logic; + irq: in std_logic; + nmi: in std_logic; + test_alu: out std_logic_vector(15 downto 0); + test_cc: out std_logic_vector(7 downto 0) + ); +end; + +architecture CPU_ARCH of cpu68 is + + constant SBIT : integer := 7; + constant XBIT : integer := 6; + constant HBIT : integer := 5; + constant IBIT : integer := 4; + constant NBIT : integer := 3; + constant ZBIT : integer := 2; + constant VBIT : integer := 1; + constant CBIT : integer := 0; + + type state_type is (reset_state, fetch_state, decode_state, + extended_state, indexed_state, read8_state, read16_state, immediate16_state, + write8_state, write16_state, + execute_state, halt_state, error_state, + mul_state, mulea_state, muld_state, + mul0_state, mul1_state, mul2_state, mul3_state, + mul4_state, mul5_state, mul6_state, mul7_state, + jmp_state, jsr_state, jsr1_state, + branch_state, bsr_state, bsr1_state, + rts_hi_state, rts_lo_state, + int_pcl_state, int_pch_state, + int_ixl_state, int_ixh_state, + int_cc_state, int_acca_state, int_accb_state, + int_wai_state, int_mask_state, + rti_state, rti_cc_state, rti_acca_state, rti_accb_state, + rti_ixl_state, rti_ixh_state, + rti_pcl_state, rti_pch_state, + pula_state, psha_state, pulb_state, pshb_state, + pulx_lo_state, pulx_hi_state, pshx_lo_state, pshx_hi_state, + vect_lo_state, vect_hi_state ); + type addr_type is (idle_ad, fetch_ad, read_ad, write_ad, push_ad, pull_ad, int_hi_ad, int_lo_ad ); + type dout_type is (md_lo_dout, md_hi_dout, acca_dout, accb_dout, ix_lo_dout, ix_hi_dout, cc_dout, pc_lo_dout, pc_hi_dout ); + type op_type is (reset_op, fetch_op, latch_op ); + type acca_type is (reset_acca, load_acca, load_hi_acca, pull_acca, latch_acca ); + type accb_type is (reset_accb, load_accb, pull_accb, latch_accb ); + type cc_type is (reset_cc, load_cc, pull_cc, latch_cc ); + type ix_type is (reset_ix, load_ix, pull_lo_ix, pull_hi_ix, latch_ix ); + type sp_type is (reset_sp, latch_sp, load_sp ); + type pc_type is (reset_pc, latch_pc, load_ea_pc, add_ea_pc, pull_lo_pc, pull_hi_pc, inc_pc ); + type md_type is (reset_md, latch_md, load_md, fetch_first_md, fetch_next_md, shiftl_md ); + type ea_type is (reset_ea, latch_ea, add_ix_ea, load_accb_ea, inc_ea, fetch_first_ea, fetch_next_ea ); + type iv_type is (reset_iv, latch_iv, swi_iv, nmi_iv, irq_iv ); + type nmi_type is (reset_nmi, set_nmi, latch_nmi ); + type left_type is (acca_left, accb_left, accd_left, md_left, ix_left, sp_left ); + type right_type is (md_right, zero_right, plus_one_right, accb_right ); + type alu_type is (alu_add8, alu_sub8, alu_add16, alu_sub16, alu_adc, alu_sbc, + alu_and, alu_ora, alu_eor, + alu_tst, alu_inc, alu_dec, alu_clr, alu_neg, alu_com, + alu_inx, alu_dex, alu_cpx, + alu_lsr16, alu_lsl16, + alu_ror8, alu_rol8, + alu_asr8, alu_asl8, alu_lsr8, + alu_sei, alu_cli, alu_sec, alu_clc, alu_sev, alu_clv, alu_tpa, alu_tap, + alu_ld8, alu_st8, alu_ld16, alu_st16, alu_nop, alu_daa ); + + signal op_code: std_logic_vector(7 downto 0); + signal acca: std_logic_vector(7 downto 0); + signal accb: std_logic_vector(7 downto 0); + signal cc: std_logic_vector(7 downto 0); + signal cc_out: std_logic_vector(7 downto 0); + signal xreg: std_logic_vector(15 downto 0); + signal sp: std_logic_vector(15 downto 0); + signal ea: std_logic_vector(15 downto 0); + signal pc: std_logic_vector(15 downto 0); + signal md: std_logic_vector(15 downto 0); + signal left: std_logic_vector(15 downto 0); + signal right: std_logic_vector(15 downto 0); + signal out_alu: std_logic_vector(15 downto 0); + signal iv: std_logic_vector(1 downto 0); + signal nmi_req: std_logic; + signal nmi_ack: std_logic; + + signal state: state_type; + signal next_state: state_type; + signal pc_ctrl: pc_type; + signal ea_ctrl: ea_type; + signal op_ctrl: op_type; + signal md_ctrl: md_type; + signal acca_ctrl: acca_type; + signal accb_ctrl: accb_type; + signal ix_ctrl: ix_type; + signal cc_ctrl: cc_type; + signal sp_ctrl: sp_type; + signal iv_ctrl: iv_type; + signal left_ctrl: left_type; + signal right_ctrl: right_type; + signal alu_ctrl: alu_type; + signal addr_ctrl: addr_type; + signal dout_ctrl: dout_type; + signal nmi_ctrl: nmi_type; + + +begin + +---------------------------------- +-- +-- Address bus multiplexer +-- +---------------------------------- + +addr_mux: process( clk, addr_ctrl, pc, ea, sp, iv ) +begin + case addr_ctrl is + when idle_ad => + address <= "1111111111111111"; + vma <= '0'; + rw <= '1'; + when fetch_ad => + address <= pc; + vma <= '1'; + rw <= '1'; + when read_ad => + address <= ea; + vma <= '1'; + rw <= '1'; + when write_ad => + address <= ea; + vma <= '1'; + rw <= '0'; + when push_ad => + address <= sp; + vma <= '1'; + rw <= '0'; + when pull_ad => + address <= sp; + vma <= '1'; + rw <= '1'; + when int_hi_ad => + address <= "1111111111111" & iv & "0"; + vma <= '1'; + rw <= '1'; + when int_lo_ad => + address <= "1111111111111" & iv & "1"; + vma <= '1'; + rw <= '1'; + when others => + address <= "1111111111111111"; + vma <= '0'; + rw <= '1'; + end case; +end process; + +-------------------------------- +-- +-- Data Bus output +-- +-------------------------------- +dout_mux : process( clk, dout_ctrl, md, acca, accb, xreg, pc, cc ) +begin + case dout_ctrl is + when md_hi_dout => -- alu output + data_out <= md(15 downto 8); + when md_lo_dout => + data_out <= md(7 downto 0); + when acca_dout => -- accumulator a + data_out <= acca; + when accb_dout => -- accumulator b + data_out <= accb; + when ix_lo_dout => -- index reg + data_out <= xreg(7 downto 0); + when ix_hi_dout => -- index reg + data_out <= xreg(15 downto 8); + when cc_dout => -- condition codes + data_out <= cc; + when pc_lo_dout => -- low order pc + data_out <= pc(7 downto 0); + when pc_hi_dout => -- high order pc + data_out <= pc(15 downto 8); + when others => + data_out <= "00000000"; + end case; +end process; + + +---------------------------------- +-- +-- Program Counter Control +-- +---------------------------------- + +pc_mux: process( clk, pc_ctrl, pc, out_alu, data_in, ea, hold ) +variable tempof : std_logic_vector(15 downto 0); +variable temppc : std_logic_vector(15 downto 0); +begin + case pc_ctrl is + when add_ea_pc => + if ea(7) = '0' then + tempof := "00000000" & ea(7 downto 0); + else + tempof := "11111111" & ea(7 downto 0); + end if; + when inc_pc => + tempof := "0000000000000001"; + when others => + tempof := "0000000000000000"; + end case; + + case pc_ctrl is + when reset_pc => + temppc := "1111111111111110"; + when load_ea_pc => + temppc := ea; + when pull_lo_pc => + temppc(7 downto 0) := data_in; + temppc(15 downto 8) := pc(15 downto 8); + when pull_hi_pc => + temppc(7 downto 0) := pc(7 downto 0); + temppc(15 downto 8) := data_in; + when others => + temppc := pc; + end case; + + if clk'event and clk = '0' then + if hold = '1' then + pc <= pc; + else + pc <= temppc + tempof; + end if; + end if; +end process; + +---------------------------------- +-- +-- Effective Address Control +-- +---------------------------------- + +ea_mux: process( clk, ea_ctrl, ea, out_alu, data_in, accb, xreg, hold ) +variable tempind : std_logic_vector(15 downto 0); +variable tempea : std_logic_vector(15 downto 0); +begin + case ea_ctrl is + when add_ix_ea => + tempind := "00000000" & ea(7 downto 0); + when inc_ea => + tempind := "0000000000000001"; + when others => + tempind := "0000000000000000"; + end case; + + case ea_ctrl is + when reset_ea => + tempea := "0000000000000000"; + when load_accb_ea => + tempea := "00000000" & accb(7 downto 0); + when add_ix_ea => + tempea := xreg; + when fetch_first_ea => + tempea(7 downto 0) := data_in; + tempea(15 downto 8) := "00000000"; + when fetch_next_ea => + tempea(7 downto 0) := data_in; + tempea(15 downto 8) := ea(7 downto 0); + when others => + tempea := ea; + end case; + + if clk'event and clk = '0' then + if hold = '1' then + ea <= ea; + else + ea <= tempea + tempind; + end if; + end if; +end process; + +-------------------------------- +-- +-- Accumulator A +-- +-------------------------------- +acca_mux : process( clk, acca_ctrl, out_alu, acca, data_in, hold ) +begin + if clk'event and clk = '0' then + if hold = '1' then + acca <= acca; + else + case acca_ctrl is + when reset_acca => + acca <= "00000000"; + when load_acca => + acca <= out_alu(7 downto 0); + when load_hi_acca => + acca <= out_alu(15 downto 8); + when pull_acca => + acca <= data_in; + when others => +-- when latch_acca => + acca <= acca; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- Accumulator B +-- +-------------------------------- +accb_mux : process( clk, accb_ctrl, out_alu, accb, data_in, hold ) +begin + if clk'event and clk = '0' then + if hold = '1' then + accb <= accb; + else + case accb_ctrl is + when reset_accb => + accb <= "00000000"; + when load_accb => + accb <= out_alu(7 downto 0); + when pull_accb => + accb <= data_in; + when others => +-- when latch_accb => + accb <= accb; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- X Index register +-- +-------------------------------- +ix_mux : process( clk, ix_ctrl, out_alu, xreg, data_in, hold ) +begin + if clk'event and clk = '0' then + if hold = '1' then + xreg <= xreg; + else + case ix_ctrl is + when reset_ix => + xreg <= "0000000000000000"; + when load_ix => + xreg <= out_alu(15 downto 0); + when pull_hi_ix => + xreg(15 downto 8) <= data_in; + when pull_lo_ix => + xreg(7 downto 0) <= data_in; + when others => +-- when latch_ix => + xreg <= xreg; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- stack pointer +-- +-------------------------------- +sp_mux : process( clk, sp_ctrl, out_alu, hold ) +begin + if clk'event and clk = '0' then + if hold = '1' then + sp <= sp; + else + case sp_ctrl is + when reset_sp => + sp <= "0000000000000000"; + when load_sp => + sp <= out_alu(15 downto 0); + when others => +-- when latch_sp => + sp <= sp; + end case; + end if; + end if; +end process; + +-------------------------------- +-- +-- Memory Data +-- +-------------------------------- +md_mux : process( clk, md_ctrl, out_alu, data_in, md, hold ) +begin + if clk'event and clk = '0' then + if hold = '1' then + md <= md; + else + case md_ctrl is + when reset_md => + md <= "0000000000000000"; + when load_md => + md <= out_alu(15 downto 0); + when fetch_first_md => + md(15 downto 8) <= "00000000"; + md(7 downto 0) <= data_in; + when fetch_next_md => + md(15 downto 8) <= md(7 downto 0); + md(7 downto 0) <= data_in; + when shiftl_md => + md(15 downto 1) <= md(14 downto 0); + md(0) <= '0'; + when others => +-- when latch_md => + md <= md; + end case; + end if; + end if; +end process; + + +---------------------------------- +-- +-- Condition Codes +-- +---------------------------------- + +cc_mux: process( clk, cc_ctrl, cc_out, cc, data_in, hold ) +begin + if clk'event and clk = '0' then + if hold = '1' then + cc <= cc; + else + case cc_ctrl is + when reset_cc => + cc <= "11000000"; + when load_cc => + cc <= cc_out; + when pull_cc => + cc <= data_in; + when others => +-- when latch_cc => + cc <= cc; + end case; + end if; + end if; +end process; + +---------------------------------- +-- +-- interrupt vector +-- +---------------------------------- + +iv_mux: process( clk, iv_ctrl, hold ) +begin + if clk'event and clk = '0' then + if hold = '1' then + iv <= iv; + else + case iv_ctrl is + when reset_iv => + iv <= "11"; + when nmi_iv => + iv <= "10"; + when swi_iv => + iv <= "01"; + when irq_iv => + iv <= "00"; + when others => + iv <= iv; + end case; + end if; + end if; +end process; + +---------------------------------- +-- +-- op code fetch +-- +---------------------------------- + +op_fetch: process( clk, data_in, op_ctrl, op_code, hold ) +begin + if clk'event and clk = '0' then + if hold = '1' then + op_code <= op_code; + else + case op_ctrl is + when reset_op => + op_code <= "00000001"; -- nop + when fetch_op => + op_code <= data_in; + when others => +-- when latch_op => + op_code <= op_code; + end case; + end if; + end if; +end process; + +---------------------------------- +-- +-- Left Mux +-- +---------------------------------- + +left_mux: process( left_ctrl, acca, accb, xreg, sp, pc, ea, md ) +begin + case left_ctrl is + when acca_left => + left(15 downto 8) <= "00000000"; + left(7 downto 0) <= acca; + when accb_left => + left(15 downto 8) <= "00000000"; + left(7 downto 0) <= accb; + when accd_left => + left(15 downto 8) <= acca; + left(7 downto 0) <= accb; + when ix_left => + left <= xreg; + when sp_left => + left <= sp; + when others => +-- when md_left => + left <= md; + end case; +end process; +---------------------------------- +-- +-- Right Mux +-- +---------------------------------- + +right_mux: process( right_ctrl, data_in, md, accb, ea ) +begin + case right_ctrl is + when zero_right => + right <= "0000000000000000"; + when plus_one_right => + right <= "0000000000000001"; + when accb_right => + right <= "00000000" & accb; + when others => +-- when md_right => + right <= md; + end case; +end process; + +---------------------------------- +-- +-- Arithmetic Logic Unit +-- +---------------------------------- + +mux_alu: process( alu_ctrl, cc, left, right, out_alu, cc_out ) +variable valid_lo, valid_hi : boolean; +variable carry_in : std_logic; +variable daa_reg : std_logic_vector(7 downto 0); +begin + + case alu_ctrl is + when alu_adc | alu_sbc | + alu_rol8 | alu_ror8 => + carry_in := cc(CBIT); + when others => + carry_in := '0'; + end case; + + valid_lo := left(3 downto 0) <= 9; + valid_hi := left(7 downto 4) <= 9; + + if (cc(CBIT) = '0') then + if( cc(HBIT) = '1' ) then + if valid_hi then + daa_reg := "00000110"; + else + daa_reg := "01100110"; + end if; + else + if valid_lo then + if valid_hi then + daa_reg := "00000000"; + else + daa_reg := "01100000"; + end if; + else + if( left(7 downto 4) <= 8 ) then + daa_reg := "00000110"; + else + daa_reg := "01100110"; + end if; + end if; + end if; + else + if ( cc(HBIT) = '1' )then + daa_reg := "01100110"; + else + if valid_lo then + daa_reg := "01100000"; + else + daa_reg := "01100110"; + end if; + end if; + end if; + + case alu_ctrl is + when alu_add8 | alu_inc | + alu_add16 | alu_inx | + alu_adc => + out_alu <= left + right + ("000000000000000" & carry_in); + when alu_sub8 | alu_dec | + alu_sub16 | alu_dex | + alu_sbc | alu_cpx => + out_alu <= left - right - ("000000000000000" & carry_in); + when alu_and => + out_alu <= left and right; -- and/bit + when alu_ora => + out_alu <= left or right; -- or + when alu_eor => + out_alu <= left xor right; -- eor/xor + when alu_lsl16 | alu_asl8 | alu_rol8 => + out_alu <= left(14 downto 0) & carry_in; -- rol8/asl8/lsl16 + when alu_lsr16 | alu_lsr8 => + out_alu <= carry_in & left(15 downto 1); -- lsr + when alu_ror8 => + out_alu <= "00000000" & carry_in & left(7 downto 1); -- ror + when alu_asr8 => + out_alu <= "00000000" & left(7) & left(7 downto 1); -- asr + when alu_neg => + out_alu <= right - left; -- neg (right=0) + when alu_com => + out_alu <= not left; + when alu_clr | alu_ld8 | alu_ld16 => + out_alu <= right; -- clr, ld + when alu_st8 | alu_st16 => + out_alu <= left; + when alu_daa => + out_alu <= left + ("00000000" & daa_reg); + when alu_tpa => + out_alu <= "00000000" & cc; + when others => + out_alu <= left; -- nop + end case; + + -- + -- carry bit + -- + case alu_ctrl is + when alu_add8 | alu_adc => + cc_out(CBIT) <= (left(7) and right(7)) or + (left(7) and not out_alu(7)) or + (right(7) and not out_alu(7)); + when alu_sub8 | alu_sbc => + cc_out(CBIT) <= ((not left(7)) and right(7)) or + ((not left(7)) and out_alu(7)) or + (right(7) and out_alu(7)); + when alu_add16 => + cc_out(CBIT) <= (left(15) and right(15)) or + (left(15) and not out_alu(15)) or + (right(15) and not out_alu(15)); + when alu_sub16 => + cc_out(CBIT) <= ((not left(15)) and right(15)) or + ((not left(15)) and out_alu(15)) or + (right(15) and out_alu(15)); + when alu_ror8 | alu_lsr16 | alu_lsr8 | alu_asr8 => + cc_out(CBIT) <= left(0); + when alu_rol8 | alu_asl8 => + cc_out(CBIT) <= left(7); + when alu_lsl16 => + cc_out(CBIT) <= left(15); + when alu_com => + cc_out(CBIT) <= '1'; + when alu_neg | alu_clr => + cc_out(CBIT) <= out_alu(7) or out_alu(6) or out_alu(5) or out_alu(4) or + out_alu(3) or out_alu(2) or out_alu(1) or out_alu(0); + when alu_daa => + if ( daa_reg(7 downto 4) = "0110" ) then + cc_out(CBIT) <= '1'; + else + cc_out(CBIT) <= '0'; + end if; + when alu_sec => + cc_out(CBIT) <= '1'; + when alu_clc => + cc_out(CBIT) <= '0'; + when alu_tap => + cc_out(CBIT) <= left(CBIT); + when others => -- carry is not affected by cpx + cc_out(CBIT) <= cc(CBIT); + end case; + -- + -- Zero flag + -- + case alu_ctrl is + when alu_add8 | alu_sub8 | + alu_adc | alu_sbc | + alu_and | alu_ora | alu_eor | + alu_inc | alu_dec | + alu_neg | alu_com | alu_clr | + alu_rol8 | alu_ror8 | alu_asr8 | alu_asl8 | alu_lsr8 | + alu_ld8 | alu_st8 => + cc_out(ZBIT) <= not( out_alu(7) or out_alu(6) or out_alu(5) or out_alu(4) or + out_alu(3) or out_alu(2) or out_alu(1) or out_alu(0) ); + when alu_add16 | alu_sub16 | + alu_lsl16 | alu_lsr16 | + alu_inx | alu_dex | + alu_ld16 | alu_st16 | alu_cpx => + cc_out(ZBIT) <= not( out_alu(15) or out_alu(14) or out_alu(13) or out_alu(12) or + out_alu(11) or out_alu(10) or out_alu(9) or out_alu(8) or + out_alu(7) or out_alu(6) or out_alu(5) or out_alu(4) or + out_alu(3) or out_alu(2) or out_alu(1) or out_alu(0) ); + when alu_tap => + cc_out(ZBIT) <= left(ZBIT); + when others => + cc_out(ZBIT) <= cc(ZBIT); + end case; + + -- + -- negative flag + -- + case alu_ctrl is + when alu_add8 | alu_sub8 | + alu_adc | alu_sbc | + alu_and | alu_ora | alu_eor | + alu_rol8 | alu_ror8 | alu_asr8 | alu_asl8 | alu_lsr8 | + alu_inc | alu_dec | alu_neg | alu_com | alu_clr | + alu_ld8 | alu_st8 => + cc_out(NBIT) <= out_alu(7); + when alu_add16 | alu_sub16 | + alu_lsl16 | alu_lsr16 | + alu_ld16 | alu_st16 | alu_cpx => + cc_out(NBIT) <= out_alu(15); + when alu_tap => + cc_out(NBIT) <= left(NBIT); + when others => + cc_out(NBIT) <= cc(NBIT); + end case; + + -- + -- Interrupt mask flag + -- + case alu_ctrl is + when alu_sei => + cc_out(IBIT) <= '1'; -- set interrupt mask + when alu_cli => + cc_out(IBIT) <= '0'; -- clear interrupt mask + when alu_tap => + cc_out(IBIT) <= left(IBIT); + when others => + cc_out(IBIT) <= cc(IBIT); -- interrupt mask + end case; + + -- + -- Half Carry flag + -- + case alu_ctrl is + when alu_add8 | alu_adc => + cc_out(HBIT) <= (left(3) and right(3)) or + (right(3) and not out_alu(3)) or + (left(3) and not out_alu(3)); + when alu_tap => + cc_out(HBIT) <= left(HBIT); + when others => + cc_out(HBIT) <= cc(HBIT); + end case; + + -- + -- Overflow flag + -- + case alu_ctrl is + when alu_add8 | alu_adc => + cc_out(VBIT) <= (left(7) and right(7) and (not out_alu(7))) or + ((not left(7)) and (not right(7)) and out_alu(7)); + when alu_sub8 | alu_sbc => + cc_out(VBIT) <= (left(7) and (not right(7)) and (not out_alu(7))) or + ((not left(7)) and right(7) and out_alu(7)); + when alu_add16 => + cc_out(VBIT) <= (left(15) and right(15) and (not out_alu(15))) or + ((not left(15)) and (not right(15)) and out_alu(15)); + when alu_sub16 | alu_cpx => + cc_out(VBIT) <= (left(15) and (not right(15)) and (not out_alu(15))) or + ((not left(15)) and right(15) and out_alu(15)); + when alu_inc => + cc_out(VBIT) <= ((not left(7)) and left(6) and left(5) and left(4) and + left(3) and left(2) and left(1) and left(0)); + when alu_dec | alu_neg => + cc_out(VBIT) <= (left(7) and (not left(6)) and (not left(5)) and (not left(4)) and + (not left(3)) and (not left(2)) and (not left(1)) and (not left(0))); + when alu_asr8 => + cc_out(VBIT) <= left(0) xor left(7); + when alu_lsr8 | alu_lsr16 => + cc_out(VBIT) <= left(0); + when alu_ror8 => + cc_out(VBIT) <= left(0) xor cc(CBIT); + when alu_lsl16 => + cc_out(VBIT) <= left(15) xor left(14); + when alu_rol8 | alu_asl8 => + cc_out(VBIT) <= left(7) xor left(6); + when alu_tap => + cc_out(VBIT) <= left(VBIT); + when alu_and | alu_ora | alu_eor | alu_com | + alu_st8 | alu_st16 | alu_ld8 | alu_ld16 | + alu_clv => + cc_out(VBIT) <= '0'; + when alu_sev => + cc_out(VBIT) <= '1'; + when others => + cc_out(VBIT) <= cc(VBIT); + end case; + + case alu_ctrl is + when alu_tap => + cc_out(XBIT) <= cc(XBIT) and left(XBIT); + cc_out(SBIT) <= left(SBIT); + when others => + cc_out(XBIT) <= cc(XBIT) and left(XBIT); + cc_out(SBIT) <= cc(SBIT); + end case; + + test_alu <= out_alu; + test_cc <= cc_out; +end process; + +------------------------------------ +-- +-- Detect Edge of NMI interrupt +-- +------------------------------------ + +nmi_handler : process( clk, rst, nmi, nmi_ack ) +begin + if clk'event and clk='0' then + if hold = '1' then + nmi_req <= nmi_req; + else + if rst='1' then + nmi_req <= '0'; + else + if (nmi='1') and (nmi_ack='0') then + nmi_req <= '1'; + else + if (nmi='0') and (nmi_ack='1') then + nmi_req <= '0'; + else + nmi_req <= nmi_req; + end if; + end if; + end if; + end if; + end if; +end process; + +------------------------------------ +-- +-- Nmi mux +-- +------------------------------------ + +nmi_mux: process( clk, nmi_ctrl, nmi_ack, hold ) +begin + if clk'event and clk='0' then + if hold = '1' then + nmi_ack <= nmi_ack; + else + case nmi_ctrl is + when set_nmi => + nmi_ack <= '1'; + when reset_nmi => + nmi_ack <= '0'; + when others => +-- when latch_nmi => + nmi_ack <= nmi_ack; + end case; + end if; + end if; +end process; + +------------------------------------ +-- +-- state sequencer +-- +------------------------------------ +process( state, op_code, cc, ea, irq, nmi_req, nmi_ack, hold, halt ) + begin + case state is + when reset_state => -- released from reset + -- reset the registers + op_ctrl <= reset_op; + acca_ctrl <= reset_acca; + accb_ctrl <= reset_accb; + ix_ctrl <= reset_ix; + sp_ctrl <= reset_sp; + pc_ctrl <= reset_pc; + ea_ctrl <= reset_ea; + md_ctrl <= reset_md; + iv_ctrl <= reset_iv; + nmi_ctrl <= reset_nmi; + -- idle the ALU + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= reset_cc; + -- idle the bus + dout_ctrl <= md_lo_dout; + addr_ctrl <= idle_ad; + next_state <= vect_hi_state; + + -- + -- Jump via interrupt vector + -- iv holds interrupt type + -- fetch PC hi from vector location + -- + when vect_hi_state => + -- default the registers + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + md_ctrl <= latch_md; + ea_ctrl <= latch_ea; + iv_ctrl <= latch_iv; + -- idle the ALU + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + -- fetch pc low interrupt vector + pc_ctrl <= pull_hi_pc; + addr_ctrl <= int_hi_ad; + dout_ctrl <= pc_hi_dout; + next_state <= vect_lo_state; + -- + -- jump via interrupt vector + -- iv holds vector type + -- fetch PC lo from vector location + -- + when vect_lo_state => + -- default the registers + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + md_ctrl <= latch_md; + ea_ctrl <= latch_ea; + iv_ctrl <= latch_iv; + -- idle the ALU + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + -- fetch the vector low byte + pc_ctrl <= pull_lo_pc; + addr_ctrl <= int_lo_ad; + dout_ctrl <= pc_lo_dout; + next_state <= fetch_state; + + -- + -- Here to fetch an instruction + -- PC points to opcode + -- Should service interrupt requests at this point + -- either from the timer + -- or from the external input. + -- + when fetch_state => + case op_code(7 downto 4) is + when "0000" | + "0001" | + "0010" | -- branch conditional + "0011" | + "0100" | -- acca single op + "0101" | -- accb single op + "0110" | -- indexed single op + "0111" => -- extended single op + -- idle ALU + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + + when "1000" | -- acca immediate + "1001" | -- acca direct + "1010" | -- acca indexed + "1011" => -- acca extended + case op_code(3 downto 0) is + when "0000" => -- suba + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub8; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0001" => -- cmpa + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub8; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0010" => -- sbca + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sbc; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0011" => -- subd + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0100" => -- anda + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_and; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0101" => -- bita + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_and; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0110" => -- ldaa + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld8; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0111" => -- staa + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st8; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1000" => -- eora + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_eor; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1001" => -- adca + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_adc; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1010" => -- oraa + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ora; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1011" => -- adda + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add8; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1100" => -- cpx + left_ctrl <= ix_left; + right_ctrl <= md_right; + alu_ctrl <= alu_cpx; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1101" => -- bsr / jsr + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1110" => -- lds + left_ctrl <= sp_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld16; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= load_sp; + when "1111" => -- sts + left_ctrl <= sp_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st16; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when others => + left_ctrl <= acca_left; + right_ctrl <= md_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + end case; + when "1100" | -- accb immediate + "1101" | -- accb direct + "1110" | -- accb indexed + "1111" => -- accb extended + case op_code(3 downto 0) is + when "0000" => -- subb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub8; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0001" => -- cmpb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sub8; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0010" => -- sbcb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_sbc; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0011" => -- addd + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0100" => -- andb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_and; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0101" => -- bitb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_and; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0110" => -- ldab + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld8; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "0111" => -- stab + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st8; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1000" => -- eorb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_eor; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1001" => -- adcb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_adc; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1010" => -- orab + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ora; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1011" => -- addb + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add8; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1100" => -- ldd + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld16; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1101" => -- std + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st16; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when "1110" => -- ldx + left_ctrl <= ix_left; + right_ctrl <= md_right; + alu_ctrl <= alu_ld16; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= load_ix; + sp_ctrl <= latch_sp; + when "1111" => -- stx + left_ctrl <= ix_left; + right_ctrl <= md_right; + alu_ctrl <= alu_st16; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + when others => + left_ctrl <= accb_left; + right_ctrl <= md_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + end case; + when others => + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + end case; + md_ctrl <= latch_md; + -- fetch the op code + op_ctrl <= fetch_op; + ea_ctrl <= reset_ea; + addr_ctrl <= fetch_ad; + dout_ctrl <= md_lo_dout; + iv_ctrl <= latch_iv; + if halt = '1' then + pc_ctrl <= latch_pc; + nmi_ctrl <= latch_nmi; + next_state <= halt_state; + -- service non maskable interrupts + elsif (nmi_req = '1') and (nmi_ack = '0') then + pc_ctrl <= latch_pc; + nmi_ctrl <= set_nmi; + next_state <= int_pcl_state; + -- service maskable interrupts + else + -- + -- nmi request is not cleared until nmi input goes low + -- + if(nmi_req = '0') and (nmi_ack='1') then + nmi_ctrl <= reset_nmi; + else + nmi_ctrl <= latch_nmi; + end if; + -- + -- IRQ is level sensitive + -- + if (irq = '1') and (cc(IBIT) = '0') then + pc_ctrl <= latch_pc; + next_state <= int_pcl_state; + else + -- Advance the PC to fetch next instruction byte + pc_ctrl <= inc_pc; + next_state <= decode_state; + end if; + end if; + -- + -- Here to decode instruction + -- and fetch next byte of intruction + -- whether it be necessary or not + -- + when decode_state => + -- fetch first byte of address or immediate data + ea_ctrl <= fetch_first_ea; + addr_ctrl <= fetch_ad; + dout_ctrl <= md_lo_dout; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + iv_ctrl <= latch_iv; + case op_code(7 downto 4) is + when "0000" => + md_ctrl <= fetch_first_md; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + case op_code(3 downto 0) is + when "0001" => -- nop + left_ctrl <= accd_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + when "0100" => -- lsrd + left_ctrl <= accd_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_lsr16; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + when "0101" => -- lsld + left_ctrl <= accd_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_lsl16; + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + ix_ctrl <= latch_ix; + when "0110" => -- tap + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_tap; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + when "0111" => -- tpa + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_tpa; + cc_ctrl <= latch_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + when "1000" => -- inx + left_ctrl <= ix_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_inx; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= load_ix; + when "1001" => -- dex + left_ctrl <= ix_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_dex; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= load_ix; + when "1010" => -- clv + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_clv; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + when "1011" => -- sev + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_sev; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + when "1100" => -- clc + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_clc; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + when "1101" => -- sec + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_sec; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + when "1110" => -- cli + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_cli; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + when "1111" => -- sei + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_sei; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + when others => + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + end case; + next_state <= fetch_state; + -- acca / accb inherent instructions + when "0001" => + md_ctrl <= fetch_first_md; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + left_ctrl <= acca_left; + right_ctrl <= accb_right; + case op_code(3 downto 0) is + when "0000" => -- sba + alu_ctrl <= alu_sub8; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + when "0001" => -- cba + alu_ctrl <= alu_sub8; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + when "0110" => -- tab + alu_ctrl <= alu_st8; + cc_ctrl <= load_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= load_accb; + when "0111" => -- tba + alu_ctrl <= alu_ld8; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + when "1001" => -- daa + alu_ctrl <= alu_daa; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + when "1011" => -- aba + alu_ctrl <= alu_add8; + cc_ctrl <= load_cc; + acca_ctrl <= load_acca; + accb_ctrl <= latch_accb; + when others => + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + end case; + next_state <= fetch_state; + when "0010" => -- branch conditional + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + -- increment the pc + pc_ctrl <= inc_pc; + case op_code(3 downto 0) is + when "0000" => -- bra + next_state <= branch_state; + when "0001" => -- brn + next_state <= fetch_state; + when "0010" => -- bhi + if (cc(CBIT) or cc(ZBIT)) = '0' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "0011" => -- bls + if (cc(CBIT) or cc(ZBIT)) = '1' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "0100" => -- bcc/bhs + if cc(CBIT) = '0' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "0101" => -- bcs/blo + if cc(CBIT) = '1' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "0110" => -- bne + if cc(ZBIT) = '0' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "0111" => -- beq + if cc(ZBIT) = '1' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "1000" => -- bvc + if cc(VBIT) = '0' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "1001" => -- bvs + if cc(VBIT) = '1' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "1010" => -- bpl + if cc(NBIT) = '0' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "1011" => -- bmi + if cc(NBIT) = '1' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "1100" => -- bge + if (cc(NBIT) xor cc(VBIT)) = '0' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "1101" => -- blt + if (cc(NBIT) xor cc(VBIT)) = '1' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "1110" => -- bgt + if (cc(ZBIT) or (cc(NBIT) xor cc(VBIT))) = '0' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when "1111" => -- ble + if (cc(ZBIT) or (cc(NBIT) xor cc(VBIT))) = '1' then + next_state <= branch_state; + else + next_state <= fetch_state; + end if; + when others => + next_state <= fetch_state; + end case; + -- + -- Single byte stack operators + -- Do not advance PC + -- + when "0011" => + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + pc_ctrl <= latch_pc; + case op_code(3 downto 0) is + when "0000" => -- tsx + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + ix_ctrl <= load_ix; + sp_ctrl <= latch_sp; + next_state <= fetch_state; + when "0001" => -- ins + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= load_sp; + next_state <= fetch_state; + when "0010" => -- pula + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= load_sp; + next_state <= pula_state; + when "0011" => -- pulb + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= load_sp; + next_state <= pulb_state; + when "0100" => -- des + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= load_sp; + next_state <= fetch_state; + when "0101" => -- txs + left_ctrl <= ix_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= load_sp; + next_state <= fetch_state; + when "0110" => -- psha + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + next_state <= psha_state; + when "0111" => -- pshb + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + next_state <= pshb_state; + when "1000" => -- pulx + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= load_sp; + next_state <= pulx_hi_state; + when "1001" => -- rts + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= load_sp; + next_state <= rts_hi_state; + when "1010" => -- abx + left_ctrl <= ix_left; + right_ctrl <= accb_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + ix_ctrl <= load_ix; + sp_ctrl <= latch_sp; + next_state <= fetch_state; + when "1011" => -- rti + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= load_sp; + next_state <= rti_cc_state; + when "1100" => -- pshx + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + next_state <= pshx_lo_state; + when "1101" => -- mul + left_ctrl <= acca_left; + right_ctrl <= accb_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + next_state <= mul_state; + when "1110" => -- wai + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + next_state <= int_pcl_state; + when "1111" => -- swi + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + next_state <= int_pcl_state; + when others => + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + next_state <= fetch_state; + end case; + -- + -- Accumulator A Single operand + -- source = Acc A dest = Acc A + -- Do not advance PC + -- + when "0100" => -- acca single op + md_ctrl <= fetch_first_md; + accb_ctrl <= latch_accb; + pc_ctrl <= latch_pc; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + left_ctrl <= acca_left; + case op_code(3 downto 0) is + when "0000" => -- neg + right_ctrl <= zero_right; + alu_ctrl <= alu_neg; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + when "0011" => -- com + right_ctrl <= zero_right; + alu_ctrl <= alu_com; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + when "0100" => -- lsr + right_ctrl <= zero_right; + alu_ctrl <= alu_lsr8; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + when "0110" => -- ror + right_ctrl <= zero_right; + alu_ctrl <= alu_ror8; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + when "0111" => -- asr + right_ctrl <= zero_right; + alu_ctrl <= alu_asr8; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + when "1000" => -- asl + right_ctrl <= zero_right; + alu_ctrl <= alu_asl8; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + when "1001" => -- rol + right_ctrl <= zero_right; + alu_ctrl <= alu_rol8; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + when "1010" => -- dec + right_ctrl <= plus_one_right; + alu_ctrl <= alu_dec; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + when "1011" => -- undefined + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + acca_ctrl <= latch_acca; + cc_ctrl <= latch_cc; + when "1100" => -- inc + right_ctrl <= plus_one_right; + alu_ctrl <= alu_inc; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + when "1101" => -- tst + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + acca_ctrl <= latch_acca; + cc_ctrl <= load_cc; + when "1110" => -- jmp + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + acca_ctrl <= latch_acca; + cc_ctrl <= latch_cc; + when "1111" => -- clr + right_ctrl <= zero_right; + alu_ctrl <= alu_clr; + acca_ctrl <= load_acca; + cc_ctrl <= load_cc; + when others => + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + acca_ctrl <= latch_acca; + cc_ctrl <= latch_cc; + end case; + next_state <= fetch_state; + -- + -- single operand acc b + -- Do not advance PC + -- + when "0101" => + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + pc_ctrl <= latch_pc; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + left_ctrl <= accb_left; + case op_code(3 downto 0) is + when "0000" => -- neg + right_ctrl <= zero_right; + alu_ctrl <= alu_neg; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + when "0011" => -- com + right_ctrl <= zero_right; + alu_ctrl <= alu_com; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + when "0100" => -- lsr + right_ctrl <= zero_right; + alu_ctrl <= alu_lsr8; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + when "0110" => -- ror + right_ctrl <= zero_right; + alu_ctrl <= alu_ror8; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + when "0111" => -- asr + right_ctrl <= zero_right; + alu_ctrl <= alu_asr8; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + when "1000" => -- asl + right_ctrl <= zero_right; + alu_ctrl <= alu_asl8; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + when "1001" => -- rol + right_ctrl <= zero_right; + alu_ctrl <= alu_rol8; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + when "1010" => -- dec + right_ctrl <= plus_one_right; + alu_ctrl <= alu_dec; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + when "1011" => -- undefined + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + accb_ctrl <= latch_accb; + cc_ctrl <= latch_cc; + when "1100" => -- inc + right_ctrl <= plus_one_right; + alu_ctrl <= alu_inc; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + when "1101" => -- tst + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + accb_ctrl <= latch_accb; + cc_ctrl <= load_cc; + when "1110" => -- jmp + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + accb_ctrl <= latch_accb; + cc_ctrl <= latch_cc; + when "1111" => -- clr + right_ctrl <= zero_right; + alu_ctrl <= alu_clr; + accb_ctrl <= load_accb; + cc_ctrl <= load_cc; + when others => + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + accb_ctrl <= latch_accb; + cc_ctrl <= latch_cc; + end case; + next_state <= fetch_state; + -- + -- Single operand indexed + -- Two byte instruction so advance PC + -- EA should hold index offset + -- + when "0110" => -- indexed single op + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + -- increment the pc + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= inc_pc; + next_state <= indexed_state; + -- + -- Single operand extended addressing + -- three byte instruction so advance the PC + -- Low order EA holds high order address + -- + when "0111" => -- extended single op + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + -- increment the pc + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= inc_pc; + next_state <= extended_state; + + when "1000" => -- acca immediate + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + -- increment the pc + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= inc_pc; + case op_code(3 downto 0) is + when "0011" | -- subdd # + "1100" | -- cpx # + "1110" => -- lds # + next_state <= immediate16_state; + when "1101" => -- bsr + next_state <= bsr_state; + when others => + next_state <= fetch_state; + end case; + + when "1001" => -- acca direct + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + -- increment the pc + pc_ctrl <= inc_pc; + case op_code(3 downto 0) is + when "0111" => -- staa direct + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "1111" => -- sts direct + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write16_state; + when "1101" => -- jsr direct + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= fetch_first_md; + next_state <= jsr_state; + when others => + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= fetch_first_md; + next_state <= read8_state; + end case; + + when "1010" => -- acca indexed + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + -- increment the pc + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= inc_pc; + next_state <= indexed_state; + + when "1011" => -- acca extended + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + -- increment the pc + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= inc_pc; + next_state <= extended_state; + + when "1100" => -- accb immediate + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + -- increment the pc + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= inc_pc; + case op_code(3 downto 0) is + when "0011" | -- addd # + "1100" | -- ldd # + "1110" => -- ldx # + next_state <= immediate16_state; + when others => + next_state <= fetch_state; + end case; + + when "1101" => -- accb direct + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + -- increment the pc + pc_ctrl <= inc_pc; + case op_code(3 downto 0) is + when "0111" => -- stab direct + left_ctrl <= accb_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "1101" => -- std direct + left_ctrl <= accd_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write16_state; + when "1111" => -- stx direct + left_ctrl <= ix_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write16_state; + when others => + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= fetch_first_md; + next_state <= read8_state; + end case; + + when "1110" => -- accb indexed + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + -- increment the pc + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= inc_pc; + next_state <= indexed_state; + + when "1111" => -- accb extended + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + -- increment the pc + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= inc_pc; + next_state <= extended_state; + + when others => + md_ctrl <= fetch_first_md; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + -- idle the pc + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= latch_pc; + next_state <= fetch_state; + end case; + + when immediate16_state => + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + op_ctrl <= latch_op; + iv_ctrl <= latch_iv; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- increment pc + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= inc_pc; + -- fetch next immediate byte + md_ctrl <= fetch_next_md; + addr_ctrl <= fetch_ad; + dout_ctrl <= md_lo_dout; + next_state <= fetch_state; + -- + -- ea holds 8 bit index offet + -- calculate the effective memory address + -- using the alu + -- + when indexed_state => + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + -- calculate effective address from index reg + -- index offest is not sign extended + ea_ctrl <= add_ix_ea; + -- idle the bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + -- work out next state + case op_code(7 downto 4) is + when "0110" => -- single op indexed + md_ctrl <= latch_md; + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + case op_code(3 downto 0) is + when "1011" => -- undefined + next_state <= fetch_state; + when "1110" => -- jmp + next_state <= jmp_state; + when others => + next_state <= read8_state; + end case; + when "1010" => -- acca indexed + case op_code(3 downto 0) is + when "0111" => -- staa + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "1101" => -- jsr + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= latch_md; + next_state <= jsr_state; + when "1111" => -- sts + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write16_state; + when others => + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= latch_md; + next_state <= read8_state; + end case; + when "1110" => -- accb indexed + case op_code(3 downto 0) is + when "0111" => -- stab direct + left_ctrl <= accb_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "1101" => -- std direct + left_ctrl <= accd_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write16_state; + when "1111" => -- stx direct + left_ctrl <= ix_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write16_state; + when others => + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= latch_md; + next_state <= read8_state; + end case; + when others => + md_ctrl <= latch_md; + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + next_state <= fetch_state; + end case; + -- + -- ea holds the low byte of the absolute address + -- Move ea low byte into ea high byte + -- load new ea low byte to for absolute 16 bit address + -- advance the program counter + -- + when extended_state => -- fetch ea low byte + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + -- increment pc + pc_ctrl <= inc_pc; + -- fetch next effective address bytes + ea_ctrl <= fetch_next_ea; + addr_ctrl <= fetch_ad; + dout_ctrl <= md_lo_dout; + -- work out the next state + case op_code(7 downto 4) is + when "0111" => -- single op extended + md_ctrl <= latch_md; + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + case op_code(3 downto 0) is + when "1011" => -- undefined + next_state <= fetch_state; + when "1110" => -- jmp + next_state <= jmp_state; + when others => + next_state <= read8_state; + end case; + when "1011" => -- acca extended + case op_code(3 downto 0) is + when "0111" => -- staa + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "1101" => -- jsr + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= latch_md; + next_state <= jsr_state; + when "1111" => -- sts + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write16_state; + when others => + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= latch_md; + next_state <= read8_state; + end case; + when "1111" => -- accb extended + case op_code(3 downto 0) is + when "0111" => -- stab + left_ctrl <= accb_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "1101" => -- std + left_ctrl <= accd_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write16_state; + when "1111" => -- stx + left_ctrl <= ix_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + next_state <= write16_state; + when others => + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= latch_md; + next_state <= read8_state; + end case; + when others => + md_ctrl <= latch_md; + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + next_state <= fetch_state; + end case; + -- + -- here if ea holds low byte (direct page) + -- can enter here from extended addressing + -- read memory location + -- note that reads may be 8 or 16 bits + -- + when read8_state => -- read data + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + -- + addr_ctrl <= read_ad; + dout_ctrl <= md_lo_dout; + case op_code(7 downto 4) is + when "0110" | "0111" => -- single operand + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= fetch_first_md; + ea_ctrl <= latch_ea; + next_state <= execute_state; + + when "1001" | "1010" | "1011" => -- acca + case op_code(3 downto 0) is + when "0011" | -- subd + "1110" | -- lds + "1100" => -- cpx + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= fetch_first_md; + -- increment the effective address in case of 16 bit load + ea_ctrl <= inc_ea; + next_state <= read16_state; +-- when "0111" => -- staa +-- left_ctrl <= acca_left; +-- right_ctrl <= zero_right; +-- alu_ctrl <= alu_st8; +-- cc_ctrl <= latch_cc; +-- md_ctrl <= load_md; +-- ea_ctrl <= latch_ea; +-- next_state <= write8_state; +-- when "1101" => -- jsr +-- left_ctrl <= acca_left; +-- right_ctrl <= zero_right; +-- alu_ctrl <= alu_nop; +-- cc_ctrl <= latch_cc; +-- md_ctrl <= latch_md; +-- ea_ctrl <= latch_ea; +-- next_state <= jsr_state; +-- when "1111" => -- sts +-- left_ctrl <= sp_left; +-- right_ctrl <= zero_right; +-- alu_ctrl <= alu_st16; +-- cc_ctrl <= latch_cc; +-- md_ctrl <= load_md; +-- ea_ctrl <= latch_ea; +-- next_state <= write16_state; + when others => + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= fetch_first_md; + ea_ctrl <= latch_ea; + next_state <= fetch_state; + end case; + + when "1101" | "1110" | "1111" => -- accb + case op_code(3 downto 0) is + when "0011" | -- addd + "1100" | -- ldd + "1110" => -- ldx + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= fetch_first_md; + -- increment the effective address in case of 16 bit load + ea_ctrl <= inc_ea; + next_state <= read16_state; +-- when "0111" => -- stab +-- left_ctrl <= accb_left; +-- right_ctrl <= zero_right; +-- alu_ctrl <= alu_st8; +-- cc_ctrl <= latch_cc; +-- md_ctrl <= load_md; +-- ea_ctrl <= latch_ea; +-- next_state <= write8_state; +-- when "1101" => -- std +-- left_ctrl <= accd_left; +-- right_ctrl <= zero_right; +-- alu_ctrl <= alu_st16; +-- cc_ctrl <= latch_cc; +-- md_ctrl <= load_md; +-- ea_ctrl <= latch_ea; +-- next_state <= write16_state; +-- when "1111" => -- stx +-- left_ctrl <= ix_left; +-- right_ctrl <= zero_right; +-- alu_ctrl <= alu_st16; +-- cc_ctrl <= latch_cc; +-- md_ctrl <= load_md; +-- ea_ctrl <= latch_ea; +-- next_state <= write16_state; + when others => + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= fetch_first_md; + ea_ctrl <= latch_ea; + next_state <= execute_state; + end case; + when others => + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= fetch_first_md; + ea_ctrl <= latch_ea; + next_state <= fetch_state; + end case; + + when read16_state => -- read second data byte from ea + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + -- idle the effective address + ea_ctrl <= latch_ea; + -- read the low byte of the 16 bit data + md_ctrl <= fetch_next_md; + addr_ctrl <= read_ad; + dout_ctrl <= md_lo_dout; + next_state <= fetch_state; + -- + -- 16 bit Write state + -- write high byte of ALU output. + -- EA hold address of memory to write to + -- Advance the effective address in ALU + -- + when write16_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + -- increment the effective address + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + ea_ctrl <= inc_ea; + -- write the ALU hi byte to ea + addr_ctrl <= write_ad; + dout_ctrl <= md_hi_dout; + next_state <= write8_state; + -- + -- 8 bit write + -- Write low 8 bits of ALU output + -- + when write8_state => + -- default registers + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- idle the ALU + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + -- write ALU low byte output + addr_ctrl <= write_ad; + dout_ctrl <= md_lo_dout; + next_state <= fetch_state; + + when jmp_state => + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- load PC with effective address + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= load_ea_pc; + -- idle the bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= fetch_state; + + when jsr_state => -- JSR + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write pc low + addr_ctrl <= push_ad; + dout_ctrl <= pc_lo_dout; + next_state <= jsr1_state; + + when jsr1_state => -- JSR + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write pc hi + addr_ctrl <= push_ad; + dout_ctrl <= pc_hi_dout; + next_state <= jmp_state; + + when branch_state => -- Bcc + -- default registers + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- calculate signed branch + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + pc_ctrl <= add_ea_pc; + -- idle the bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= fetch_state; + + when bsr_state => -- BSR + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write pc low + addr_ctrl <= push_ad; + dout_ctrl <= pc_lo_dout; + next_state <= bsr1_state; + + when bsr1_state => -- BSR + -- default registers + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write pc hi + addr_ctrl <= push_ad; + dout_ctrl <= pc_hi_dout; + next_state <= branch_state; + + when rts_hi_state => -- RTS + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- increment the sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- read pc hi + pc_ctrl <= pull_hi_pc; + addr_ctrl <= pull_ad; + dout_ctrl <= pc_hi_dout; + next_state <= rts_lo_state; + + when rts_lo_state => -- RTS1 + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- idle the ALU + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + -- read pc low + pc_ctrl <= pull_lo_pc; + addr_ctrl <= pull_ad; + dout_ctrl <= pc_lo_dout; + next_state <= fetch_state; + + when mul_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- move acca to md + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_st16; + cc_ctrl <= latch_cc; + md_ctrl <= load_md; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= mulea_state; + + when mulea_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + md_ctrl <= latch_md; + -- idle ALU + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + -- move accb to ea + ea_ctrl <= load_accb_ea; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= muld_state; + + when muld_state => + -- default + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + md_ctrl <= latch_md; + -- clear accd + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_ld8; + cc_ctrl <= latch_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= mul0_state; + + when mul0_state => + -- default + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- if bit 0 of ea set, add accd to md + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + if ea(0) = '1' then + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + else + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + end if; + md_ctrl <= shiftl_md; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= mul1_state; + + when mul1_state => + -- default + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- if bit 1 of ea set, add accd to md + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + if ea(1) = '1' then + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + else + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + end if; + md_ctrl <= shiftl_md; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= mul2_state; + + when mul2_state => + -- default + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- if bit 2 of ea set, add accd to md + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + if ea(2) = '1' then + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + else + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + end if; + md_ctrl <= shiftl_md; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= mul3_state; + + when mul3_state => + -- default + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- if bit 3 of ea set, add accd to md + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + if ea(3) = '1' then + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + else + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + end if; + md_ctrl <= shiftl_md; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= mul4_state; + + when mul4_state => + -- default + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- if bit 4 of ea set, add accd to md + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + if ea(4) = '1' then + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + else + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + end if; + md_ctrl <= shiftl_md; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= mul5_state; + + when mul5_state => + -- default + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- if bit 5 of ea set, add accd to md + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + if ea(5) = '1' then + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + else + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + end if; + md_ctrl <= shiftl_md; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= mul6_state; + + when mul6_state => + -- default + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- if bit 6 of ea set, add accd to md + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + if ea(6) = '1' then + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + else + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + end if; + md_ctrl <= shiftl_md; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= mul7_state; + + when mul7_state => + -- default + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- if bit 7 of ea set, add accd to md + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_add16; + if ea(7) = '1' then + cc_ctrl <= load_cc; + acca_ctrl <= load_hi_acca; + accb_ctrl <= load_accb; + else + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + end if; + md_ctrl <= shiftl_md; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= fetch_state; + + when execute_state => -- execute single operand instruction + -- default + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + case op_code(7 downto 4) is + when "0110" | -- indexed single op + "0111" => -- extended single op + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + iv_ctrl <= latch_iv; + ea_ctrl <= latch_ea; + -- idle the bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + left_ctrl <= md_left; + case op_code(3 downto 0) is + when "0000" => -- neg + right_ctrl <= zero_right; + alu_ctrl <= alu_neg; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "0011" => -- com + right_ctrl <= zero_right; + alu_ctrl <= alu_com; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "0100" => -- lsr + right_ctrl <= zero_right; + alu_ctrl <= alu_lsr8; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "0110" => -- ror + right_ctrl <= zero_right; + alu_ctrl <= alu_ror8; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "0111" => -- asr + right_ctrl <= zero_right; + alu_ctrl <= alu_asr8; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "1000" => -- asl + right_ctrl <= zero_right; + alu_ctrl <= alu_asl8; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "1001" => -- rol + right_ctrl <= zero_right; + alu_ctrl <= alu_rol8; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "1010" => -- dec + right_ctrl <= plus_one_right; + alu_ctrl <= alu_dec; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "1011" => -- undefined + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= latch_md; + next_state <= fetch_state; + when "1100" => -- inc + right_ctrl <= plus_one_right; + alu_ctrl <= alu_inc; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when "1101" => -- tst + right_ctrl <= zero_right; + alu_ctrl <= alu_st8; + cc_ctrl <= load_cc; + md_ctrl <= latch_md; + next_state <= fetch_state; + when "1110" => -- jmp + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= latch_md; + next_state <= fetch_state; + when "1111" => -- clr + right_ctrl <= zero_right; + alu_ctrl <= alu_clr; + cc_ctrl <= load_cc; + md_ctrl <= load_md; + next_state <= write8_state; + when others => + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + md_ctrl <= latch_md; + next_state <= fetch_state; + end case; + + when others => + left_ctrl <= accd_left; + right_ctrl <= md_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + ea_ctrl <= latch_ea; + -- idle the bus + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= fetch_state; + end case; + + when psha_state => + -- default registers + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write acca + addr_ctrl <= push_ad; + dout_ctrl <= acca_dout; + next_state <= fetch_state; + + when pula_state => + -- default registers + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- idle sp + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + sp_ctrl <= latch_sp; + -- read acca + acca_ctrl <= pull_acca; + addr_ctrl <= pull_ad; + dout_ctrl <= acca_dout; + next_state <= fetch_state; + + when pshb_state => + -- default registers + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write accb + addr_ctrl <= push_ad; + dout_ctrl <= accb_dout; + next_state <= fetch_state; + + when pulb_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- idle sp + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + sp_ctrl <= latch_sp; + -- read accb + accb_ctrl <= pull_accb; + addr_ctrl <= pull_ad; + dout_ctrl <= accb_dout; + next_state <= fetch_state; + + when pshx_lo_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write ix low + addr_ctrl <= push_ad; + dout_ctrl <= ix_lo_dout; + next_state <= pshx_hi_state; + + when pshx_hi_state => + -- default registers + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write ix hi + addr_ctrl <= push_ad; + dout_ctrl <= ix_hi_dout; + next_state <= fetch_state; + + when pulx_hi_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- pull ix hi + ix_ctrl <= pull_hi_ix; + addr_ctrl <= pull_ad; + dout_ctrl <= ix_hi_dout; + next_state <= pulx_lo_state; + + when pulx_lo_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- idle sp + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + sp_ctrl <= latch_sp; + -- read ix low + ix_ctrl <= pull_lo_ix; + addr_ctrl <= pull_ad; + dout_ctrl <= ix_lo_dout; + next_state <= fetch_state; + + -- + -- return from interrupt + -- enter here from bogus interrupts + -- + when rti_state => + -- default registers + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- idle address bus + cc_ctrl <= latch_cc; + addr_ctrl <= idle_ad; + dout_ctrl <= cc_dout; + next_state <= rti_cc_state; + + when rti_cc_state => + -- default registers + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + sp_ctrl <= load_sp; + -- read cc + cc_ctrl <= pull_cc; + addr_ctrl <= pull_ad; + dout_ctrl <= cc_dout; + next_state <= rti_accb_state; + + when rti_accb_state => + -- default registers + acca_ctrl <= latch_acca; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- read accb + accb_ctrl <= pull_accb; + addr_ctrl <= pull_ad; + dout_ctrl <= accb_dout; + next_state <= rti_acca_state; + + when rti_acca_state => + -- default registers + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- read acca + acca_ctrl <= pull_acca; + addr_ctrl <= pull_ad; + dout_ctrl <= acca_dout; + next_state <= rti_ixh_state; + + when rti_ixh_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- read ix hi + ix_ctrl <= pull_hi_ix; + addr_ctrl <= pull_ad; + dout_ctrl <= ix_hi_dout; + next_state <= rti_ixl_state; + + when rti_ixl_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- read ix low + ix_ctrl <= pull_lo_ix; + addr_ctrl <= pull_ad; + dout_ctrl <= ix_lo_dout; + next_state <= rti_pch_state; + + when rti_pch_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- increment sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_add16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- pull pc hi + pc_ctrl <= pull_hi_pc; + addr_ctrl <= pull_ad; + dout_ctrl <= pc_hi_dout; + next_state <= rti_pcl_state; + + when rti_pcl_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- idle sp + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + sp_ctrl <= latch_sp; + -- pull pc low + pc_ctrl <= pull_lo_pc; + addr_ctrl <= pull_ad; + dout_ctrl <= pc_lo_dout; + next_state <= fetch_state; + + -- + -- here on interrupt + -- iv register hold interrupt type + -- + when int_pcl_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write pc low + addr_ctrl <= push_ad; + dout_ctrl <= pc_lo_dout; + next_state <= int_pch_state; + + when int_pch_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write pc hi + addr_ctrl <= push_ad; + dout_ctrl <= pc_hi_dout; + next_state <= int_ixl_state; + + when int_ixl_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write ix low + addr_ctrl <= push_ad; + dout_ctrl <= ix_lo_dout; + next_state <= int_ixh_state; + + when int_ixh_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write ix hi + addr_ctrl <= push_ad; + dout_ctrl <= ix_hi_dout; + next_state <= int_acca_state; + + when int_acca_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write acca + addr_ctrl <= push_ad; + dout_ctrl <= acca_dout; + next_state <= int_accb_state; + + + when int_accb_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write accb + addr_ctrl <= push_ad; + dout_ctrl <= accb_dout; + next_state <= int_cc_state; + + when int_cc_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- decrement sp + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_sub16; + cc_ctrl <= latch_cc; + sp_ctrl <= load_sp; + -- write cc + addr_ctrl <= push_ad; + dout_ctrl <= cc_dout; + nmi_ctrl <= latch_nmi; + -- + -- nmi is edge triggered + -- nmi_req is cleared when nmi goes low. + -- + if nmi_req = '1' then + iv_ctrl <= nmi_iv; + next_state <= vect_hi_state; + else + -- + -- IRQ is level sensitive + -- + if (irq = '1') and (cc(IBIT) = '0') then + iv_ctrl <= irq_iv; + next_state <= int_mask_state; + else + case op_code is + when "00111110" => -- WAI (wait for interrupt) + iv_ctrl <= latch_iv; + next_state <= int_wai_state; + when "00111111" => -- SWI (Software interrupt) + iv_ctrl <= swi_iv; + next_state <= vect_hi_state; + when others => -- bogus interrupt (return) + iv_ctrl <= latch_iv; + next_state <= rti_state; + end case; + end if; + end if; + + when int_wai_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + op_ctrl <= latch_op; + ea_ctrl <= latch_ea; + -- enable interrupts + left_ctrl <= sp_left; + right_ctrl <= plus_one_right; + alu_ctrl <= alu_cli; + cc_ctrl <= load_cc; + sp_ctrl <= latch_sp; + -- idle bus + addr_ctrl <= idle_ad; + dout_ctrl <= cc_dout; + if (nmi_req = '1') and (nmi_ack='0') then + iv_ctrl <= nmi_iv; + nmi_ctrl <= set_nmi; + next_state <= vect_hi_state; + else + -- + -- nmi request is not cleared until nmi input goes low + -- + if (nmi_req = '0') and (nmi_ack='1') then + nmi_ctrl <= reset_nmi; + else + nmi_ctrl <= latch_nmi; + end if; + -- + -- IRQ is level sensitive + -- + if (irq = '1') and (cc(IBIT) = '0') then + iv_ctrl <= irq_iv; + next_state <= int_mask_state; + else + iv_ctrl <= latch_iv; + next_state <= int_wai_state; + end if; + end if; + + when int_mask_state => + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- Mask IRQ + left_ctrl <= sp_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_sei; + cc_ctrl <= load_cc; + sp_ctrl <= latch_sp; + -- idle bus cycle + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= vect_hi_state; + + when halt_state => -- halt CPU. + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- do nothing in ALU + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + -- idle bus cycle + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + if halt = '1' then + next_state <= halt_state; + else + next_state <= fetch_state; + end if; + + when others => -- error state halt on undefine states + -- default + acca_ctrl <= latch_acca; + accb_ctrl <= latch_accb; + ix_ctrl <= latch_ix; + sp_ctrl <= latch_sp; + pc_ctrl <= latch_pc; + md_ctrl <= latch_md; + iv_ctrl <= latch_iv; + op_ctrl <= latch_op; + nmi_ctrl <= latch_nmi; + ea_ctrl <= latch_ea; + -- do nothing in ALU + left_ctrl <= acca_left; + right_ctrl <= zero_right; + alu_ctrl <= alu_nop; + cc_ctrl <= latch_cc; + -- idle bus cycle + addr_ctrl <= idle_ad; + dout_ctrl <= md_lo_dout; + next_state <= error_state; + end case; +end process; + +-------------------------------- +-- +-- state machine +-- +-------------------------------- + +change_state: process( clk, rst, state, hold ) +begin + if clk'event and clk = '0' then + if rst = '1' then + state <= reset_state; + elsif hold = '1' then + state <= state; + else + state <= next_state; + end if; + end if; +end process; + -- output + +end CPU_ARCH; + diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/dac.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/dac.vhd new file mode 100644 index 00000000..47b2185e --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/dac.vhd @@ -0,0 +1,48 @@ +------------------------------------------------------------------------------- +-- +-- Delta-Sigma DAC +-- +-- Refer to Xilinx Application Note XAPP154. +-- +-- This DAC requires an external RC low-pass filter: +-- +-- dac_o 0---XXXXX---+---0 analog audio +-- 3k3 | +-- === 4n7 +-- | +-- GND +-- +------------------------------------------------------------------------------- + +library ieee; + use ieee.std_logic_1164.all; + use ieee.numeric_std.all; + +entity dac is + generic ( + C_bits : integer := 10 + ); + port ( + clk_i : in std_logic; + res_n_i : in std_logic; + dac_i : in std_logic_vector(C_bits-1 downto 0); + dac_o : out std_logic + ); +end dac; + +architecture rtl of dac is + signal sig_in: unsigned(C_bits downto 0); +begin + seq: process(clk_i, res_n_i) + begin + if res_n_i = '0' then + sig_in <= to_unsigned(2**C_bits, sig_in'length); + dac_o <= '0'; + elsif rising_edge(clk_i) then + -- not dac_i(C_bits-1) effectively adds 0x8..0 to dac_i + --sig_in <= sig_in + unsigned(sig_in(C_bits) & (not dac_i(C_bits-1)) & dac_i(C_bits-2 downto 0)); + sig_in <= sig_in + unsigned(sig_in(C_bits) & dac_i); + dac_o <= sig_in(C_bits); + end if; + end process seq; +end rtl; diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/data_io.v b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/data_io.v new file mode 100644 index 00000000..4ca9518c --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/data_io.v @@ -0,0 +1,115 @@ +// +// data_io.v +// +// data_io for the MiST board +// http://code.google.com/p/mist-board/ +// +// Copyright (c) 2014 Till Harbaum +// +// This source file is free software: you can redistribute it and/or modify +// it under the terms of the GNU General Public License as published +// by the Free Software Foundation, either version 3 of the License, or +// (at your option) any later version. +// +// This source file is distributed in the hope that it will be useful, +// but WITHOUT ANY WARRANTY; without even the implied warranty of +// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +// GNU General Public License for more details. +// +// You should have received a copy of the GNU General Public License +// along with this program. If not, see . +// +/////////////////////////////////////////////////////////////////////// + +module data_io +( + input clk_sys, + input SPI_SCK, + input SPI_SS2, + input SPI_DI, + + // ARM -> FPGA download + output reg ioctl_download = 0, // signal indicating an active download + output reg [7:0] ioctl_index, // menu index used to upload the file + output ioctl_wr, + output reg [24:0] ioctl_addr, + output reg [7:0] ioctl_dout +); + +/////////////////////////////// DOWNLOADING /////////////////////////////// + +reg [7:0] data_w; +reg [24:0] addr_w; +reg rclk = 0; + +localparam UIO_FILE_TX = 8'h53; +localparam UIO_FILE_TX_DAT = 8'h54; +localparam UIO_FILE_INDEX = 8'h55; + +// data_io has its own SPI interface to the io controller +always@(posedge SPI_SCK, posedge SPI_SS2) begin + reg [6:0] sbuf; + reg [7:0] cmd; + reg [4:0] cnt; + reg [24:0] addr; + + if(SPI_SS2) cnt <= 0; + else begin + rclk <= 0; + + // don't shift in last bit. It is evaluated directly + // when writing to ram + if(cnt != 15) sbuf <= { sbuf[5:0], SPI_DI}; + + // increase target address after write + if(rclk) addr <= addr + 1'd1; + + // count 0-7 8-15 8-15 ... + if(cnt < 15) cnt <= cnt + 1'd1; + else cnt <= 8; + + // finished command byte + if(cnt == 7) cmd <= {sbuf, SPI_DI}; + + // prepare/end transmission + if((cmd == UIO_FILE_TX) && (cnt == 15)) begin + // prepare + if(SPI_DI) begin + addr <= 0; + ioctl_download <= 1; + end else begin + addr_w <= addr; + ioctl_download <= 0; + end + end + + // command 0x54: UIO_FILE_TX + if((cmd == UIO_FILE_TX_DAT) && (cnt == 15)) begin + addr_w <= addr; + data_w <= {sbuf, SPI_DI}; + rclk <= 1; + end + + // expose file (menu) index + if((cmd == UIO_FILE_INDEX) && (cnt == 15)) ioctl_index <= {sbuf, SPI_DI}; + end +end + +assign ioctl_wr = |ioctl_wrd; +reg [1:0] ioctl_wrd; + +always@(negedge clk_sys) begin + reg rclkD, rclkD2; + + rclkD <= rclk; + rclkD2 <= rclkD; + ioctl_wrd<= {ioctl_wrd[0],1'b0}; + + if(rclkD & ~rclkD2) begin + ioctl_dout <= data_w; + ioctl_addr <= addr_w; + ioctl_wrd <= 2'b11; + end +end + +endmodule diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender.vhd new file mode 100644 index 00000000..847e141a --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender.vhd @@ -0,0 +1,797 @@ +--------------------------------------------------------------------------------- +-- Defender by Dar (darfpga@aol.fr) +-- http://darfpga.blogspot.fr +--------------------------------------------------------------------------------- +-- gen_ram.vhd & io_ps2_keyboard +-------------------------------- +-- Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +-- http://www.syntiac.com/fpga64.html +--------------------------------------------------------------------------------- +-- cpu09l - Version : 0128 +-- Synthesizable 6809 instruction compatible VHDL CPU core +-- Copyright (C) 2003 - 2010 John Kent +--------------------------------------------------------------------------------- +-- cpu68 - Version 9th Jan 2004 0.8 +-- 6800/01 compatible CPU core +-- GNU public license - December 2002 : John E. Kent +--------------------------------------------------------------------------------- +-- Educational use only +-- Do not redistribute synthetized file with roms +-- Do not redistribute roms whatever the form +-- Use at your own risk +--------------------------------------------------------------------------------- +-- Version 0.0 -- 15/10/2017 -- +-- initial version +--------------------------------------------------------------------------------- +-- Features : +-- TV 15KHz mode only (atm) +-- Cocktail mode : OK +-- +-- Use with MAME roms from defender.zip +-- +-- Use make_defender_proms.bat to build vhd file and bin from binaries +-- +-- Defender Hardware caracteristics : +-- +-- 1x6809 CPU accessing program rom and shared ram/devices +-- 3x16Ko video and working ram +-- 26Ko program roms +-- 1 pia for player I/O +-- 1 pia service switches, irq and sound selection to sound board +-- +-- 384 pixels x 260 line video scan, 16 colors per pixel +-- Ram palette 16 colors among 256 colors (3 red bits,3 green bits, 2 blue bits) +-- +-- 2 decoder proms for video scan and cocktail/upright flip +-- +-- No sprites, no char tiles +-- +-- 128x4 cmos ram (see defender_cmos_ram.vhd for initial values) +-- No save when power off (see also defender_cmos_ram.vhd) +-- +-- 1x6808/02 +-- 128x8 working ram +-- 4k program rom +-- 1 pia for sound selection cmd input and audio samples output + +--------------------------------------------------------------------------------- + +--------------------------------------------------------------------------------- +-- defender cmos data (see also defender_cmos_ram.vhd) +-- (ram is 128x4 => only 4 bits/address, that is only 1 hex digit/address) +-- +-- @ values - (fonction) meaning + +-- 0 0 - ? +-- 1 0005 - (01) coins left +-- 5 0000 - (02) coins center +-- 9 0000 - (03) coins right +-- 13 0005 - (04) total paid +-- 17 0000 - (05) ships won +---21 0000 - (06) total time +-- 25 0003 - (07) total ships + +-- -- 8 entries of 6 digits highscore + 3 ascii letters + +-- 29 021270 44 52 4A +-- 41 018315 53 41 4D +-- 53 015920 4C 45 44 +-- 65 014285 50 47 44 +-- 77 012520 43 52 42 +-- 89 011035 4D 52 53 +-- 101 008265 53 53 52 +-- 113 006010 54 4D 48 + +-- 125 00 - credits +-- 127 5 - ? + +-- -- protected data writeable only with coin door opened + +-- 128 A - ? +-- 129 0100 - (08) bonus ship level +-- 133 03 - (09) nb ships +-- 135 03 - (10) coinage select +-- 137 01 - (11) left coin mult +-- 139 04 - (12) center coin mult +-- 141 01 - (13) right coin mult +-- 143 01 - (14) coins for credit +-- 145 00 - (15) coins for bonus +-- 147 00 - (16) minimum coins +-- 149 00 - (17) free play +-- 151 05 - (18) game adjust 1 Stating difficulty 0=lib; 1=mod; 2=cons +-- 153 15 - (19) game adjust 2 Progessive wave diff. limit > 4-25 +-- 155 01 - (20) game adjust 3 Background sound 0=off; 1=on +-- 157 05 - (21) game adjust 4 Planet restore wave number +-- 159 00 - (22) game adjust 5 +-- 161 00 - (23) game adjust 6 +-- 163 00 - (24) game adjust 7 +-- 165 00 - (25) game adjust 8 +-- 167 00 - (26) game adjust 9 +-- 169 00 - (27) game adjust 10 + +-- 171 00000 - ? +-- 176 0000000000000000 - ? +-- 192 0000000000000000 - ? +-- 208 0000000000000000 - ? +-- 224 0000000000000000 - ? +-- 240 0000000000000000 - ? + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; +use ieee.numeric_std.all; + +entity defender is +port( + clk_sys : in std_logic; + clock_6 : in std_logic; + clk_1p79 : in std_logic; + clk_0p89 : in std_logic; + reset : in std_logic; + + dbg_cpu_addr : out std_logic_vector(15 downto 0); +-- tv15Khz_mode : in std_logic; + video_r : out std_logic_vector(2 downto 0); + video_g : out std_logic_vector(2 downto 0); + video_b : out std_logic_vector(1 downto 0); +-- video_clk : out std_logic; + video_csync : out std_logic; + video_blankn : out std_logic; + video_hs : out std_logic; + video_vs : out std_logic; + + audio_out : out std_logic_vector(7 downto 0); + + roms_addr : out std_logic_vector(14 downto 0); + roms_do : in std_logic_vector( 7 downto 0); + + + + btn_auto_up : in std_logic; + btn_advance : in std_logic; + btn_service : in std_logic; + + btn_left_coin : in std_logic; + btn_one_player : in std_logic; + btn_two_players: in std_logic; + + btn_ffire : in std_logic; + btn_bfire : in std_logic; + btn_mayday : in std_logic; + + btn_right : in std_logic; + btn_down : in std_logic; + btn_up : in std_logic; + + sw_coktail_table : in std_logic; + + cmd_select_players_btn : out std_logic + +); +end defender; + +architecture struct of defender is + + signal reset_n: std_logic; + signal clock_div : std_logic_vector(1 downto 0); + + signal clock_6n : std_logic; + + signal cpu_clock : std_logic; + signal cpu_a : std_logic_vector(15 downto 0); + signal cpu_addr : std_logic_vector(15 downto 0); + signal cpu_di : std_logic_vector( 7 downto 0); + signal cpu_do : std_logic_vector( 7 downto 0); + signal cpu_rw : std_logic; + signal cpu_irq : std_logic; + + signal wram_addr : std_logic_vector(13 downto 0); + signal wram_we : std_logic; + signal wram0_do : std_logic_vector( 7 downto 0); + signal wram0_we : std_logic; + signal wram1_do : std_logic_vector( 7 downto 0); + signal wram1_we : std_logic; + signal wram2_do : std_logic_vector( 7 downto 0); + signal wram2_we : std_logic; + + --signal roms_addr : std_logic_vector(14 downto 0); + --signal roms_do : std_logic_vector( 7 downto 0); + + signal roms_io_do : std_logic_vector( 7 downto 0); + + signal io_we : std_logic; + signal io_CS : std_logic; + + signal rom_page : std_logic_vector( 2 downto 0); + signal rom_page_we : std_logic; + + signal screen_ctrl : std_logic; + signal screen_ctrl_we : std_logic; + + signal cmos_do : std_logic_vector(3 downto 0); + signal cmos_we : std_logic; + + signal palette_addr : std_logic_vector(3 downto 0); + signal palette_we : std_logic; + signal palette_di : std_logic_vector( 7 downto 0); + signal palette_do : std_logic_vector( 7 downto 0); + + signal pias_clock : std_logic; + +-- pia io port a +-- bit 0 Fire +-- bit 1 Thrust +-- bit 2 Smart Bomb +-- bit 3 HyperSpace +-- bit 4 2 Players +-- bit 5 1 Player +-- bit 6 Reverse +-- bit 7 Down + +-- pia io port b +-- bit 0 Up +-- bit 7 1 for coktail table, 0 for upright cabinet +-- other <= GND + +-- pia io ca/cb +-- ca1, ca2, cb1 <= GND +-- cb2 ouput + w2_jumper => select player 1/2 buttons for COCktail table + + signal pia_io_CS : std_logic; + signal pia_io_rw_n : std_logic; + signal pia_io_do : std_logic_vector( 7 downto 0); + signal pia_io_pa_i : std_logic_vector( 7 downto 0); + signal pia_io_pb_i : std_logic_vector( 7 downto 0); + signal pia_io_cb2_o : std_logic; + + -- pia rom board port a + -- bit 0 Auto Up / manual Down + -- bit 1 Advance + -- bit 2 Right Coin (nc) + -- bit 3 High Score Reset + -- bit 4 Left Coin + -- bit 5 Center Coin (nc) + -- bit 6 led 2 (output) + -- bit 7 led 1 (output) + + -- pia rom board port b + -- bit 0-5 to sound board (output) + -- bit 6 led 4 (output) + -- bit 7 led 3 (output) + + -- pia rom board ca/cb + -- ca1 count 240 + -- ca2 coin door pin 7 (nc) + -- cb1 4ms + -- cb2 sound board pin 8 (H5-nc) + + signal pia_ROM_CS : std_logic; + signal pia_rom_rw_n : std_logic; + signal pia_rom_do : std_logic_vector( 7 downto 0); + signal pia_rom_irqa : std_logic; + signal pia_rom_irqb : std_logic; + signal pia_rom_pa_i : std_logic_vector( 7 downto 0); + signal pia_rom_pa_o : std_logic_vector( 7 downto 0); + signal pia_rom_pb_o : std_logic_vector( 7 downto 0); + + signal vcnt_240 : std_logic; + signal cnt_4ms : std_logic; + + signal cpu_to_video_addr : std_logic_vector(8 downto 0); + signal cpu_to_video_do : std_logic_vector(7 downto 0); + + signal video_scan_addr : std_logic_vector(8 downto 0); + signal video_scan_do : std_logic_vector(7 downto 0); + + signal pixel_cnt : std_logic_vector(2 downto 0); + signal hcnt : std_logic_vector(5 downto 0); + signal vcnt : std_logic_vector(8 downto 0); + + signal pixels : std_logic_vector(23 downto 0); + + signal hsync0,hsync1,hsync2,csync,hblank,vblank : std_logic; + + signal select_sound : std_logic_vector(5 downto 0); + +begin + +clock_6n <= not clock_6; +reset_n <= not reset; + +-- for debug +dbg_cpu_addr <= cpu_addr; + + +-- make pixels counters and cpu clock +-- in original hardware cpu clock = 1us = 6pixels +-- here one make 2 cpu clock within 1us +process (reset, clock_6n) +begin + if reset='1' then + pixel_cnt <= "000"; + cpu_clock <= '0'; + else + if rising_edge(clock_6n) then + + if pixel_cnt = "101" then + pixel_cnt <= "000"; + cpu_clock <= '0'; + else + pixel_cnt <= pixel_cnt + '1'; + end if; + + if pixel_cnt = "010" then + cpu_clock <= '1'; + end if; + + if pixel_cnt = "011" then -- speed up processor (two clocks / 1us) + cpu_clock <= '0'; + end if; + + if pixel_cnt = "100" then + cpu_clock <= '1'; + end if; + + + end if; + end if; +end process; + +-- make hcnt and vcnt video scanner from pixel clocks and counts +-- +-- pixels |0|1|2|3|4|5|0|1|2|3|4|5| +-- hcnt | N | N+1 | +-- +-- hcnt [0..63] => 64 x 6 = 384 pixels, 1 pixel is 1us => 1 line is 64us (15.625KHz) +-- vcnt [252..255,256..511] => 260 lines, 1 frame is 260 x 64us = 16.640ms (60.1Hz) +-- +process (reset, clock_6n) +begin + if reset='1' then + hcnt <= "000000"; + vcnt <= '0'&X"FC"; + else + if rising_edge(clock_6n) then + + if pixel_cnt = "101" then + hcnt <= hcnt + '1'; + if hcnt = "111111" then + if vcnt = '1'&X"FF" then + vcnt <= '0'&X"FC"; + else + vcnt <= vcnt + '1'; + end if; + end if; + end if; + + end if; + end if; +end process; + +-- rom address multiplexer +-- should reflect content of defender_prog.bin +-- +-- 4k 0000-0FFF cpu_space D000-DFFF defend.1 + defend.4 +-- 4k 1000-1FFF E000-EFFF defend.2 +-- 4k 2000-2FFF F000-FFFF defend.3 +-- 4k 3000-3FFF page=1 C000-CFFF defend.9 + defend.12 +-- 4k 4000-4FFF page=2 C000-CFFF defend.8 + defend.11 +-- 4k 5000-5FFF page=3 C000-CFFF defend.7 + defend.10 +-- 4k 6000-6FFF page=7 C000-C7FF defend.6 + 2k empty +-- 4k 7000-7FFF N.A 4k empty + +roms_addr <= + "011" & cpu_addr(11 downto 0) when cpu_addr(15 downto 12) = X"C" and rom_page = "001" else + "100" & cpu_addr(11 downto 0) when cpu_addr(15 downto 12) = X"C" and rom_page = "010" else + "101" & cpu_addr(11 downto 0) when cpu_addr(15 downto 12) = X"C" and rom_page = "011" else + "110" & cpu_addr(11 downto 0) when cpu_addr(15 downto 12) = X"C" and rom_page = "111" else + "000" & cpu_addr(11 downto 0) when cpu_addr(15 downto 12) = X"D" else + "001" & cpu_addr(11 downto 0) when cpu_addr(15 downto 12) = X"E" else + "010" & cpu_addr(11 downto 0) ;--when cpu_addr(15 downto 12) = X"F"; + +-- encoded cpu addr (decoder.2) and encoded scan addr (decoder.3) +-- and screen control for cocktail table flip +cpu_to_video_addr <= screen_ctrl & cpu_addr(15 downto 8); +video_scan_addr <= screen_ctrl & vcnt(7 downto 0); + +-- mux cpu addr/scan addr to wram +wram_addr <= + cpu_addr(7 downto 0) & cpu_to_video_do(5 downto 0) when cpu_clock = '1' else + video_scan_do & hcnt; + +-- mux cpu addr/pixels data to palette addr +palette_addr <= + cpu_addr(3 downto 0) when palette_we = '1' else + pixels(23 downto 20) when screen_ctrl = '0' else pixels(3 downto 0); + +-- only cpu can write to palette +palette_di <= cpu_do; + +-- palette output to colors bits +video_r <= palette_do(2 downto 0); +video_g <= palette_do(5 downto 3); +video_b <= palette_do(7 downto 6); + + +-- 24 bits pixels shift register +-- 6 pixels of 4 bits +process (clock_6) +begin + if rising_edge(clock_6) then + if screen_ctrl = '0' then + if pixel_cnt = "001" then + pixels <= wram0_do & wram1_do & wram2_do; + else + pixels <= pixels(19 downto 0) & X"0" ; + end if; + else + if pixel_cnt = "001" then + pixels <= wram2_do & wram1_do & wram0_do; + else + pixels <= X"0" & pixels(23 downto 4); + end if; + end if; + end if; +end process; + +-- pias cs +io_cs <= '1' when cpu_clock = '1' and cpu_addr(15 downto 12) = X"C" and rom_page ="000" else '0'; +pia_rom_cs <= '1' when io_cs = '1' and cpu_addr(11 downto 10) = "11" and cpu_addr(2) = '0' else '0'; -- CC00-CC03 +pia_io_cs <= '1' when io_cs = '1' and cpu_addr(11 downto 10) = "11" and cpu_addr(2) = '1' else '0'; -- CC04-CC07 + +-- write enables +wram_we <= '1' when cpu_rw = '0' and cpu_clock = '1' and cpu_addr(15 downto 12) < X"C" else '0'; +io_we <= '1' when cpu_rw = '0' and cpu_clock = '1' and cpu_addr(15 downto 12) = X"C" and rom_page ="000" else '0'; +rom_page_we <= '1' when cpu_rw = '0' and cpu_clock = '1' and cpu_addr(15 downto 12) = X"D" else '0'; + +palette_we <= '1' when io_we = '1' and cpu_addr(11 downto 10) = "00" and cpu_addr(4) = '0' else '0'; -- C000-C00F +screen_ctrl_we <= '1' when io_we = '1' and cpu_addr(11 downto 10) = "00" and cpu_addr(4) = '1' else '0'; -- C010-C01F +cmos_we <= '1' when io_we = '1' and cpu_addr(11 downto 10) = "01" else '0'; -- C400-C7FF +pia_rom_rw_n <= '0' when io_we = '1' and cpu_addr(11 downto 10) = "11" and cpu_addr(2) = '0' else '1'; -- CC00-CC03 +pia_io_rw_n <= '0' when io_we = '1' and cpu_addr(11 downto 10) = "11" and cpu_addr(2) = '1' else '1'; -- CC04-CC07 + +-- mux io data between cmos/video register/pias/c000_rom_page +roms_io_do <= + X"0"&cmos_do when rom_page = "000" and cpu_addr(11 downto 10) = "01" else -- C400-C7FF + vcnt(7 downto 2)&"00" when rom_page = "000" and cpu_addr(11 downto 10) = "10" else -- C800-cBFF + pia_rom_do when rom_page = "000" and cpu_addr(11 downto 10) = "11" and cpu_addr(2) = '0' else -- CC00-CC03 (A2n.A3n.A4n) + pia_io_do when rom_page = "000" and cpu_addr(11 downto 10) = "11" and cpu_addr(2) = '1' else -- CC04-CC07 (A2.A3n) + roms_do; + +-- mux cpu in data between roms/io/wram +cpu_di <= + roms_do when cpu_addr(15 downto 12) >= X"D" else + roms_io_do when cpu_addr(15 downto 12) >= X"C" else + wram0_do when cpu_to_video_do(7 downto 6) = "00" else + wram1_do when cpu_to_video_do(7 downto 6) = "01" else + wram2_do when cpu_to_video_do(7 downto 6) = "10" else X"00"; + + +-- dispatch cpu we to devices with respect to decoder2 bits 7-6 +wram0_we <= '1' when wram_we = '1' and cpu_to_video_do(7 downto 6) = "00" else '0'; +wram1_we <= '1' when wram_we = '1' and cpu_to_video_do(7 downto 6) = "01" else '0'; +wram2_we <= '1' when wram_we = '1' and cpu_to_video_do(7 downto 6) = "10" else '0'; + + +-- rom bank page (and IO) select register +-- screen control register +process (reset, clock_6) +begin + if reset='1' then + rom_page <= "000"; + screen_ctrl <= '0'; + else + if rising_edge(clock_6) then + if rom_page_we = '1' then rom_page <= cpu_do(2 downto 0); end if; + if screen_ctrl_we = '1' then screen_ctrl <= cpu_do(0); end if; + end if; + end if; +end process; + +-- pia rom board port a +-- bit 0 Auto Up / manual Down +-- bit 1 Advance +-- bit 2 Right Coin (nc) +-- bit 3 High Score Reset +-- bit 4 Left Coin +-- bit 5 Center Coin (nc) +-- bit 6 led 2 (output) +-- bit 7 led 1 (output) + +pias_clock <= clock_6; --not cpu_clock; + +pia_rom_pa_i(0) <= btn_auto_up; +pia_rom_pa_i(1) <= btn_advance; +pia_rom_pa_i(2) <= btn_service; +pia_rom_pa_i(3) <= '0'; +pia_rom_pa_i(4) <= btn_left_coin; +pia_rom_pa_i(5) <= '0'; +pia_rom_pa_i(6) <= '0'; +pia_rom_pa_i(7) <= '0'; + +-- pia io port a +-- bit 0 Fire +-- bit 1 Thrust +-- bit 2 Smart Bomb +-- bit 3 HyperSpace +-- bit 4 2 Players +-- bit 5 1 Player +-- bit 6 Reverse +-- bit 7 Down +--IN0 +pia_io_pa_i(0) <= btn_ffire; +pia_io_pa_i(1) <= btn_right; +pia_io_pa_i(2) <= btn_mayday; +pia_io_pa_i(3) <= btn_bfire; +pia_io_pa_i(4) <= btn_two_players; +pia_io_pa_i(5) <= btn_one_player; +pia_io_pa_i(6) <= '0'; +pia_io_pa_i(7) <= btn_down; + +-- pia io port b +-- bit 0 Up +-- bit 7 1 for coktail table, 0 for upright cabinet +-- other <= GND +pia_io_pb_i(0) <= btn_up; +pia_io_pb_i(6 downto 1) <= "000000"; +pia_io_pb_i(7) <= '0'; + +-- pia io ca/cb +--IN2 +cmd_select_players_btn <= pia_io_cb2_o; + +-- pia rom ca1/Cb1 +vcnt_240 <= '1' when vcnt(7 downto 4) = X"F" else '0'; +cnt_4ms <= vcnt(5); + +-- pia rom irqs to cpu +cpu_irq <= pia_rom_irqa or pia_rom_irqb; + +-- pia rom to sound board +select_sound <= pia_rom_pb_o(5 downto 0); + + +-- microprocessor 6809 +main_cpu : entity work.cpu09 +port map( + clk => cpu_clock,-- E clock input (falling edge) + rst => reset, -- reset input (active high) + vma => open, -- valid memory address (active high) + lic_out => open, -- last instruction cycle (active high) + ifetch => open, -- instruction fetch cycle (active high) + opfetch => open, -- opcode fetch (active high) + ba => open, -- bus available (high on sync wait or DMA grant) + bs => open, -- bus status (high on interrupt or reset vector fetch or DMA grant) + addr => cpu_a, -- address bus output + rw => cpu_rw, -- read not write output + data_out => cpu_do, -- data bus output + data_in => cpu_di, -- data bus input + irq => cpu_irq, -- interrupt request input (active high) + firq => '0', -- fast interrupt request input (active high) + nmi => '0', -- non maskable interrupt request input (active high) + halt => '0', -- halt input (active high) grants DMA + hold => '0' -- hold input (active high) extend bus cycle +); + +-- Mayday protection. +cpu_addr <= x"A193" when cpu_rw = '1' and cpu_a = x"A190" else + x"A194" when cpu_rw = '1' and cpu_a = x"A191" else + cpu_a; + +-- cpu program rom +-- 4k D000-DFFF +-- 4k E000-EFFF +-- 4k F000-FFFF +-- 4K C000-CFFF page=1 +-- 4K C000-CFFF page=2 +-- 4K C000-CFFF page=3 +-- 2K C000-C7FF page=7 +-- 6K N.A. + + +-- cpu/video wram 0 +cpu_video_ram0 : entity work.gen_ram +generic map( dWidth => 8, aWidth => 14) +port map( + clk => clock_6, + we => wram0_we, + addr => wram_addr(13 downto 0), + d => cpu_do, + q => wram0_do +); + +-- cpu/video wram 1 +cpu_video_ram1 : entity work.gen_ram +generic map( dWidth => 8, aWidth => 14) +port map( + clk => clock_6, + we => wram1_we, + addr => wram_addr(13 downto 0), + d => cpu_do, + q => wram1_do +); + +-- cpu/video wram 2 +cpu_video_ram2 : entity work.gen_ram +generic map( dWidth => 8, aWidth => 14) +port map( + clk => clock_6, + we => wram2_we, + addr => wram_addr(13 downto 0), + d => cpu_do, + q => wram2_do +); + +-- palette ram +palette_ram : entity work.gen_ram +generic map( dWidth => 8, aWidth => 4) +port map( + clk => clock_6, + we => palette_we, + addr => palette_addr, + d => palette_di, + q => palette_do +); + +-- cmos ram +cmos_ram : entity work.defender_cmos_ram +generic map( dWidth => 4, aWidth => 8) +port map( + clk => clock_6, + we => cmos_we, + addr => cpu_addr(7 downto 0), + d => cpu_do(3 downto 0), + q => cmos_do +); + +-- cpu to video addr decoder +cpu_video_addr_decoder : entity work.defender_decoder_2 +port map( + clk => clock_6, + addr => cpu_to_video_addr, + data => cpu_to_video_do +); + +-- video scan addr decoder +video_scan_addr_decoder : entity work.defender_decoder_3 +port map( + clk => clock_6, + addr => video_scan_addr, + data => video_scan_do +); + +-- pia i/O board +pia_io : entity work.pia6821 +port map +( + clk => pias_clock, -- rising edge + rst => reset, -- active high + cs => pia_io_cs, + rw => pia_io_rw_n, -- write low + addr => cpu_addr(1 downto 0), + data_in => cpu_do, + data_out => pia_io_do, + irqa => open, -- active high + irqb => open, -- active high + pa_i => pia_io_pa_i, + pa_o => open, + pa_oe => open, + ca1 => '0', + ca2_i => '0', + ca2_o => open, + ca2_oe => open, + pb_i => pia_io_pb_i, + pb_o => open, + pb_oe => open, + cb1 => '0', + cb2_i => '0', + cb2_o => pia_io_cb2_o, + cb2_oe => open +); + +-- pia rom board +pia_rom : entity work.pia6821 +port map +( + clk => pias_clock, + rst => reset, + cs => pia_rom_cs, + rw => pia_rom_rw_n, + addr => cpu_addr(1 downto 0), + data_in => cpu_do, + data_out => pia_rom_do, + irqa => pia_rom_irqa, + irqb => pia_rom_irqb, + pa_i => pia_rom_pa_i, + pa_o => open, + pa_oe => open, + ca1 => vcnt_240, + ca2_i => '0', + ca2_o => open, + ca2_oe => open, + pb_i => (others => '0'), + pb_o => pia_rom_pb_o, + pb_oe => open, + cb1 => cnt_4ms, + cb2_i => '0', + cb2_o => open, + cb2_oe => open +); + +-- video syncs and blanks +video_csync <= csync; + +process(clock_6n) + constant hcnt_base : integer := 54; + variable vsync_cnt : std_logic_vector(3 downto 0); +begin + +if rising_edge(clock_6n) then + + if hcnt = hcnt_base+0 then hsync0 <= '0'; + elsif hcnt = hcnt_base+6 then hsync0 <= '1'; + end if; + + if hcnt = hcnt_base+0 then hsync1 <= '0'; + elsif hcnt = hcnt_base+3 then hsync1 <= '1'; + elsif hcnt = hcnt_base+32-64 then hsync1 <= '0'; + elsif hcnt = hcnt_base+35-64 then hsync1 <= '1'; + end if; + + if hcnt = hcnt_base+0 then hsync2 <= '0'; + elsif hcnt = hcnt_base+32-3-64 then hsync2 <= '1'; + elsif hcnt = hcnt_base+32-64 then hsync2 <= '0'; + elsif hcnt = hcnt_base+64-3-128 then hsync2 <= '1'; + end if; + + if hcnt = 63 and pixel_cnt = 5 then + if vcnt = 495 then -- 503 with vcnt max = F4 + vsync_cnt := X"0"; -- 499 with F8, 495 with FC + else + if vsync_cnt < X"F" then vsync_cnt := vsync_cnt + '1'; end if; + end if; + end if; + + if vsync_cnt = 0 then csync <= hsync1; + elsif vsync_cnt = 1 then csync <= hsync1; + elsif vsync_cnt = 2 then csync <= hsync1; + elsif vsync_cnt = 3 then csync <= hsync2; + elsif vsync_cnt = 4 then csync <= hsync2; + elsif vsync_cnt = 5 then csync <= hsync2; + elsif vsync_cnt = 6 then csync <= hsync1; + elsif vsync_cnt = 7 then csync <= hsync1; + elsif vsync_cnt = 8 then csync <= hsync1; + else csync <= hsync0; + end if; + + if hcnt = hcnt_base-2 then hblank <= '1'; + elsif hcnt = hcnt_base+11-64 then hblank <= '0'; + end if; + + if vcnt = 492 then vblank <= '1'; -- 492 ok + elsif vcnt = 262 then vblank <= '0'; -- 262 ok + end if; + + -- external sync and blank outputs + video_blankn <= not (hblank or vblank); + + video_hs <= hsync0; + + if vsync_cnt = 0 then video_vs <= '0'; + elsif vsync_cnt = 8 then video_vs <= '1'; + end if; + +end if; +end process; + +-- sound board +defender_sound_board : entity work.defender_sound_board +port map( + clk_1p79 => clk_1p79, + clk_0p89 => clk_0p89, + reset => reset, + select_sound => select_sound, + audio_out => audio_out +); + +end struct; \ No newline at end of file diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_cmos_ram.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_cmos_ram.vhd new file mode 100644 index 00000000..f74b9b02 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_cmos_ram.vhd @@ -0,0 +1,163 @@ +-- ----------------------------------------------------------------------- +-- +-- Syntiac's generic VHDL support files. +-- +-- ----------------------------------------------------------------------- +-- Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +-- http://www.syntiac.com/fpga64.html +-- +-- Modified April 2016 by Dar (darfpga@aol.fr) +-- http://darfpga.blogspot.fr +-- Remove address register when writing +-- +-- Modifies Octiber 2017 by Dar +-- Add init data with defender cmos value +-- ----------------------------------------------------------------------- +-- +-- gen_rwram.vhd init with defender cmos value +-- +-- ----------------------------------------------------------------------- +-- +-- generic ram. +-- +-- ----------------------------------------------------------------------- + +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.numeric_std.ALL; + +-- ----------------------------------------------------------------------- + +entity defender_cmos_ram is + generic ( + dWidth : integer := 8; -- must be 4 for defender_cmos_ram + aWidth : integer := 10 -- must be 8 for defender_cmos_ram + ); + port ( + clk : in std_logic; + we : in std_logic; + addr : in std_logic_vector((aWidth-1) downto 0); + d : in std_logic_vector((dWidth-1) downto 0); + q : out std_logic_vector((dWidth-1) downto 0) + ); +end entity; + +-- ----------------------------------------------------------------------- +-- defender cmos data +-- (ram is 128x4 => only 4 bits/address, that is only 1 hex digit/address) +-- +-- @ values - (fonction) meaning + +-- 0 0 - ? +-- 1 0005 - (01) coins left +-- 5 0000 - (02) coins center +-- 9 0000 - (03) coins right +-- 13 0005 - (04) total paid +-- 17 0000 - (05) ships won +---21 0000 - (06) total time +-- 25 0003 - (07) total ships + +-- -- 8 entries of 6 digits highscore + 3 ascii letters + +-- 29 021270 44 52 4A +-- 41 018315 53 41 4D +-- 53 015920 4C 45 44 +-- 65 014285 50 47 44 +-- 77 012520 43 52 42 +-- 89 011035 4D 52 53 +-- 101 008265 53 53 52 +-- 113 006010 54 4D 48 + +-- 125 00 - credits +-- 127 5 - ? + +-- -- protected data writeable only with coin door opened + +-- 128 A - ? +-- 129 0100 - (08) bonus ship level +-- 133 03 - (09) nb ships +-- 135 03 - (10) coinage select +-- 137 01 - (11) left coin mult +-- 139 04 - (12) center coin mult +-- 141 01 - (13) right coin mult +-- 143 01 - (14) coins for credit +-- 145 00 - (15) coins for bonus +-- 147 00 - (16) minimum coins +-- 149 00 - (17) free play +-- 151 05 - (18) game adjust 1 Stating difficulty 0=lib; 1=mod; 2=cons +-- 153 15 - (19) game adjust 2 Progessive wave diff. limit > 4-25 +-- 155 01 - (20) game adjust 3 Background sound 0=off; 1=on +-- 157 05 - (21) game adjust 4 Planet restore wave number +-- 159 00 - (22) game adjust 5 +-- 161 00 - (23) game adjust 6 +-- 163 00 - (24) game adjust 7 +-- 165 00 - (25) game adjust 8 +-- 167 00 - (26) game adjust 9 +-- 169 00 - (27) game adjust 10 + +-- 171 00000 - ? +-- 176 0000000000000000 - ? +-- 192 0000000000000000 - ? +-- 208 0000000000000000 - ? +-- 224 0000000000000000 - ? +-- 240 0000000000000000 - ? + + +architecture rtl of defender_cmos_ram is + subtype addressRange is integer range 0 to ((2**aWidth)-1); + type ramDef is array(addressRange) of std_logic_vector((dWidth-1) downto 0); + + signal ram: ramDef := ( + X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0", + X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"2",X"1", + X"2",X"7",X"0",X"4",X"4",X"5",X"2",X"4",X"A",X"0",X"1",X"8",X"3",X"1",X"5",X"5", + X"3",X"4",X"1",X"4",X"D",X"0",X"1",X"5",X"9",X"2",X"0",X"4",X"C",X"4",X"5",X"4", + X"4",X"0",X"1",X"4",X"2",X"8",X"5",X"5",X"0",X"4",X"7",X"4",X"4",X"0",X"1",X"2", + X"5",X"2",X"0",X"4",X"3",X"5",X"2",X"4",X"2",X"0",X"1",X"1",X"0",X"3",X"5",X"4", + X"D",X"5",X"2",X"5",X"3",X"0",X"0",X"8",X"2",X"6",X"5",X"5",X"3",X"5",X"3",X"5", + X"2",X"0",X"0",X"6",X"0",X"1",X"0",X"5",X"4",X"4",X"D",X"4",X"8",X"0",X"0",X"5", + X"A",X"0",X"1",X"0",X"0",X"0",X"3",X"0",X"3",X"0",X"1",X"0",X"4",X"0",X"1",X"0", + X"1",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"5",X"1",X"5",X"0",X"1",X"0",X"5",X"0", + X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0", + X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0", + X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0", + X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0", + X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0", + X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0",X"0"); + + + signal rAddrReg : std_logic_vector((aWidth-1) downto 0); + signal qReg : std_logic_vector((dWidth-1) downto 0); +begin +-- ----------------------------------------------------------------------- +-- Signals to entity interface +-- ----------------------------------------------------------------------- +-- q <= qReg; + +-- ----------------------------------------------------------------------- +-- Memory write +-- ----------------------------------------------------------------------- + process(clk) + begin + if rising_edge(clk) then + if we = '1' then + ram(to_integer(unsigned(addr))) <= d; + end if; + end if; + end process; + +-- ----------------------------------------------------------------------- +-- Memory read +-- ----------------------------------------------------------------------- +process(clk) + begin + if rising_edge(clk) then +-- qReg <= ram(to_integer(unsigned(rAddrReg))); +-- rAddrReg <= addr; +---- qReg <= ram(to_integer(unsigned(addr))); + q <= ram(to_integer(unsigned(addr))); + end if; + end process; +--q <= ram(to_integer(unsigned(addr))); +end architecture; + diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_decoder_2.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_decoder_2.vhd new file mode 100644 index 00000000..db3514d9 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_decoder_2.vhd @@ -0,0 +1,54 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity defender_decoder_2 is +port ( + clk : in std_logic; + addr : in std_logic_vector(8 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of defender_decoder_2 is + type rom is array(0 to 511) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"40",X"80",X"01",X"41",X"81",X"02",X"42",X"82",X"03",X"43",X"83",X"04",X"44",X"84",X"05", + X"45",X"85",X"06",X"46",X"86",X"07",X"47",X"87",X"08",X"48",X"88",X"09",X"49",X"89",X"0A",X"4A", + X"8A",X"0B",X"4B",X"8B",X"0C",X"4C",X"8C",X"0D",X"4D",X"8D",X"0E",X"4E",X"8E",X"0F",X"4F",X"8F", + X"10",X"50",X"90",X"11",X"51",X"91",X"12",X"52",X"92",X"13",X"53",X"93",X"14",X"54",X"94",X"15", + X"55",X"95",X"16",X"56",X"96",X"17",X"57",X"97",X"18",X"58",X"98",X"19",X"59",X"99",X"1A",X"5A", + X"9A",X"1B",X"5B",X"9B",X"1C",X"5C",X"9C",X"1D",X"5D",X"9D",X"1E",X"5E",X"9E",X"1F",X"5F",X"9F", + X"20",X"60",X"A0",X"21",X"61",X"A1",X"22",X"62",X"A2",X"23",X"63",X"A3",X"24",X"64",X"A4",X"25", + X"65",X"A5",X"26",X"66",X"A6",X"27",X"67",X"A7",X"28",X"68",X"A8",X"29",X"69",X"A9",X"2A",X"6A", + X"AA",X"2B",X"6B",X"AB",X"2C",X"6C",X"AC",X"2D",X"6D",X"AD",X"2E",X"6E",X"AE",X"2F",X"6F",X"AF", + X"30",X"70",X"B0",X"31",X"71",X"B1",X"32",X"72",X"B2",X"33",X"73",X"B3",X"34",X"74",X"B4",X"35", + X"75",X"B5",X"36",X"76",X"B6",X"37",X"77",X"B7",X"38",X"78",X"B8",X"39",X"79",X"B9",X"3A",X"7A", + X"BA",X"3B",X"7B",X"BB",X"3C",X"7C",X"BC",X"3D",X"7D",X"BD",X"3E",X"7E",X"BE",X"3F",X"7F",X"BF", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"40",X"80",X"01",X"41",X"72",X"32",X"B1",X"71",X"31",X"B0",X"70",X"30",X"AF",X"6F",X"2F", + X"AE",X"6E",X"2E",X"AD",X"6D",X"2D",X"AC",X"6C",X"2C",X"AB",X"6B",X"2B",X"AA",X"6A",X"2A",X"A9", + X"69",X"29",X"A8",X"68",X"28",X"A7",X"67",X"27",X"A6",X"66",X"26",X"A5",X"65",X"25",X"A4",X"64", + X"24",X"A3",X"63",X"23",X"A2",X"62",X"22",X"A1",X"61",X"21",X"A0",X"60",X"20",X"9F",X"5F",X"1F", + X"9E",X"5E",X"1E",X"9D",X"5D",X"1D",X"9C",X"5C",X"1C",X"9B",X"5B",X"1B",X"9A",X"5A",X"1A",X"99", + X"59",X"19",X"98",X"58",X"18",X"97",X"57",X"17",X"96",X"56",X"16",X"95",X"55",X"15",X"94",X"54", + X"14",X"93",X"53",X"13",X"92",X"52",X"12",X"91",X"51",X"11",X"90",X"50",X"10",X"8F",X"4F",X"0F", + X"8E",X"4E",X"0E",X"8D",X"4D",X"0D",X"8C",X"4C",X"0C",X"8B",X"4B",X"0B",X"8A",X"4A",X"0A",X"89", + X"49",X"09",X"88",X"48",X"08",X"87",X"47",X"07",X"86",X"46",X"06",X"85",X"45",X"05",X"84",X"44", + X"04",X"83",X"43",X"03",X"82",X"42",X"02",X"81",X"B2",X"33",X"73",X"B3",X"34",X"74",X"B4",X"35", + X"75",X"B5",X"36",X"76",X"B6",X"37",X"77",X"B7",X"38",X"78",X"B8",X"39",X"79",X"B9",X"3A",X"7A", + X"BA",X"3B",X"7B",X"BB",X"3C",X"7C",X"BC",X"3D",X"7D",X"BD",X"3E",X"7E",X"BE",X"3F",X"7F",X"BF", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_decoder_3.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_decoder_3.vhd new file mode 100644 index 00000000..d5751938 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_decoder_3.vhd @@ -0,0 +1,54 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity defender_decoder_3 is +port ( + clk : in std_logic; + addr : in std_logic_vector(8 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of defender_decoder_3 is + type rom is array(0 to 511) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"01",X"02",X"03",X"04",X"05",X"06",X"07",X"08",X"09",X"0A",X"0B",X"0C",X"0D",X"0E",X"0F", + X"10",X"11",X"12",X"13",X"14",X"15",X"16",X"17",X"18",X"19",X"1A",X"1B",X"1C",X"1D",X"1E",X"1F", + X"20",X"21",X"22",X"23",X"24",X"25",X"26",X"27",X"28",X"29",X"2A",X"2B",X"2C",X"2D",X"2E",X"2F", + X"30",X"31",X"32",X"33",X"34",X"35",X"36",X"37",X"38",X"39",X"3A",X"3B",X"3C",X"3D",X"3E",X"3F", + X"40",X"41",X"42",X"43",X"44",X"45",X"46",X"47",X"48",X"49",X"4A",X"4B",X"4C",X"4D",X"4E",X"4F", + X"50",X"51",X"52",X"53",X"54",X"55",X"56",X"57",X"58",X"59",X"5A",X"5B",X"5C",X"5D",X"5E",X"5F", + X"60",X"61",X"62",X"63",X"64",X"65",X"66",X"67",X"68",X"69",X"6A",X"6B",X"6C",X"6D",X"6E",X"6F", + X"70",X"71",X"72",X"73",X"74",X"75",X"76",X"77",X"78",X"79",X"7A",X"7B",X"7C",X"7D",X"7E",X"7F", + X"80",X"81",X"82",X"83",X"84",X"85",X"86",X"87",X"88",X"89",X"8A",X"8B",X"8C",X"8D",X"8E",X"8F", + X"90",X"91",X"92",X"93",X"94",X"95",X"96",X"97",X"98",X"99",X"9A",X"9B",X"9C",X"9D",X"9E",X"9F", + X"A0",X"A1",X"A2",X"A3",X"A4",X"A5",X"A6",X"A7",X"A8",X"A9",X"AA",X"AB",X"AC",X"AD",X"AE",X"AF", + X"B0",X"B1",X"B2",X"B3",X"B4",X"B5",X"B6",X"B7",X"B8",X"B9",X"BA",X"BB",X"BC",X"BD",X"BE",X"BF", + X"C0",X"C1",X"C2",X"C3",X"C4",X"C5",X"C6",X"C7",X"C8",X"C9",X"CA",X"CB",X"CC",X"CD",X"CE",X"CF", + X"D0",X"D1",X"D2",X"D3",X"D4",X"D5",X"D6",X"D7",X"D8",X"D9",X"DA",X"DB",X"DC",X"DD",X"DE",X"DF", + X"E0",X"E1",X"E2",X"E3",X"E4",X"E5",X"E6",X"E7",X"E8",X"E9",X"EA",X"EB",X"EC",X"ED",X"EE",X"EF", + X"F0",X"F1",X"F2",X"F3",X"F4",X"F5",X"F6",X"F7",X"F8",X"F9",X"FA",X"FB",X"FC",X"FD",X"FE",X"FF", + X"FB",X"FA",X"F9",X"F8",X"F7",X"F6",X"F5",X"F4",X"F3",X"F2",X"F1",X"F0",X"EF",X"EE",X"ED",X"EC", + X"EB",X"EA",X"E9",X"E8",X"E7",X"E6",X"E5",X"E4",X"E3",X"E2",X"E1",X"E0",X"DF",X"DE",X"DD",X"DC", + X"DB",X"DA",X"D9",X"D8",X"D7",X"D6",X"D5",X"D4",X"D3",X"D2",X"D1",X"D0",X"CF",X"CE",X"CD",X"CC", + X"CB",X"CA",X"C9",X"C8",X"C7",X"C6",X"C5",X"C4",X"C3",X"C2",X"C1",X"C0",X"BF",X"BE",X"BD",X"BC", + X"BB",X"BA",X"B9",X"B8",X"B7",X"B6",X"B5",X"B4",X"B3",X"B2",X"B1",X"B0",X"AF",X"AE",X"AD",X"AC", + X"AB",X"AA",X"A9",X"A8",X"A7",X"A6",X"A5",X"A4",X"A3",X"A2",X"A1",X"A0",X"9F",X"9E",X"9D",X"9C", + X"9B",X"9A",X"99",X"98",X"97",X"96",X"95",X"94",X"93",X"92",X"91",X"90",X"8F",X"8E",X"8D",X"8C", + X"8B",X"8A",X"89",X"88",X"87",X"86",X"85",X"84",X"83",X"82",X"81",X"80",X"7F",X"7E",X"7D",X"7C", + X"7B",X"7A",X"79",X"78",X"77",X"76",X"75",X"74",X"73",X"72",X"71",X"70",X"6F",X"6E",X"6D",X"6C", + X"6B",X"6A",X"69",X"68",X"67",X"66",X"65",X"64",X"63",X"62",X"61",X"60",X"5F",X"5E",X"5D",X"5C", + X"5B",X"5A",X"59",X"58",X"57",X"56",X"55",X"54",X"53",X"52",X"51",X"50",X"4F",X"4E",X"4D",X"4C", + X"4B",X"4A",X"49",X"48",X"47",X"46",X"45",X"44",X"43",X"42",X"41",X"40",X"3F",X"3E",X"3D",X"3C", + X"3B",X"3A",X"39",X"38",X"37",X"36",X"35",X"34",X"33",X"32",X"31",X"30",X"2F",X"2E",X"2D",X"2C", + X"2B",X"2A",X"29",X"28",X"27",X"26",X"25",X"24",X"23",X"22",X"21",X"20",X"1F",X"1E",X"1D",X"1C", + X"1B",X"1A",X"19",X"18",X"17",X"16",X"15",X"14",X"13",X"12",X"11",X"10",X"0F",X"0E",X"0D",X"0C", + X"0B",X"0A",X"09",X"08",X"07",X"06",X"05",X"04",X"03",X"02",X"01",X"00",X"FC",X"FD",X"FE",X"FF"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_sound.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_sound.vhd new file mode 100644 index 00000000..fc2af25c --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_sound.vhd @@ -0,0 +1,150 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity defender_sound is +port ( + clk : in std_logic; + addr : in std_logic_vector(10 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of defender_sound is + type rom is array(0 to 2047) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"FF",X"0F",X"8E",X"00",X"7F",X"CE",X"04",X"00",X"6F",X"01",X"6F",X"03",X"86",X"FF",X"A7",X"00", + X"6F",X"02",X"86",X"37",X"A7",X"03",X"86",X"3C",X"A7",X"01",X"97",X"09",X"4F",X"97",X"07",X"97", + X"04",X"97",X"05",X"97",X"06",X"97",X"08",X"0E",X"20",X"FE",X"16",X"48",X"48",X"48",X"1B",X"CE", + X"00",X"13",X"DF",X"0F",X"CE",X"FD",X"76",X"BD",X"FD",X"21",X"C6",X"09",X"7E",X"FB",X"0A",X"96", + X"1B",X"B7",X"04",X"00",X"96",X"13",X"97",X"1C",X"96",X"14",X"97",X"1D",X"DE",X"18",X"96",X"1C", + X"73",X"04",X"00",X"09",X"27",X"10",X"4A",X"26",X"FA",X"73",X"04",X"00",X"96",X"1D",X"09",X"27", + X"05",X"4A",X"26",X"FA",X"20",X"E8",X"B6",X"04",X"00",X"2B",X"01",X"43",X"8B",X"00",X"B7",X"04", + X"00",X"96",X"1C",X"9B",X"15",X"97",X"1C",X"96",X"1D",X"9B",X"16",X"97",X"1D",X"91",X"17",X"26", + X"CB",X"96",X"1A",X"27",X"06",X"9B",X"13",X"97",X"13",X"26",X"B9",X"39",X"86",X"01",X"97",X"1A", + X"C6",X"03",X"20",X"0A",X"86",X"FE",X"97",X"1A",X"86",X"C0",X"C6",X"10",X"20",X"00",X"97",X"19", + X"86",X"FF",X"B7",X"04",X"00",X"D7",X"15",X"D6",X"15",X"96",X"0A",X"44",X"44",X"44",X"98",X"0A", + X"44",X"76",X"00",X"09",X"76",X"00",X"0A",X"24",X"03",X"73",X"04",X"00",X"96",X"19",X"4A",X"26", + X"FD",X"5A",X"26",X"E5",X"96",X"19",X"9B",X"1A",X"97",X"19",X"26",X"DB",X"39",X"86",X"20",X"97", + X"15",X"97",X"18",X"86",X"01",X"CE",X"00",X"01",X"C6",X"FF",X"20",X"00",X"97",X"13",X"DF",X"16", + X"D7",X"14",X"D6",X"15",X"96",X"0A",X"44",X"44",X"44",X"98",X"0A",X"44",X"76",X"00",X"09",X"76", + X"00",X"0A",X"86",X"00",X"24",X"02",X"96",X"14",X"B7",X"04",X"00",X"DE",X"16",X"09",X"26",X"FD", + X"5A",X"26",X"E1",X"D6",X"14",X"D0",X"13",X"27",X"09",X"DE",X"16",X"08",X"96",X"18",X"27",X"D0", + X"20",X"CC",X"39",X"C6",X"01",X"D7",X"04",X"4F",X"97",X"19",X"20",X"14",X"4F",X"97",X"19",X"C6", + X"03",X"20",X"0D",X"86",X"01",X"97",X"19",X"CE",X"03",X"E8",X"86",X"01",X"C6",X"FF",X"20",X"00", + X"97",X"18",X"D7",X"13",X"DF",X"16",X"7F",X"00",X"15",X"DE",X"16",X"B6",X"04",X"00",X"16",X"54", + X"54",X"54",X"D8",X"0A",X"54",X"76",X"00",X"09",X"76",X"00",X"0A",X"D6",X"13",X"7D",X"00",X"19", + X"27",X"02",X"D4",X"09",X"D7",X"14",X"D6",X"15",X"91",X"0A",X"22",X"12",X"09",X"27",X"26",X"B7", + X"04",X"00",X"DB",X"15",X"99",X"14",X"25",X"16",X"91",X"0A",X"23",X"F0",X"20",X"10",X"09",X"27", + X"14",X"B7",X"04",X"00",X"D0",X"15",X"92",X"14",X"25",X"04",X"91",X"0A",X"22",X"F0",X"96",X"0A", + X"B7",X"04",X"00",X"20",X"B9",X"D6",X"18",X"27",X"B5",X"96",X"13",X"D6",X"15",X"44",X"56",X"44", + X"56",X"44",X"56",X"43",X"50",X"82",X"FF",X"DB",X"15",X"99",X"13",X"D7",X"15",X"97",X"13",X"26", + X"98",X"C1",X"07",X"26",X"94",X"39",X"86",X"FD",X"97",X"0F",X"CE",X"00",X"64",X"DF",X"0B",X"DB", + X"0C",X"96",X"11",X"99",X"0B",X"97",X"11",X"DE",X"0B",X"25",X"04",X"20",X"00",X"20",X"03",X"08", + X"27",X"11",X"DF",X"0B",X"84",X"0F",X"8B",X"9A",X"97",X"10",X"DE",X"0F",X"A6",X"00",X"B7",X"04", + X"00",X"20",X"DC",X"39",X"4F",X"B7",X"04",X"00",X"97",X"11",X"4F",X"91",X"11",X"26",X"03",X"73", + X"04",X"00",X"C6",X"12",X"5A",X"26",X"FD",X"4C",X"2A",X"F1",X"73",X"04",X"00",X"7C",X"00",X"11", + X"2A",X"E8",X"39",X"CE",X"00",X"13",X"6F",X"00",X"08",X"8C",X"00",X"1B",X"26",X"F8",X"86",X"40", + X"97",X"13",X"CE",X"00",X"13",X"86",X"80",X"97",X"11",X"5F",X"A6",X"01",X"AB",X"00",X"A7",X"01", + X"2A",X"02",X"DB",X"11",X"74",X"00",X"11",X"08",X"08",X"8C",X"00",X"1B",X"26",X"EC",X"F7",X"04", + X"00",X"7C",X"00",X"12",X"26",X"DC",X"CE",X"00",X"13",X"5F",X"A6",X"00",X"27",X"0B",X"81",X"37", + X"26",X"04",X"C6",X"41",X"E7",X"02",X"6A",X"00",X"5C",X"08",X"08",X"8C",X"00",X"1B",X"26",X"EA", + X"5D",X"26",X"BF",X"39",X"7A",X"00",X"08",X"39",X"7F",X"00",X"08",X"97",X"11",X"CE",X"FD",X"AA", + X"A6",X"00",X"27",X"2D",X"7A",X"00",X"11",X"27",X"06",X"4C",X"BD",X"FD",X"21",X"20",X"F1",X"08", + X"DF",X"0F",X"BD",X"FD",X"21",X"DF",X"0D",X"DE",X"0F",X"A6",X"00",X"97",X"15",X"A6",X"01",X"EE", + X"02",X"DF",X"13",X"8D",X"3E",X"DE",X"0F",X"08",X"08",X"08",X"08",X"DF",X"0F",X"9C",X"0D",X"26", + X"E8",X"7E",X"FD",X"0E",X"86",X"03",X"97",X"08",X"39",X"7A",X"00",X"08",X"27",X"0C",X"D6",X"15", + X"58",X"58",X"58",X"58",X"1B",X"97",X"15",X"4F",X"20",X"FE",X"4A",X"81",X"0B",X"23",X"01",X"4F", + X"CE",X"FE",X"41",X"BD",X"FD",X"21",X"A6",X"00",X"CE",X"FF",X"FF",X"DF",X"13",X"8D",X"04",X"8D", + X"2A",X"20",X"FC",X"CE",X"00",X"16",X"81",X"00",X"27",X"15",X"81",X"03",X"27",X"09",X"C6",X"01", + X"E7",X"00",X"08",X"80",X"02",X"20",X"EF",X"C6",X"91",X"E7",X"00",X"6F",X"01",X"08",X"08",X"C6", + X"7E",X"E7",X"00",X"C6",X"FA",X"E7",X"01",X"C6",X"DD",X"E7",X"02",X"DE",X"13",X"4F",X"F6",X"00", + X"12",X"5C",X"D7",X"12",X"D4",X"15",X"54",X"89",X"00",X"54",X"89",X"00",X"54",X"89",X"00",X"54", + X"89",X"00",X"54",X"89",X"00",X"54",X"89",X"00",X"54",X"89",X"00",X"1B",X"48",X"48",X"48",X"48", + X"B7",X"04",X"00",X"09",X"27",X"03",X"7E",X"00",X"16",X"39",X"36",X"A6",X"00",X"DF",X"0D",X"DE", + X"0F",X"A7",X"00",X"08",X"DF",X"0F",X"DE",X"0D",X"08",X"5A",X"26",X"EF",X"32",X"39",X"4F",X"97", + X"04",X"97",X"05",X"39",X"7F",X"00",X"04",X"96",X"05",X"84",X"7F",X"81",X"1D",X"26",X"01",X"4F", + X"4C",X"97",X"05",X"39",X"86",X"0E",X"BD",X"FB",X"81",X"96",X"05",X"48",X"48",X"43",X"BD",X"FC", + X"39",X"7C",X"00",X"17",X"BD",X"FC",X"3B",X"20",X"F8",X"86",X"03",X"BD",X"F8",X"2A",X"D6",X"06", + X"C1",X"1F",X"26",X"01",X"5F",X"5C",X"D7",X"06",X"86",X"20",X"10",X"5F",X"81",X"14",X"23",X"05", + X"CB",X"0E",X"4A",X"20",X"F7",X"CB",X"05",X"4A",X"26",X"FB",X"D7",X"13",X"BD",X"F8",X"3F",X"20", + X"FB",X"96",X"07",X"26",X"09",X"7C",X"00",X"07",X"86",X"0D",X"8D",X"05",X"20",X"69",X"7E",X"FC", + X"2E",X"16",X"58",X"1B",X"1B",X"1B",X"CE",X"FE",X"EC",X"BD",X"FD",X"21",X"A6",X"00",X"16",X"84", + X"0F",X"97",X"14",X"54",X"54",X"54",X"54",X"D7",X"13",X"A6",X"01",X"16",X"54",X"54",X"54",X"54", + X"D7",X"15",X"84",X"0F",X"97",X"11",X"DF",X"0B",X"CE",X"FE",X"4D",X"7A",X"00",X"11",X"2B",X"08", + X"A6",X"00",X"4C",X"BD",X"FD",X"21",X"20",X"F3",X"DF",X"18",X"BD",X"FC",X"75",X"DE",X"0B",X"A6", + X"02",X"97",X"1A",X"BD",X"FC",X"87",X"DE",X"0B",X"A6",X"03",X"97",X"16",X"A6",X"04",X"97",X"17", + X"A6",X"05",X"16",X"A6",X"06",X"CE",X"FF",X"55",X"BD",X"FD",X"21",X"17",X"DF",X"1B",X"7F",X"00", + X"23",X"BD",X"FD",X"21",X"DF",X"1D",X"39",X"96",X"13",X"97",X"22",X"DE",X"1B",X"DF",X"0D",X"DE", + X"0D",X"A6",X"00",X"9B",X"23",X"97",X"21",X"9C",X"1D",X"27",X"26",X"D6",X"14",X"08",X"DF",X"0D", + X"CE",X"00",X"24",X"96",X"21",X"4A",X"26",X"FD",X"A6",X"00",X"B7",X"04",X"00",X"08",X"9C",X"1F", + X"26",X"F1",X"5A",X"27",X"DA",X"08",X"09",X"08",X"09",X"08",X"09",X"08",X"09",X"01",X"01",X"20", + X"DF",X"96",X"15",X"8D",X"62",X"7A",X"00",X"22",X"26",X"C1",X"96",X"07",X"26",X"46",X"96",X"16", + X"27",X"42",X"7A",X"00",X"17",X"27",X"3D",X"9B",X"23",X"97",X"23",X"DE",X"1B",X"5F",X"96",X"23", + X"7D",X"00",X"16",X"2B",X"06",X"AB",X"00",X"25",X"08",X"20",X"0B",X"AB",X"00",X"27",X"02",X"25", + X"05",X"5D",X"27",X"08",X"20",X"0F",X"5D",X"26",X"03",X"DF",X"1B",X"5C",X"08",X"9C",X"1D",X"26", + X"DD",X"5D",X"26",X"01",X"39",X"DF",X"1D",X"96",X"15",X"27",X"06",X"8D",X"08",X"96",X"1A",X"8D", + X"16",X"7E",X"FB",X"E7",X"39",X"CE",X"00",X"24",X"DF",X"0F",X"DE",X"18",X"E6",X"00",X"08",X"BD", + X"FB",X"0A",X"DE",X"0F",X"DF",X"1F",X"39",X"4D",X"27",X"2B",X"DE",X"18",X"DF",X"0D",X"CE",X"00", + X"24",X"97",X"12",X"DF",X"0F",X"DE",X"0D",X"D6",X"12",X"D7",X"11",X"E6",X"01",X"54",X"54",X"54", + X"54",X"08",X"DF",X"0D",X"DE",X"0F",X"A6",X"00",X"10",X"7A",X"00",X"11",X"26",X"FA",X"A7",X"00", + X"08",X"9C",X"1F",X"26",X"DE",X"39",X"8E",X"00",X"7F",X"B6",X"04",X"02",X"0E",X"43",X"84",X"1F", + X"D6",X"08",X"27",X"09",X"2A",X"03",X"BD",X"FA",X"48",X"4A",X"BD",X"FA",X"89",X"5F",X"81",X"0E", + X"27",X"02",X"D7",X"06",X"81",X"12",X"27",X"02",X"D7",X"07",X"F6",X"EF",X"FD",X"C1",X"7E",X"26", + X"03",X"BD",X"EF",X"FD",X"4D",X"27",X"27",X"4A",X"81",X"0C",X"22",X"08",X"BD",X"FB",X"81",X"BD", + X"FB",X"E7",X"20",X"1A",X"81",X"1B",X"22",X"0E",X"80",X"0D",X"48",X"CE",X"FD",X"58",X"8D",X"21", + X"EE",X"00",X"AD",X"00",X"20",X"08",X"80",X"1C",X"BD",X"F8",X"2A",X"BD",X"F8",X"3F",X"96",X"04", + X"9A",X"05",X"27",X"FE",X"4F",X"97",X"07",X"96",X"04",X"27",X"03",X"7E",X"F9",X"13",X"7E",X"FB", + X"34",X"DF",X"0D",X"9B",X"0E",X"97",X"0E",X"24",X"03",X"7C",X"00",X"0D",X"DE",X"0D",X"39",X"0F", + X"8E",X"00",X"7F",X"CE",X"FF",X"FF",X"5F",X"E9",X"00",X"09",X"8C",X"F8",X"00",X"26",X"F8",X"E1", + X"00",X"27",X"01",X"3E",X"86",X"01",X"BD",X"F8",X"2A",X"BD",X"F8",X"3F",X"F6",X"EF",X"FA",X"C1", + X"7E",X"26",X"DC",X"BD",X"EF",X"FA",X"20",X"D7",X"FB",X"49",X"F9",X"13",X"FB",X"24",X"F8",X"8C", + X"FB",X"71",X"FB",X"1E",X"F8",X"CD",X"F8",X"94",X"F9",X"1C",X"F9",X"23",X"F9",X"A6",X"F9",X"D4", + X"F9",X"F3",X"FA",X"44",X"FA",X"84",X"40",X"01",X"00",X"10",X"E1",X"00",X"80",X"FF",X"FF",X"28", + X"01",X"00",X"08",X"81",X"02",X"00",X"FF",X"FF",X"28",X"81",X"00",X"FC",X"01",X"02",X"00",X"FC", + X"FF",X"FF",X"01",X"00",X"18",X"41",X"04",X"80",X"00",X"FF",X"8C",X"5B",X"B6",X"40",X"BF",X"49", + X"A4",X"73",X"73",X"A4",X"49",X"BF",X"40",X"B6",X"5B",X"8C",X"0C",X"7F",X"1D",X"0F",X"FB",X"7F", + X"23",X"0F",X"15",X"FE",X"08",X"50",X"8B",X"88",X"3E",X"3F",X"02",X"3E",X"7C",X"04",X"03",X"FF", + X"3E",X"3F",X"2C",X"E2",X"7C",X"12",X"0D",X"74",X"7C",X"0D",X"0E",X"41",X"7C",X"23",X"0B",X"50", + X"7C",X"1D",X"29",X"F2",X"7C",X"3F",X"02",X"3E",X"F8",X"04",X"03",X"FF",X"7C",X"3F",X"2C",X"E2", + X"F8",X"12",X"0D",X"74",X"F8",X"0D",X"0E",X"41",X"F8",X"23",X"0B",X"50",X"F8",X"1D",X"2F",X"F2", + X"F8",X"23",X"05",X"A8",X"F8",X"12",X"06",X"BA",X"F8",X"04",X"07",X"FF",X"7C",X"37",X"04",X"C1", + X"7C",X"23",X"05",X"A8",X"7C",X"12",X"06",X"BA",X"3E",X"04",X"07",X"FF",X"3E",X"37",X"04",X"C1", + X"3E",X"23",X"05",X"A8",X"1F",X"12",X"06",X"BA",X"1F",X"04",X"07",X"FF",X"1F",X"37",X"04",X"C1", + X"1F",X"23",X"16",X"A0",X"FE",X"1D",X"17",X"F9",X"7F",X"37",X"13",X"06",X"7F",X"3F",X"08",X"FA", + X"FE",X"04",X"0F",X"FF",X"FE",X"0D",X"0E",X"41",X"FE",X"23",X"0B",X"50",X"FE",X"1D",X"5F",X"E4", + X"00",X"47",X"3F",X"37",X"30",X"29",X"23",X"1D",X"17",X"12",X"0D",X"08",X"04",X"08",X"7F",X"D9", + X"FF",X"D9",X"7F",X"24",X"00",X"24",X"08",X"00",X"40",X"80",X"00",X"FF",X"00",X"80",X"40",X"10", + X"7F",X"B0",X"D9",X"F5",X"FF",X"F5",X"D9",X"B0",X"7F",X"4E",X"24",X"09",X"00",X"09",X"24",X"4E", + X"10",X"7F",X"C5",X"EC",X"E7",X"BF",X"8D",X"6D",X"6A",X"7F",X"94",X"92",X"71",X"40",X"17",X"12", + X"39",X"10",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00", + X"00",X"00",X"48",X"8A",X"95",X"A0",X"AB",X"B5",X"BF",X"C8",X"D1",X"DA",X"E1",X"E8",X"EE",X"F3", + X"F7",X"FB",X"FD",X"FE",X"FF",X"FE",X"FD",X"FB",X"F7",X"F3",X"EE",X"E8",X"E1",X"DA",X"D1",X"C8", + X"BF",X"B5",X"AB",X"A0",X"95",X"8A",X"7F",X"75",X"6A",X"5F",X"54",X"4A",X"40",X"37",X"2E",X"25", + X"1E",X"17",X"11",X"0C",X"08",X"04",X"02",X"01",X"00",X"01",X"02",X"04",X"08",X"0C",X"11",X"17", + X"1E",X"25",X"2E",X"37",X"40",X"4A",X"54",X"5F",X"6A",X"75",X"7F",X"10",X"59",X"7B",X"98",X"AC", + X"B3",X"AC",X"98",X"7B",X"59",X"37",X"19",X"06",X"00",X"06",X"19",X"37",X"81",X"24",X"00",X"00", + X"00",X"16",X"31",X"12",X"05",X"1A",X"FF",X"00",X"27",X"6D",X"11",X"05",X"11",X"01",X"0F",X"01", + X"47",X"11",X"31",X"00",X"01",X"00",X"0D",X"1B",X"F4",X"12",X"00",X"00",X"00",X"14",X"47",X"41", + X"45",X"00",X"00",X"00",X"0F",X"5B",X"21",X"35",X"11",X"FF",X"00",X"0D",X"1B",X"15",X"00",X"00", + X"FD",X"00",X"01",X"69",X"31",X"11",X"00",X"01",X"00",X"03",X"6A",X"01",X"15",X"01",X"01",X"01", + X"01",X"47",X"F6",X"53",X"03",X"00",X"02",X"06",X"94",X"6A",X"10",X"02",X"00",X"02",X"06",X"9A", + X"1F",X"12",X"00",X"FF",X"10",X"04",X"69",X"31",X"11",X"00",X"FF",X"00",X"0D",X"00",X"12",X"06", + X"00",X"FF",X"01",X"09",X"28",X"A0",X"98",X"90",X"88",X"80",X"78",X"70",X"68",X"60",X"58",X"50", + X"44",X"40",X"01",X"01",X"02",X"02",X"04",X"04",X"08",X"08",X"10",X"10",X"30",X"60",X"C0",X"E0", + X"01",X"01",X"02",X"02",X"03",X"04",X"05",X"06",X"07",X"08",X"09",X"0A",X"0C",X"80",X"7C",X"78", + X"74",X"70",X"74",X"78",X"7C",X"80",X"01",X"01",X"02",X"02",X"04",X"04",X"08",X"08",X"10",X"20", + X"28",X"30",X"38",X"40",X"48",X"50",X"60",X"70",X"80",X"A0",X"B0",X"C0",X"08",X"40",X"08",X"40", + X"08",X"40",X"08",X"40",X"08",X"40",X"08",X"40",X"08",X"40",X"08",X"40",X"08",X"40",X"08",X"40", + X"01",X"02",X"04",X"08",X"09",X"0A",X"0B",X"0C",X"0E",X"0F",X"10",X"12",X"14",X"16",X"40",X"10", + X"08",X"01",X"01",X"01",X"01",X"01",X"02",X"02",X"03",X"03",X"04",X"04",X"05",X"06",X"08",X"0A", + X"0C",X"10",X"14",X"18",X"20",X"30",X"40",X"50",X"40",X"30",X"20",X"10",X"0C",X"0A",X"08",X"07", + X"06",X"05",X"04",X"03",X"02",X"02",X"01",X"01",X"01",X"07",X"08",X"09",X"0A",X"0C",X"08",X"17", + X"18",X"19",X"1A",X"1B",X"1C",X"00",X"00",X"00",X"FC",X"B6",X"F8",X"01",X"FD",X"2F",X"F8",X"01"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_sound_board.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_sound_board.vhd new file mode 100644 index 00000000..5fdd8293 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/defender_sound_board.vhd @@ -0,0 +1,186 @@ +--------------------------------------------------------------------------------- +-- Defender sound board by Dar (darfpga@aol.fr) +-- http://darfpga.blogspot.fr +--------------------------------------------------------------------------------- +-- gen_ram.vhd +-------------------------------- +-- Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +-- http://www.syntiac.com/fpga64.html +--------------------------------------------------------------------------------- +-- cpu68 - Version 9th Jan 2004 0.8 +-- 6800/01 compatible CPU core +-- GNU public license - December 2002 : John E. Kent +--------------------------------------------------------------------------------- +-- Educational use only +-- Do not redistribute synthetized file with roms +-- Do not redistribute roms whatever the form +-- Use at your own risk +--------------------------------------------------------------------------------- +-- Version 0.0 -- 15/10/2017 -- +-- initial version +--------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; +use ieee.numeric_std.all; + +entity defender_sound_board is +port( + clk_1p79 : in std_logic; + clk_0p89 : in std_logic; + reset : in std_logic; + + select_sound : in std_logic_vector(5 downto 0); + audio_out : out std_logic_vector( 7 downto 0); + + dbg_cpu_addr : out std_logic_vector(15 downto 0) +); +end defender_sound_board; + +architecture struct of defender_sound_board is + + signal reset_n : std_logic; + + signal cpu_clock : std_logic; + signal cpu_addr : std_logic_vector(15 downto 0); + signal cpu_di : std_logic_vector( 7 downto 0); + signal cpu_do : std_logic_vector( 7 downto 0); + signal cpu_rw : std_logic; + signal cpu_irq : std_logic; + + signal wram_cs : std_logic; + signal wram_we : std_logic; + signal wram_do : std_logic_vector( 7 downto 0); + + signal rom_cs : std_logic; + signal rom_do : std_logic_vector( 7 downto 0); + +-- pia port a +-- bit 0-7 audio output + +-- pia port b +-- bit 0-4 select sound input (sel0-4) +-- bit 5-6 switch sound/notes/speech on/off +-- bit 7 sel5 + +-- pia io ca/cb +-- ca1 vdd +-- cb1 sound trigger (sel0-5 = 1) +-- ca2 speech data N/C +-- cb2 speech clock N/C + + signal pia_clock : std_logic; + signal pia_rw_n : std_logic; + signal pia_cs : std_logic; + signal pia_irqa : std_logic; + signal pia_irqb : std_logic; + signal pia_do : std_logic_vector( 7 downto 0); + signal pia_pa_o : std_logic_vector( 7 downto 0); + signal pia_pb_i : std_logic_vector( 7 downto 0); + signal pia_cb1_i : std_logic; + +begin + +reset_n <= not reset; + +dbg_cpu_addr <= cpu_addr; +cpu_clock <= clk_0p89; + + +-- pia cs +wram_cs <= '1' when cpu_addr(15 downto 8) = X"00" else '0'; -- 0000-007F +pia_cs <= '1' when cpu_addr(15 downto 12) = X"0" and cpu_addr(10) = '1' else '0'; -- 8400-8403 ? => 0400-0403 +rom_cs <= '1' when cpu_addr(15 downto 12) = X"F" else '0'; -- F800-FFFF + +-- write enables +wram_we <= '1' when cpu_rw = '0' and cpu_clock = '1' and wram_cs = '1' else '0'; +pia_rw_n <= '0' when cpu_rw = '0' and cpu_clock = '1' and pia_cs = '1' else '1'; + +-- mux cpu in data between roms/io/wram +cpu_di <= + wram_do when wram_cs = '1' else + pia_do when pia_cs = '1' else + rom_do when rom_cs = '1' else X"55"; + +-- pia I/O +pia_clock <= clk_1p79; -- 3p58/2 +audio_out <= pia_pa_o; + +pia_pb_i(4 downto 0) <= select_sound(4 downto 0); +pia_pb_i(6 downto 5) <= "11"; -- assume DS1-1 and DS1-2 open +pia_pb_i(7) <= '1'; -- Handshake to ? from rom board (drawings are confusing) + +-- pia Cb1 +pia_cb1_i <= '0' when select_sound = "111111" else '1'; + +-- pia irqs to cpu +cpu_irq <= pia_irqa or pia_irqb; + +-- microprocessor 6800 +main_cpu : entity work.cpu68 +port map( + clk => cpu_clock,-- E clock input (falling edge) + rst => reset, -- reset input (active high) + rw => cpu_rw, -- read not write output + vma => open, -- valid memory address (active high) + address => cpu_addr, -- address bus output + data_in => cpu_di, -- data bus input + data_out => cpu_do, -- data bus output + hold => '0', -- hold input (active high) extend bus cycle + halt => '0', -- halt input (active high) grants DMA + irq => cpu_irq, -- interrupt request input (active high) + nmi => '0', -- non maskable interrupt request input (active high) + test_alu => open, + test_cc => open +); + +-- cpu program rom +cpu_prog_rom : entity work.defender_sound +port map( + clk => clk_1p79, + addr => cpu_addr(10 downto 0), + data => rom_do +); + +-- cpu wram +cpu_ram : entity work.gen_ram +generic map( dWidth => 8, aWidth => 7) +port map( + clk => clk_1p79, + we => wram_we, + addr => cpu_addr(6 downto 0), + d => cpu_do, + q => wram_do +); + +-- pia +pia : entity work.pia6821 +port map +( + clk => clk_1p79, + rst => reset, + cs => pia_cs, + rw => pia_rw_n, + addr => cpu_addr(1 downto 0), + data_in => cpu_do, + data_out => pia_do, + irqa => pia_irqa, + irqb => pia_irqb, + pa_i => (others => '0'), + pa_o => pia_pa_o, + pa_oe => open, + ca1 => '1', + ca2_i => '0', + ca2_o => open, + ca2_oe => open, + pb_i => pia_pb_i, + pb_o => open, + pb_oe => open, + cb1 => pia_cb1_i, + cb2_i => '0', + cb2_o => open, + cb2_oe => open +); + +end struct; \ No newline at end of file diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/gen_ram.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/gen_ram.vhd new file mode 100644 index 00000000..f1a95608 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/gen_ram.vhd @@ -0,0 +1,84 @@ +-- ----------------------------------------------------------------------- +-- +-- Syntiac's generic VHDL support files. +-- +-- ----------------------------------------------------------------------- +-- Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +-- http://www.syntiac.com/fpga64.html +-- +-- Modified April 2016 by Dar (darfpga@aol.fr) +-- http://darfpga.blogspot.fr +-- Remove address register when writing +-- +-- ----------------------------------------------------------------------- +-- +-- gen_rwram.vhd +-- +-- ----------------------------------------------------------------------- +-- +-- generic ram. +-- +-- ----------------------------------------------------------------------- + +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.numeric_std.ALL; + +-- ----------------------------------------------------------------------- + +entity gen_ram is + generic ( + dWidth : integer := 8; + aWidth : integer := 10 + ); + port ( + clk : in std_logic; + we : in std_logic; + addr : in std_logic_vector((aWidth-1) downto 0); + d : in std_logic_vector((dWidth-1) downto 0); + q : out std_logic_vector((dWidth-1) downto 0) + ); +end entity; + +-- ----------------------------------------------------------------------- + +architecture rtl of gen_ram is + subtype addressRange is integer range 0 to ((2**aWidth)-1); + type ramDef is array(addressRange) of std_logic_vector((dWidth-1) downto 0); + signal ram: ramDef; + + signal rAddrReg : std_logic_vector((aWidth-1) downto 0); + signal qReg : std_logic_vector((dWidth-1) downto 0); +begin +-- ----------------------------------------------------------------------- +-- Signals to entity interface +-- ----------------------------------------------------------------------- +-- q <= qReg; + +-- ----------------------------------------------------------------------- +-- Memory write +-- ----------------------------------------------------------------------- + process(clk) + begin + if rising_edge(clk) then + if we = '1' then + ram(to_integer(unsigned(addr))) <= d; + end if; + end if; + end process; + +-- ----------------------------------------------------------------------- +-- Memory read +-- ----------------------------------------------------------------------- +process(clk) + begin + if rising_edge(clk) then +-- qReg <= ram(to_integer(unsigned(rAddrReg))); +-- rAddrReg <= addr; +---- qReg <= ram(to_integer(unsigned(addr))); + q <= ram(to_integer(unsigned(addr))); + end if; + end process; +--q <= ram(to_integer(unsigned(addr))); +end architecture; + diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pia6821.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pia6821.vhd new file mode 100644 index 00000000..d565ae36 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pia6821.vhd @@ -0,0 +1,553 @@ +--===========================================================================-- +-- +-- S Y N T H E Z I A B L E I/O Port C O R E +-- +-- www.OpenCores.Org - May 2004 +-- This core adheres to the GNU public license +-- +-- File name : pia6821.vhd +-- +-- Purpose : Implements 2 x 8 bit parallel I/O ports +-- with programmable data direction registers +-- +-- Dependencies : ieee.Std_Logic_1164 +-- ieee.std_logic_unsigned +-- +-- Author : John E. Kent +-- +--===========================================================================---- +-- +-- Revision History: +-- +-- Date: Revision Author +-- 1 May 2004 0.0 John Kent +-- Initial version developed from ioport.vhd +-- +-- +-- Unkown date 0.0.1 found at Pacedev repository +-- remove High Z output and and oe signal +-- +-- 18 October 2017 0.0.2 DarFpga +-- Set output to low level when in data is in input mode +-- (to avoid infered latch warning) +-- +--===========================================================================---- +-- +-- Memory Map +-- +-- IO + $00 - Port A Data & Direction register +-- IO + $01 - Port A Control register +-- IO + $02 - Port B Data & Direction Direction Register +-- IO + $03 - Port B Control Register +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity pia6821 is + port ( + clk : in std_logic; + rst : in std_logic; + cs : in std_logic; + rw : in std_logic; + addr : in std_logic_vector(1 downto 0); + data_in : in std_logic_vector(7 downto 0); + data_out : out std_logic_vector(7 downto 0); + irqa : out std_logic; + irqb : out std_logic; + pa_i : in std_logic_vector(7 downto 0); + pa_o : out std_logic_vector(7 downto 0); + pa_oe : out std_logic_vector(7 downto 0); + ca1 : in std_logic; + ca2_i : in std_logic; + ca2_o : out std_logic; + ca2_oe : out std_logic; + pb_i : in std_logic_vector(7 downto 0); + pb_o : out std_logic_vector(7 downto 0); + pb_oe : out std_logic_vector(7 downto 0); + cb1 : in std_logic; + cb2_i : in std_logic; + cb2_o : out std_logic; + cb2_oe : out std_logic + ); +end; + +architecture pia_arch of pia6821 is + +signal porta_ddr : std_logic_vector(7 downto 0); +signal porta_data : std_logic_vector(7 downto 0); +signal porta_ctrl : std_logic_vector(5 downto 0); +signal porta_read : std_logic; + +signal portb_ddr : std_logic_vector(7 downto 0); +signal portb_data : std_logic_vector(7 downto 0); +signal portb_ctrl : std_logic_vector(5 downto 0); +signal portb_read : std_logic; +signal portb_write : std_logic; + +signal ca1_del : std_logic; +signal ca1_rise : std_logic; +signal ca1_fall : std_logic; +signal ca1_edge : std_logic; +signal irqa1 : std_logic; + +signal ca2_del : std_logic; +signal ca2_rise : std_logic; +signal ca2_fall : std_logic; +signal ca2_edge : std_logic; +signal irqa2 : std_logic; +signal ca2_out : std_logic; + +signal cb1_del : std_logic; +signal cb1_rise : std_logic; +signal cb1_fall : std_logic; +signal cb1_edge : std_logic; +signal irqb1 : std_logic; + +signal cb2_del : std_logic; +signal cb2_rise : std_logic; +signal cb2_fall : std_logic; +signal cb2_edge : std_logic; +signal irqb2 : std_logic; +signal cb2_out : std_logic; + +begin + +-------------------------------- +-- +-- read I/O port +-- +-------------------------------- + +pia_read : process( addr, cs, + irqa1, irqa2, irqb1, irqb2, + porta_ddr, portb_ddr, + porta_data, portb_data, + porta_ctrl, portb_ctrl, + pa_i, pb_i ) +variable count : integer; +begin + case addr is + when "00" => + for count in 0 to 7 loop + if porta_ctrl(2) = '0' then + data_out(count) <= porta_ddr(count); + porta_read <= '0'; + else + if porta_ddr(count) = '1' then + data_out(count) <= porta_data(count); + else + data_out(count) <= pa_i(count); + end if; + porta_read <= cs; + end if; + end loop; + portb_read <= '0'; + + when "01" => + data_out <= irqa1 & irqa2 & porta_ctrl; + porta_read <= '0'; + portb_read <= '0'; + + when "10" => + for count in 0 to 7 loop + if portb_ctrl(2) = '0' then + data_out(count) <= portb_ddr(count); + portb_read <= '0'; + else + if portb_ddr(count) = '1' then + data_out(count) <= portb_data(count); + else + data_out(count) <= pb_i(count); + end if; + portb_read <= cs; + end if; + end loop; + porta_read <= '0'; + + when "11" => + data_out <= irqb1 & irqb2 & portb_ctrl; + porta_read <= '0'; + portb_read <= '0'; + + when others => + data_out <= "00000000"; + porta_read <= '0'; + portb_read <= '0'; + + end case; +end process; + +--------------------------------- +-- +-- Write I/O ports +-- +--------------------------------- + +pia_write : process( clk, rst, addr, cs, rw, data_in, + porta_ctrl, portb_ctrl, + porta_data, portb_data, + porta_ddr, portb_ddr ) +begin + if rst = '1' then + porta_ddr <= "00000000"; + porta_data <= "00000000"; + porta_ctrl <= "000000"; + portb_ddr <= "00000000"; + portb_data <= "00000000"; + portb_ctrl <= "000000"; + portb_write <= '0'; + elsif clk'event and clk = '1' then + if cs = '1' and rw = '0' then + case addr is + when "00" => + if porta_ctrl(2) = '0' then + porta_ddr <= data_in; + porta_data <= porta_data; + else + porta_ddr <= porta_ddr; + porta_data <= data_in; + end if; + porta_ctrl <= porta_ctrl; + portb_ddr <= portb_ddr; + portb_data <= portb_data; + portb_ctrl <= portb_ctrl; + portb_write <= '0'; + when "01" => + porta_ddr <= porta_ddr; + porta_data <= porta_data; + porta_ctrl <= data_in(5 downto 0); + portb_ddr <= portb_ddr; + portb_data <= portb_data; + portb_ctrl <= portb_ctrl; + portb_write <= '0'; + when "10" => + porta_ddr <= porta_ddr; + porta_data <= porta_data; + porta_ctrl <= porta_ctrl; + if portb_ctrl(2) = '0' then + portb_ddr <= data_in; + portb_data <= portb_data; + portb_write <= '0'; + else + portb_ddr <= portb_ddr; + portb_data <= data_in; + portb_write <= '1'; + end if; + portb_ctrl <= portb_ctrl; + when "11" => + porta_ddr <= porta_ddr; + porta_data <= porta_data; + porta_ctrl <= porta_ctrl; + portb_ddr <= portb_ddr; + portb_data <= portb_data; + portb_ctrl <= data_in(5 downto 0); + portb_write <= '0'; + when others => + porta_ddr <= porta_ddr; + porta_data <= porta_data; + porta_ctrl <= porta_ctrl; + portb_ddr <= portb_ddr; + portb_data <= portb_data; + portb_ctrl <= portb_ctrl; + portb_write <= '0'; + end case; + else + porta_ddr <= porta_ddr; + porta_data <= porta_data; + porta_ctrl <= porta_ctrl; + portb_data <= portb_data; + portb_ddr <= portb_ddr; + portb_ctrl <= portb_ctrl; + portb_write <= '0'; + end if; + end if; +end process; + +--------------------------------- +-- +-- direction control port a +-- +--------------------------------- +porta_direction : process ( porta_data, porta_ddr ) +variable count : integer; +begin + for count in 0 to 7 loop + if porta_ddr(count) = '1' then + pa_o(count) <= porta_data(count); + pa_oe(count) <= '1'; + else + pa_o(count) <= '0'; + pa_oe(count) <= '0'; + end if; + end loop; +end process; + +--------------------------------- +-- +-- CA1 Edge detect +-- +--------------------------------- +ca1_input : process( clk, rst, ca1, ca1_del, + ca1_rise, ca1_fall, ca1_edge, + irqa1, porta_ctrl, porta_read ) +begin + if rst = '1' then + ca1_del <= '0'; + ca1_rise <= '0'; + ca1_fall <= '0'; + ca1_edge <= '0'; + irqa1 <= '0'; + elsif clk'event and clk = '0' then + ca1_del <= ca1; + ca1_rise <= (not ca1_del) and ca1; + ca1_fall <= ca1_del and (not ca1); + if ca1_edge = '1' then + irqa1 <= '1'; + elsif porta_read = '1' then + irqa1 <= '0'; + else + irqa1 <= irqa1; + end if; + end if; + + if porta_ctrl(1) = '0' then + ca1_edge <= ca1_fall; + else + ca1_edge <= ca1_rise; + end if; +end process; + +--------------------------------- +-- +-- CA2 Edge detect +-- +--------------------------------- +ca2_input : process( clk, rst, ca2_i, ca2_del, + ca2_rise, ca2_fall, ca2_edge, + irqa2, porta_ctrl, porta_read ) +begin + if rst = '1' then + ca2_del <= '0'; + ca2_rise <= '0'; + ca2_fall <= '0'; + ca2_edge <= '0'; + irqa2 <= '0'; + elsif clk'event and clk = '0' then + ca2_del <= ca2_i; + ca2_rise <= (not ca2_del) and ca2_i; + ca2_fall <= ca2_del and (not ca2_i); + if porta_ctrl(5) = '0' and ca2_edge = '1' then + irqa2 <= '1'; + elsif porta_read = '1' then + irqa2 <= '0'; + else + irqa2 <= irqa2; + end if; + end if; + + if porta_ctrl(4) = '0' then + ca2_edge <= ca2_fall; + else + ca2_edge <= ca2_rise; + end if; +end process; + +--------------------------------- +-- +-- CA2 output control +-- +--------------------------------- +ca2_output : process( clk, rst, porta_ctrl, porta_read, ca1_edge, ca2_out ) +begin + if rst='1' then + ca2_out <= '0'; + elsif clk'event and clk='0' then + case porta_ctrl(5 downto 3) is + when "100" => -- read PA clears, CA1 edge sets + if porta_read = '1' then + ca2_out <= '0'; + elsif ca1_edge = '1' then + ca2_out <= '1'; + else + ca2_out <= ca2_out; + end if; + when "101" => -- read PA clears, E sets + ca2_out <= not porta_read; + when "110" => -- set low + ca2_out <= '0'; + when "111" => -- set high + ca2_out <= '1'; + when others => -- no change + ca2_out <= ca2_out; + end case; + end if; +end process; + +--------------------------------- +-- +-- CA2 direction control +-- +--------------------------------- +ca2_direction : process( porta_ctrl, ca2_out ) +begin + if porta_ctrl(5) = '0' then + ca2_oe <= '0'; + ca2_o <= '0'; + else + ca2_o <= ca2_out; + ca2_oe <= '1'; + end if; +end process; + +--------------------------------- +-- +-- direction control port b +-- +--------------------------------- +portb_direction : process ( portb_data, portb_ddr ) +variable count : integer; +begin + for count in 0 to 7 loop + if portb_ddr(count) = '1' then + pb_o(count) <= portb_data(count); + pb_oe(count) <= '1'; + else + pb_o(count) <= '0'; + pb_oe(count) <= '0'; + end if; + end loop; +end process; + +--------------------------------- +-- +-- CB1 Edge detect +-- +--------------------------------- +cb1_input : process( clk, rst, cb1, cb1_del, + cb1_rise, cb1_fall, cb1_edge, + irqb1, portb_ctrl, portb_read ) +begin + if rst = '1' then + cb1_del <= '0'; + cb1_rise <= '0'; + cb1_fall <= '0'; + cb1_edge <= '0'; + irqb1 <= '0'; + elsif clk'event and clk = '0' then + cb1_del <= cb1; + cb1_rise <= (not cb1_del) and cb1; + cb1_fall <= cb1_del and (not cb1); + if cb1_edge = '1' then + irqb1 <= '1'; + elsif portb_read = '1' then + irqb1 <= '0'; + else + irqb1 <= irqb1; + end if; + end if; + + if portb_ctrl(1) = '0' then + cb1_edge <= cb1_fall; + else + cb1_edge <= cb1_rise; + end if; +end process; + +--------------------------------- +-- +-- CB2 Edge detect +-- +--------------------------------- +cb2_input : process( clk, rst, cb2_i, cb2_del, + cb2_rise, cb2_fall, cb2_edge, + irqb2, portb_ctrl, portb_read ) +begin + if rst = '1' then + cb2_del <= '0'; + cb2_rise <= '0'; + cb2_fall <= '0'; + cb2_edge <= '0'; + irqb2 <= '0'; + elsif clk'event and clk = '0' then + cb2_del <= cb2_i; + cb2_rise <= (not cb2_del) and cb2_i; + cb2_fall <= cb2_del and (not cb2_i); + if portb_ctrl(5) = '0' and cb2_edge = '1' then + irqb2 <= '1'; + elsif portb_read = '1' then + irqb2 <= '0'; + else + irqb2 <= irqb2; + end if; + end if; + + if portb_ctrl(4) = '0' then + cb2_edge <= cb2_fall; + else + cb2_edge <= cb2_rise; + end if; + +end process; + +--------------------------------- +-- +-- CB2 output control +-- +--------------------------------- +cb2_output : process( clk, rst, portb_ctrl, portb_write, cb1_edge, cb2_out ) +begin + if rst='1' then + cb2_out <= '0'; + elsif clk'event and clk='0' then + case portb_ctrl(5 downto 3) is + when "100" => -- write PB clears, CA1 edge sets + if portb_write = '1' then + cb2_out <= '0'; + elsif cb1_edge = '1' then + cb2_out <= '1'; + else + cb2_out <= cb2_out; + end if; + when "101" => -- write PB clears, E sets + cb2_out <= not portb_write; + when "110" => -- set low + cb2_out <= '0'; + when "111" => -- set high + cb2_out <= '1'; + when others => -- no change + cb2_out <= cb2_out; + end case; + end if; +end process; + +--------------------------------- +-- +-- CB2 direction control +-- +--------------------------------- +cb2_direction : process( portb_ctrl, cb2_out ) +begin + if portb_ctrl(5) = '0' then + cb2_oe <= '0'; + cb2_o <= '0'; + else + cb2_o <= cb2_out; + cb2_oe <= '1'; + end if; +end process; + +--------------------------------- +-- +-- IRQ control +-- +--------------------------------- +pia_irq : process( irqa1, irqa2, irqb1, irqb2, porta_ctrl, portb_ctrl ) +begin + irqa <= (irqa1 and porta_ctrl(0)) or (irqa2 and porta_ctrl(3)); + irqb <= (irqb1 and portb_ctrl(0)) or (irqb2 and portb_ctrl(3)); +end process; + +end pia_arch; + diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.ppf b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.ppf new file mode 100644 index 00000000..db79bfc9 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.ppf @@ -0,0 +1,14 @@ + + + + + + + + + + + + + + diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.qip b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.qip new file mode 100644 index 00000000..d4720390 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.qip @@ -0,0 +1,4 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL" +set_global_assignment -name IP_TOOL_VERSION "13.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "pll_mist.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "pll_mist.ppf"] diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.vhd b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.vhd new file mode 100644 index 00000000..b54b7a75 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/pll_mist.vhd @@ -0,0 +1,461 @@ +-- megafunction wizard: %ALTPLL% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altpll + +-- ============================================================ +-- File Name: pll_mist.vhd +-- Megafunction Name(s): +-- altpll +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 13.1.4 Build 182 03/12/2014 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2014 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY pll_mist IS + PORT + ( + areset : IN STD_LOGIC := '0'; + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + c2 : OUT STD_LOGIC ; + c3 : OUT STD_LOGIC ; + locked : OUT STD_LOGIC + ); +END pll_mist; + + +ARCHITECTURE SYN OF pll_mist IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC ; + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC ; + SIGNAL sub_wire6 : STD_LOGIC ; + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (1 DOWNTO 0); + SIGNAL sub_wire8_bv : BIT_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire8 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altpll + GENERIC ( + bandwidth_type : STRING; + clk0_divide_by : NATURAL; + clk0_duty_cycle : NATURAL; + clk0_multiply_by : NATURAL; + clk0_phase_shift : STRING; + clk1_divide_by : NATURAL; + clk1_duty_cycle : NATURAL; + clk1_multiply_by : NATURAL; + clk1_phase_shift : STRING; + clk2_divide_by : NATURAL; + clk2_duty_cycle : NATURAL; + clk2_multiply_by : NATURAL; + clk2_phase_shift : STRING; + clk3_divide_by : NATURAL; + clk3_duty_cycle : NATURAL; + clk3_multiply_by : NATURAL; + clk3_phase_shift : STRING; + compensate_clock : STRING; + inclk0_input_frequency : NATURAL; + intended_device_family : STRING; + lpm_hint : STRING; + lpm_type : STRING; + operation_mode : STRING; + pll_type : STRING; + port_activeclock : STRING; + port_areset : STRING; + port_clkbad0 : STRING; + port_clkbad1 : STRING; + port_clkloss : STRING; + port_clkswitch : STRING; + port_configupdate : STRING; + port_fbin : STRING; + port_inclk0 : STRING; + port_inclk1 : STRING; + port_locked : STRING; + port_pfdena : STRING; + port_phasecounterselect : STRING; + port_phasedone : STRING; + port_phasestep : STRING; + port_phaseupdown : STRING; + port_pllena : STRING; + port_scanaclr : STRING; + port_scanclk : STRING; + port_scanclkena : STRING; + port_scandata : STRING; + port_scandataout : STRING; + port_scandone : STRING; + port_scanread : STRING; + port_scanwrite : STRING; + port_clk0 : STRING; + port_clk1 : STRING; + port_clk2 : STRING; + port_clk3 : STRING; + port_clk4 : STRING; + port_clk5 : STRING; + port_clkena0 : STRING; + port_clkena1 : STRING; + port_clkena2 : STRING; + port_clkena3 : STRING; + port_clkena4 : STRING; + port_clkena5 : STRING; + port_extclk0 : STRING; + port_extclk1 : STRING; + port_extclk2 : STRING; + port_extclk3 : STRING; + self_reset_on_loss_lock : STRING; + width_clock : NATURAL + ); + PORT ( + areset : IN STD_LOGIC ; + clk : OUT STD_LOGIC_VECTOR (4 DOWNTO 0); + inclk : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + locked : OUT STD_LOGIC + ); + END COMPONENT; + +BEGIN + sub_wire8_bv(0 DOWNTO 0) <= "0"; + sub_wire8 <= To_stdlogicvector(sub_wire8_bv); + sub_wire5 <= sub_wire0(2); + sub_wire4 <= sub_wire0(0); + sub_wire2 <= sub_wire0(3); + sub_wire1 <= sub_wire0(1); + c1 <= sub_wire1; + c3 <= sub_wire2; + locked <= sub_wire3; + c0 <= sub_wire4; + c2 <= sub_wire5; + sub_wire6 <= inclk0; + sub_wire7 <= sub_wire8(0 DOWNTO 0) & sub_wire6; + + altpll_component : altpll + GENERIC MAP ( + bandwidth_type => "AUTO", + clk0_divide_by => 3, + clk0_duty_cycle => 50, + clk0_multiply_by => 4, + clk0_phase_shift => "0", + clk1_divide_by => 9, + clk1_duty_cycle => 50, + clk1_multiply_by => 2, + clk1_phase_shift => "0", + clk2_divide_by => 181, + clk2_duty_cycle => 50, + clk2_multiply_by => 12, + clk2_phase_shift => "0", + clk3_divide_by => 91, + clk3_duty_cycle => 50, + clk3_multiply_by => 3, + clk3_phase_shift => "0", + compensate_clock => "CLK0", + inclk0_input_frequency => 37037, + intended_device_family => "Cyclone III", + lpm_hint => "CBX_MODULE_PREFIX=pll_mist", + lpm_type => "altpll", + operation_mode => "NORMAL", + pll_type => "AUTO", + port_activeclock => "PORT_UNUSED", + port_areset => "PORT_USED", + port_clkbad0 => "PORT_UNUSED", + port_clkbad1 => "PORT_UNUSED", + port_clkloss => "PORT_UNUSED", + port_clkswitch => "PORT_UNUSED", + port_configupdate => "PORT_UNUSED", + port_fbin => "PORT_UNUSED", + port_inclk0 => "PORT_USED", + port_inclk1 => "PORT_UNUSED", + port_locked => "PORT_USED", + port_pfdena => "PORT_UNUSED", + port_phasecounterselect => "PORT_UNUSED", + port_phasedone => "PORT_UNUSED", + port_phasestep => "PORT_UNUSED", + port_phaseupdown => "PORT_UNUSED", + port_pllena => "PORT_UNUSED", + port_scanaclr => "PORT_UNUSED", + port_scanclk => "PORT_UNUSED", + port_scanclkena => "PORT_UNUSED", + port_scandata => "PORT_UNUSED", + port_scandataout => "PORT_UNUSED", + port_scandone => "PORT_UNUSED", + port_scanread => "PORT_UNUSED", + port_scanwrite => "PORT_UNUSED", + port_clk0 => "PORT_USED", + port_clk1 => "PORT_USED", + port_clk2 => "PORT_USED", + port_clk3 => "PORT_USED", + port_clk4 => "PORT_UNUSED", + port_clk5 => "PORT_UNUSED", + port_clkena0 => "PORT_UNUSED", + port_clkena1 => "PORT_UNUSED", + port_clkena2 => "PORT_UNUSED", + port_clkena3 => "PORT_UNUSED", + port_clkena4 => "PORT_UNUSED", + port_clkena5 => "PORT_UNUSED", + port_extclk0 => "PORT_UNUSED", + port_extclk1 => "PORT_UNUSED", + port_extclk2 => "PORT_UNUSED", + port_extclk3 => "PORT_UNUSED", + self_reset_on_loss_lock => "OFF", + width_clock => 5 + ) + PORT MAP ( + areset => areset, + inclk => sub_wire7, + clk => sub_wire0, + locked => sub_wire3 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0" +-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "3" +-- Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "9" +-- Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "181" +-- Retrieval info: PRIVATE: DIV_FACTOR3 NUMERIC "91" +-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE2 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE3 STRING "50.00000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "36.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "6.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "1.790055" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE3 STRING "0.890110" +-- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "27.000" +-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1" +-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT2 STRING "ps" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT3 STRING "ps" +-- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK2 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK3 STRING "0" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "4" +-- Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "2" +-- Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "12" +-- Retrieval info: PRIVATE: MULT_FACTOR3 NUMERIC "3" +-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "36.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "6.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "1.79000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ3 STRING "0.89000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE3 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT2 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT3 STRING "MHz" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT2 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT3 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT2 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT3 STRING "deg" +-- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1" +-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +-- Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll_mist.mif" +-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +-- Retrieval info: PRIVATE: SPREAD_USE STRING "0" +-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0" +-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK1 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK2 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK3 STRING "1" +-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_CLK0 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK1 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK2 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK3 STRING "1" +-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA1 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA2 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA3 STRING "0" +-- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "3" +-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "4" +-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "9" +-- Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "2" +-- Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "181" +-- Retrieval info: CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "12" +-- Retrieval info: CONSTANT: CLK2_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK3_DIVIDE_BY NUMERIC "91" +-- Retrieval info: CONSTANT: CLK3_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK3_MULTIPLY_BY NUMERIC "3" +-- Retrieval info: CONSTANT: CLK3_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "37037" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL" +-- Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF" +-- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +-- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +-- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT_CLK_EXT VCC "@inclk[1..0]" +-- Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset" +-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +-- Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT_CLK_EXT VCC "c1" +-- Retrieval info: USED_PORT: c2 0 0 0 0 OUTPUT_CLK_EXT VCC "c2" +-- Retrieval info: USED_PORT: c3 0 0 0 0 OUTPUT_CLK_EXT VCC "c3" +-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +-- Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked" +-- Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +-- Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1 +-- Retrieval info: CONNECT: c2 0 0 0 0 @clk 0 0 1 2 +-- Retrieval info: CONNECT: c3 0 0 0 0 @clk 0 0 1 3 +-- Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0 +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist.cmp FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist.bsf FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist_inst.vhd FALSE +-- Retrieval info: LIB_FILE: altera_mf +-- Retrieval info: CBX_MODULE_PREFIX: ON diff --git a/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/sdram.sv b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/sdram.sv new file mode 100644 index 00000000..8f927d05 --- /dev/null +++ b/Arcade_MiST/Williams 6809 rev.1 Hardware/Mayday/rtl/sdram.sv @@ -0,0 +1,254 @@ +// +// sdram.v +// +// Static RAM controller implementation using SDRAM MT48LC16M16A2 +// +// Copyright (c) 2015,2016 Sorgelig +// +// Some parts of SDRAM code used from project: +// http://hamsterworks.co.nz/mediawiki/index.php/Simple_SDRAM_Controller +// +// This source file is free software: you can redistribute it and/or modify +// it under the terms of the GNU General Public License as published +// by the Free Software Foundation, either version 3 of the License, or +// (at your option) any later version. +// +// This source file is distributed in the hope that it will be useful, +// but WITHOUT ANY WARRANTY; without even the implied warranty of +// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +// GNU General Public License for more details. +// +// You should have received a copy of the GNU General Public License +// along with this program. If not, see . +// +// ------------------------------------------ +// +// v2.1 - Add universal 8/16 bit mode. +// + +module sdram +( + input init, // reset to initialize RAM + input clk, // clock ~100MHz + // + // SDRAM_* - signals to the MT48LC16M16 chip + inout reg [15:0] SDRAM_DQ, // 16 bit bidirectional data bus + output reg [12:0] SDRAM_A, // 13 bit multiplexed address bus + output reg SDRAM_DQML, // two byte masks + output reg SDRAM_DQMH, // + output reg [1:0] SDRAM_BA, // two banks + output SDRAM_nCS, // a single chip select + output SDRAM_nWE, // write enable + output SDRAM_nRAS, // row address select + output SDRAM_nCAS, // columns address select + output SDRAM_CKE, // clock enable + // + input [1:0] wtbt, // 16bit mode: bit1 - write high byte, bit0 - write low byte, + // 8bit mode: 2'b00 - use addr[0] to decide which byte to write + // Ignored while reading. + // + input [24:0] addr, // 25 bit address for 8bit mode. addr[0] = 0 for 16bit mode for correct operations. + output [15:0] dout, // data output to cpu + input [15:0] din, // data input from cpu + input we, // cpu requests write + input rd, // cpu requests read + output reg ready // dout is valid. Ready to accept new read/write. +); + +assign SDRAM_nCS = command[3]; +assign SDRAM_nRAS = command[2]; +assign SDRAM_nCAS = command[1]; +assign SDRAM_nWE = command[0]; +assign SDRAM_CKE = cke; + +// no burst configured +localparam BURST_LENGTH = 3'b000; // 000=1, 001=2, 010=4, 011=8 +localparam ACCESS_TYPE = 1'b0; // 0=sequential, 1=interleaved +localparam CAS_LATENCY = 3'd2; // 2 for < 100MHz, 3 for >100MHz +localparam OP_MODE = 2'b00; // only 00 (standard operation) allowed +localparam NO_WRITE_BURST = 1'b1; // 0= write burst enabled, 1=only single access write +localparam MODE = {3'b000, NO_WRITE_BURST, OP_MODE, CAS_LATENCY, ACCESS_TYPE, BURST_LENGTH}; + +localparam sdram_startup_cycles= 14'd12100;// 100us, plus a little more, @ 100MHz +localparam cycles_per_refresh = 14'd186; // (64000*36)/8192-1 Calc'd as (64ms @ 36MHz)/8192 rose +localparam startup_refresh_max = 14'b11111111111111; + +// SDRAM commands +localparam CMD_INHIBIT = 4'b1111; +localparam CMD_NOP = 4'b0111; +localparam CMD_ACTIVE = 4'b0011; +localparam CMD_READ = 4'b0101; +localparam CMD_WRITE = 4'b0100; +localparam CMD_BURST_TERMINATE = 4'b0110; +localparam CMD_PRECHARGE = 4'b0010; +localparam CMD_AUTO_REFRESH = 4'b0001; +localparam CMD_LOAD_MODE = 4'b0000; + +reg [13:0] refresh_count = startup_refresh_max - sdram_startup_cycles; +reg [3:0] command = CMD_INHIBIT; +reg cke = 0; +reg [24:0] save_addr; +reg [15:0] data; + +assign dout = save_addr[0] ? {data[7:0], data[15:8]} : {data[15:8], data[7:0]}; +typedef enum +{ + STATE_STARTUP, + STATE_OPEN_1, + STATE_WRITE, + STATE_READ, + STATE_IDLE, STATE_IDLE_1, STATE_IDLE_2, STATE_IDLE_3, + STATE_IDLE_4, STATE_IDLE_5, STATE_IDLE_6, STATE_IDLE_7 +} state_t; + +state_t state = STATE_STARTUP; + +always @(posedge clk) begin + reg old_we, old_rd; + reg [CAS_LATENCY:0] data_ready_delay; + + reg [15:0] new_data; + reg [1:0] new_wtbt; + reg new_we; + reg new_rd; + reg save_we = 1; + + + command <= CMD_NOP; + refresh_count <= refresh_count+1'b1; + + data_ready_delay <= {1'b0, data_ready_delay[CAS_LATENCY:1]}; + + if(data_ready_delay[0]) data <= SDRAM_DQ; + + case(state) + STATE_STARTUP: begin + //------------------------------------------------------------------------ + //-- This is the initial startup state, where we wait for at least 100us + //-- before starting the start sequence + //-- + //-- The initialisation is sequence is + //-- * de-assert SDRAM_CKE + //-- * 100us wait, + //-- * assert SDRAM_CKE + //-- * wait at least one cycle, + //-- * PRECHARGE + //-- * wait 2 cycles + //-- * REFRESH, + //-- * tREF wait + //-- * REFRESH, + //-- * tREF wait + //-- * LOAD_MODE_REG + //-- * 2 cycles wait + //------------------------------------------------------------------------ + cke <= 1; + SDRAM_DQ <= 16'bZZZZZZZZZZZZZZZZ; + SDRAM_DQML <= 1; + SDRAM_DQMH <= 1; + SDRAM_A <= 0; + SDRAM_BA <= 0; + + // All the commands during the startup are NOPS, except these + if(refresh_count == startup_refresh_max-31) begin + // ensure all rows are closed + command <= CMD_PRECHARGE; + SDRAM_A[10] <= 1; // all banks + SDRAM_BA <= 2'b00; + end else if (refresh_count == startup_refresh_max-23) begin + // these refreshes need to be at least tREF (66ns) apart + command <= CMD_AUTO_REFRESH; + end else if (refresh_count == startup_refresh_max-15) + command <= CMD_AUTO_REFRESH; + else if (refresh_count == startup_refresh_max-7) begin + // Now load the mode register + command <= CMD_LOAD_MODE; + SDRAM_A <= MODE; + end + + //------------------------------------------------------ + //-- if startup is complete then go into idle mode, + //-- get prepared to accept a new command, and schedule + //-- the first refresh cycle + //------------------------------------------------------ + if(!refresh_count) begin + state <= STATE_IDLE; + ready <= 1; + refresh_count <= 0; + end + end + + STATE_IDLE_7: state <= STATE_IDLE_6; + STATE_IDLE_6: state <= STATE_IDLE_5; + STATE_IDLE_5: state <= STATE_IDLE_4; + STATE_IDLE_4: state <= STATE_IDLE_3; + STATE_IDLE_3: state <= STATE_IDLE_2; + STATE_IDLE_2: state <= STATE_IDLE_1; + STATE_IDLE_1: begin + SDRAM_DQ <= 16'bZZZZZZZZZZZZZZZZ; + state <= STATE_IDLE; + // mask possible refresh to reduce colliding. + if(refresh_count > cycles_per_refresh) begin + //------------------------------------------------------------------------ + //-- Start the refresh cycle. + //-- This tasks tRFC (66ns), so 2 idle cycles are needed @ 36MHz + //------------------------------------------------------------------------ + state <= STATE_IDLE_2; + command <= CMD_AUTO_REFRESH; + refresh_count <= refresh_count - cycles_per_refresh + 1'd1; + end + end + + STATE_IDLE: begin + // Priority is to issue a refresh if one is outstanding + if(refresh_count > (cycles_per_refresh<<1)) state <= STATE_IDLE_1; + else if(new_rd | new_we) begin + new_we <= 0; + new_rd <= 0; + save_addr<= addr; + save_we <= new_we; + state <= STATE_OPEN_1; + command <= CMD_ACTIVE; + SDRAM_A <= addr[13:1]; + SDRAM_BA <= addr[24:23]; + end + end + + // ACTIVE-to-READ or WRITE delay >20ns (1 cycle @ 36 MHz)(-75) + STATE_OPEN_1: begin + SDRAM_A <= {4'b0010, save_addr[22:14]}; + SDRAM_DQML <= save_we & (new_wtbt ? ~new_wtbt[0] : save_addr[0]); + SDRAM_DQMH <= save_we & (new_wtbt ? ~new_wtbt[1] : ~save_addr[0]); + state <= save_we ? STATE_WRITE : STATE_READ; + end + + STATE_READ: begin + state <= STATE_IDLE_5; + command <= CMD_READ; + SDRAM_DQ <= 16'bZZZZZZZZZZZZZZZZ; + + // Schedule reading the data values off the bus + data_ready_delay[CAS_LATENCY] <= 1; + end + + STATE_WRITE: begin + state <= STATE_IDLE_5; + command <= CMD_WRITE; + SDRAM_DQ <= new_wtbt ? new_data : {new_data[7:0], new_data[7:0]}; + ready <= 1; + end + endcase + + if(init) begin + state <= STATE_STARTUP; + refresh_count <= startup_refresh_max - sdram_startup_cycles; + end + + old_we <= we; + old_rd <= rd; + if(we & ~old_we) {ready, new_we, new_data, new_wtbt} <= {1'b0, 1'b1, din, wtbt}; + else + if((rd & ~old_rd) || (rd & old_rd & (save_addr != addr))) {ready, new_rd} <= {1'b0, 1'b1}; + +end + +endmodule