1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-01-27 12:21:57 +00:00

Update jt51

This commit is contained in:
Gyorgy Szombathelyi
2023-04-06 02:01:51 +02:00
parent 9eae085e83
commit a249fa94c9
26 changed files with 1297 additions and 520 deletions

674
common/Sound/jt51/LICENSE Normal file
View File

@@ -0,0 +1,674 @@
GNU GENERAL PUBLIC LICENSE
Version 3, 29 June 2007
Copyright (C) 2007 Free Software Foundation, Inc. <http://fsf.org/>
Everyone is permitted to copy and distribute verbatim copies
of this license document, but changing it is not allowed.
Preamble
The GNU General Public License is a free, copyleft license for
software and other kinds of works.
The licenses for most software and other practical works are designed
to take away your freedom to share and change the works. By contrast,
the GNU General Public License is intended to guarantee your freedom to
share and change all versions of a program--to make sure it remains free
software for all its users. We, the Free Software Foundation, use the
GNU General Public License for most of our software; it applies also to
any other work released this way by its authors. You can apply it to
your programs, too.
When we speak of free software, we are referring to freedom, not
price. Our General Public Licenses are designed to make sure that you
have the freedom to distribute copies of free software (and charge for
them if you wish), that you receive source code or can get it if you
want it, that you can change the software or use pieces of it in new
free programs, and that you know you can do these things.
To protect your rights, we need to prevent others from denying you
these rights or asking you to surrender the rights. Therefore, you have
certain responsibilities if you distribute copies of the software, or if
you modify it: responsibilities to respect the freedom of others.
For example, if you distribute copies of such a program, whether
gratis or for a fee, you must pass on to the recipients the same
freedoms that you received. You must make sure that they, too, receive
or can get the source code. And you must show them these terms so they
know their rights.
Developers that use the GNU GPL protect your rights with two steps:
(1) assert copyright on the software, and (2) offer you this License
giving you legal permission to copy, distribute and/or modify it.
For the developers' and authors' protection, the GPL clearly explains
that there is no warranty for this free software. For both users' and
authors' sake, the GPL requires that modified versions be marked as
changed, so that their problems will not be attributed erroneously to
authors of previous versions.
Some devices are designed to deny users access to install or run
modified versions of the software inside them, although the manufacturer
can do so. This is fundamentally incompatible with the aim of
protecting users' freedom to change the software. The systematic
pattern of such abuse occurs in the area of products for individuals to
use, which is precisely where it is most unacceptable. Therefore, we
have designed this version of the GPL to prohibit the practice for those
products. If such problems arise substantially in other domains, we
stand ready to extend this provision to those domains in future versions
of the GPL, as needed to protect the freedom of users.
Finally, every program is threatened constantly by software patents.
States should not allow patents to restrict development and use of
software on general-purpose computers, but in those that do, we wish to
avoid the special danger that patents applied to a free program could
make it effectively proprietary. To prevent this, the GPL assures that
patents cannot be used to render the program non-free.
The precise terms and conditions for copying, distribution and
modification follow.
TERMS AND CONDITIONS
0. Definitions.
"This License" refers to version 3 of the GNU General Public License.
"Copyright" also means copyright-like laws that apply to other kinds of
works, such as semiconductor masks.
"The Program" refers to any copyrightable work licensed under this
License. Each licensee is addressed as "you". "Licensees" and
"recipients" may be individuals or organizations.
To "modify" a work means to copy from or adapt all or part of the work
in a fashion requiring copyright permission, other than the making of an
exact copy. The resulting work is called a "modified version" of the
earlier work or a work "based on" the earlier work.
A "covered work" means either the unmodified Program or a work based
on the Program.
To "propagate" a work means to do anything with it that, without
permission, would make you directly or secondarily liable for
infringement under applicable copyright law, except executing it on a
computer or modifying a private copy. Propagation includes copying,
distribution (with or without modification), making available to the
public, and in some countries other activities as well.
To "convey" a work means any kind of propagation that enables other
parties to make or receive copies. Mere interaction with a user through
a computer network, with no transfer of a copy, is not conveying.
An interactive user interface displays "Appropriate Legal Notices"
to the extent that it includes a convenient and prominently visible
feature that (1) displays an appropriate copyright notice, and (2)
tells the user that there is no warranty for the work (except to the
extent that warranties are provided), that licensees may convey the
work under this License, and how to view a copy of this License. If
the interface presents a list of user commands or options, such as a
menu, a prominent item in the list meets this criterion.
1. Source Code.
The "source code" for a work means the preferred form of the work
for making modifications to it. "Object code" means any non-source
form of a work.
A "Standard Interface" means an interface that either is an official
standard defined by a recognized standards body, or, in the case of
interfaces specified for a particular programming language, one that
is widely used among developers working in that language.
The "System Libraries" of an executable work include anything, other
than the work as a whole, that (a) is included in the normal form of
packaging a Major Component, but which is not part of that Major
Component, and (b) serves only to enable use of the work with that
Major Component, or to implement a Standard Interface for which an
implementation is available to the public in source code form. A
"Major Component", in this context, means a major essential component
(kernel, window system, and so on) of the specific operating system
(if any) on which the executable work runs, or a compiler used to
produce the work, or an object code interpreter used to run it.
The "Corresponding Source" for a work in object code form means all
the source code needed to generate, install, and (for an executable
work) run the object code and to modify the work, including scripts to
control those activities. However, it does not include the work's
System Libraries, or general-purpose tools or generally available free
programs which are used unmodified in performing those activities but
which are not part of the work. For example, Corresponding Source
includes interface definition files associated with source files for
the work, and the source code for shared libraries and dynamically
linked subprograms that the work is specifically designed to require,
such as by intimate data communication or control flow between those
subprograms and other parts of the work.
The Corresponding Source need not include anything that users
can regenerate automatically from other parts of the Corresponding
Source.
The Corresponding Source for a work in source code form is that
same work.
2. Basic Permissions.
All rights granted under this License are granted for the term of
copyright on the Program, and are irrevocable provided the stated
conditions are met. This License explicitly affirms your unlimited
permission to run the unmodified Program. The output from running a
covered work is covered by this License only if the output, given its
content, constitutes a covered work. This License acknowledges your
rights of fair use or other equivalent, as provided by copyright law.
You may make, run and propagate covered works that you do not
convey, without conditions so long as your license otherwise remains
in force. You may convey covered works to others for the sole purpose
of having them make modifications exclusively for you, or provide you
with facilities for running those works, provided that you comply with
the terms of this License in conveying all material for which you do
not control copyright. Those thus making or running the covered works
for you must do so exclusively on your behalf, under your direction
and control, on terms that prohibit them from making any copies of
your copyrighted material outside their relationship with you.
Conveying under any other circumstances is permitted solely under
the conditions stated below. Sublicensing is not allowed; section 10
makes it unnecessary.
3. Protecting Users' Legal Rights From Anti-Circumvention Law.
No covered work shall be deemed part of an effective technological
measure under any applicable law fulfilling obligations under article
11 of the WIPO copyright treaty adopted on 20 December 1996, or
similar laws prohibiting or restricting circumvention of such
measures.
When you convey a covered work, you waive any legal power to forbid
circumvention of technological measures to the extent such circumvention
is effected by exercising rights under this License with respect to
the covered work, and you disclaim any intention to limit operation or
modification of the work as a means of enforcing, against the work's
users, your or third parties' legal rights to forbid circumvention of
technological measures.
4. Conveying Verbatim Copies.
You may convey verbatim copies of the Program's source code as you
receive it, in any medium, provided that you conspicuously and
appropriately publish on each copy an appropriate copyright notice;
keep intact all notices stating that this License and any
non-permissive terms added in accord with section 7 apply to the code;
keep intact all notices of the absence of any warranty; and give all
recipients a copy of this License along with the Program.
You may charge any price or no price for each copy that you convey,
and you may offer support or warranty protection for a fee.
5. Conveying Modified Source Versions.
You may convey a work based on the Program, or the modifications to
produce it from the Program, in the form of source code under the
terms of section 4, provided that you also meet all of these conditions:
a) The work must carry prominent notices stating that you modified
it, and giving a relevant date.
b) The work must carry prominent notices stating that it is
released under this License and any conditions added under section
7. This requirement modifies the requirement in section 4 to
"keep intact all notices".
c) You must license the entire work, as a whole, under this
License to anyone who comes into possession of a copy. This
License will therefore apply, along with any applicable section 7
additional terms, to the whole of the work, and all its parts,
regardless of how they are packaged. This License gives no
permission to license the work in any other way, but it does not
invalidate such permission if you have separately received it.
d) If the work has interactive user interfaces, each must display
Appropriate Legal Notices; however, if the Program has interactive
interfaces that do not display Appropriate Legal Notices, your
work need not make them do so.
A compilation of a covered work with other separate and independent
works, which are not by their nature extensions of the covered work,
and which are not combined with it such as to form a larger program,
in or on a volume of a storage or distribution medium, is called an
"aggregate" if the compilation and its resulting copyright are not
used to limit the access or legal rights of the compilation's users
beyond what the individual works permit. Inclusion of a covered work
in an aggregate does not cause this License to apply to the other
parts of the aggregate.
6. Conveying Non-Source Forms.
You may convey a covered work in object code form under the terms
of sections 4 and 5, provided that you also convey the
machine-readable Corresponding Source under the terms of this License,
in one of these ways:
a) Convey the object code in, or embodied in, a physical product
(including a physical distribution medium), accompanied by the
Corresponding Source fixed on a durable physical medium
customarily used for software interchange.
b) Convey the object code in, or embodied in, a physical product
(including a physical distribution medium), accompanied by a
written offer, valid for at least three years and valid for as
long as you offer spare parts or customer support for that product
model, to give anyone who possesses the object code either (1) a
copy of the Corresponding Source for all the software in the
product that is covered by this License, on a durable physical
medium customarily used for software interchange, for a price no
more than your reasonable cost of physically performing this
conveying of source, or (2) access to copy the
Corresponding Source from a network server at no charge.
c) Convey individual copies of the object code with a copy of the
written offer to provide the Corresponding Source. This
alternative is allowed only occasionally and noncommercially, and
only if you received the object code with such an offer, in accord
with subsection 6b.
d) Convey the object code by offering access from a designated
place (gratis or for a charge), and offer equivalent access to the
Corresponding Source in the same way through the same place at no
further charge. You need not require recipients to copy the
Corresponding Source along with the object code. If the place to
copy the object code is a network server, the Corresponding Source
may be on a different server (operated by you or a third party)
that supports equivalent copying facilities, provided you maintain
clear directions next to the object code saying where to find the
Corresponding Source. Regardless of what server hosts the
Corresponding Source, you remain obligated to ensure that it is
available for as long as needed to satisfy these requirements.
e) Convey the object code using peer-to-peer transmission, provided
you inform other peers where the object code and Corresponding
Source of the work are being offered to the general public at no
charge under subsection 6d.
A separable portion of the object code, whose source code is excluded
from the Corresponding Source as a System Library, need not be
included in conveying the object code work.
A "User Product" is either (1) a "consumer product", which means any
tangible personal property which is normally used for personal, family,
or household purposes, or (2) anything designed or sold for incorporation
into a dwelling. In determining whether a product is a consumer product,
doubtful cases shall be resolved in favor of coverage. For a particular
product received by a particular user, "normally used" refers to a
typical or common use of that class of product, regardless of the status
of the particular user or of the way in which the particular user
actually uses, or expects or is expected to use, the product. A product
is a consumer product regardless of whether the product has substantial
commercial, industrial or non-consumer uses, unless such uses represent
the only significant mode of use of the product.
"Installation Information" for a User Product means any methods,
procedures, authorization keys, or other information required to install
and execute modified versions of a covered work in that User Product from
a modified version of its Corresponding Source. The information must
suffice to ensure that the continued functioning of the modified object
code is in no case prevented or interfered with solely because
modification has been made.
If you convey an object code work under this section in, or with, or
specifically for use in, a User Product, and the conveying occurs as
part of a transaction in which the right of possession and use of the
User Product is transferred to the recipient in perpetuity or for a
fixed term (regardless of how the transaction is characterized), the
Corresponding Source conveyed under this section must be accompanied
by the Installation Information. But this requirement does not apply
if neither you nor any third party retains the ability to install
modified object code on the User Product (for example, the work has
been installed in ROM).
The requirement to provide Installation Information does not include a
requirement to continue to provide support service, warranty, or updates
for a work that has been modified or installed by the recipient, or for
the User Product in which it has been modified or installed. Access to a
network may be denied when the modification itself materially and
adversely affects the operation of the network or violates the rules and
protocols for communication across the network.
Corresponding Source conveyed, and Installation Information provided,
in accord with this section must be in a format that is publicly
documented (and with an implementation available to the public in
source code form), and must require no special password or key for
unpacking, reading or copying.
7. Additional Terms.
"Additional permissions" are terms that supplement the terms of this
License by making exceptions from one or more of its conditions.
Additional permissions that are applicable to the entire Program shall
be treated as though they were included in this License, to the extent
that they are valid under applicable law. If additional permissions
apply only to part of the Program, that part may be used separately
under those permissions, but the entire Program remains governed by
this License without regard to the additional permissions.
When you convey a copy of a covered work, you may at your option
remove any additional permissions from that copy, or from any part of
it. (Additional permissions may be written to require their own
removal in certain cases when you modify the work.) You may place
additional permissions on material, added by you to a covered work,
for which you have or can give appropriate copyright permission.
Notwithstanding any other provision of this License, for material you
add to a covered work, you may (if authorized by the copyright holders of
that material) supplement the terms of this License with terms:
a) Disclaiming warranty or limiting liability differently from the
terms of sections 15 and 16 of this License; or
b) Requiring preservation of specified reasonable legal notices or
author attributions in that material or in the Appropriate Legal
Notices displayed by works containing it; or
c) Prohibiting misrepresentation of the origin of that material, or
requiring that modified versions of such material be marked in
reasonable ways as different from the original version; or
d) Limiting the use for publicity purposes of names of licensors or
authors of the material; or
e) Declining to grant rights under trademark law for use of some
trade names, trademarks, or service marks; or
f) Requiring indemnification of licensors and authors of that
material by anyone who conveys the material (or modified versions of
it) with contractual assumptions of liability to the recipient, for
any liability that these contractual assumptions directly impose on
those licensors and authors.
All other non-permissive additional terms are considered "further
restrictions" within the meaning of section 10. If the Program as you
received it, or any part of it, contains a notice stating that it is
governed by this License along with a term that is a further
restriction, you may remove that term. If a license document contains
a further restriction but permits relicensing or conveying under this
License, you may add to a covered work material governed by the terms
of that license document, provided that the further restriction does
not survive such relicensing or conveying.
If you add terms to a covered work in accord with this section, you
must place, in the relevant source files, a statement of the
additional terms that apply to those files, or a notice indicating
where to find the applicable terms.
Additional terms, permissive or non-permissive, may be stated in the
form of a separately written license, or stated as exceptions;
the above requirements apply either way.
8. Termination.
You may not propagate or modify a covered work except as expressly
provided under this License. Any attempt otherwise to propagate or
modify it is void, and will automatically terminate your rights under
this License (including any patent licenses granted under the third
paragraph of section 11).
However, if you cease all violation of this License, then your
license from a particular copyright holder is reinstated (a)
provisionally, unless and until the copyright holder explicitly and
finally terminates your license, and (b) permanently, if the copyright
holder fails to notify you of the violation by some reasonable means
prior to 60 days after the cessation.
Moreover, your license from a particular copyright holder is
reinstated permanently if the copyright holder notifies you of the
violation by some reasonable means, this is the first time you have
received notice of violation of this License (for any work) from that
copyright holder, and you cure the violation prior to 30 days after
your receipt of the notice.
Termination of your rights under this section does not terminate the
licenses of parties who have received copies or rights from you under
this License. If your rights have been terminated and not permanently
reinstated, you do not qualify to receive new licenses for the same
material under section 10.
9. Acceptance Not Required for Having Copies.
You are not required to accept this License in order to receive or
run a copy of the Program. Ancillary propagation of a covered work
occurring solely as a consequence of using peer-to-peer transmission
to receive a copy likewise does not require acceptance. However,
nothing other than this License grants you permission to propagate or
modify any covered work. These actions infringe copyright if you do
not accept this License. Therefore, by modifying or propagating a
covered work, you indicate your acceptance of this License to do so.
10. Automatic Licensing of Downstream Recipients.
Each time you convey a covered work, the recipient automatically
receives a license from the original licensors, to run, modify and
propagate that work, subject to this License. You are not responsible
for enforcing compliance by third parties with this License.
An "entity transaction" is a transaction transferring control of an
organization, or substantially all assets of one, or subdividing an
organization, or merging organizations. If propagation of a covered
work results from an entity transaction, each party to that
transaction who receives a copy of the work also receives whatever
licenses to the work the party's predecessor in interest had or could
give under the previous paragraph, plus a right to possession of the
Corresponding Source of the work from the predecessor in interest, if
the predecessor has it or can get it with reasonable efforts.
You may not impose any further restrictions on the exercise of the
rights granted or affirmed under this License. For example, you may
not impose a license fee, royalty, or other charge for exercise of
rights granted under this License, and you may not initiate litigation
(including a cross-claim or counterclaim in a lawsuit) alleging that
any patent claim is infringed by making, using, selling, offering for
sale, or importing the Program or any portion of it.
11. Patents.
A "contributor" is a copyright holder who authorizes use under this
License of the Program or a work on which the Program is based. The
work thus licensed is called the contributor's "contributor version".
A contributor's "essential patent claims" are all patent claims
owned or controlled by the contributor, whether already acquired or
hereafter acquired, that would be infringed by some manner, permitted
by this License, of making, using, or selling its contributor version,
but do not include claims that would be infringed only as a
consequence of further modification of the contributor version. For
purposes of this definition, "control" includes the right to grant
patent sublicenses in a manner consistent with the requirements of
this License.
Each contributor grants you a non-exclusive, worldwide, royalty-free
patent license under the contributor's essential patent claims, to
make, use, sell, offer for sale, import and otherwise run, modify and
propagate the contents of its contributor version.
In the following three paragraphs, a "patent license" is any express
agreement or commitment, however denominated, not to enforce a patent
(such as an express permission to practice a patent or covenant not to
sue for patent infringement). To "grant" such a patent license to a
party means to make such an agreement or commitment not to enforce a
patent against the party.
If you convey a covered work, knowingly relying on a patent license,
and the Corresponding Source of the work is not available for anyone
to copy, free of charge and under the terms of this License, through a
publicly available network server or other readily accessible means,
then you must either (1) cause the Corresponding Source to be so
available, or (2) arrange to deprive yourself of the benefit of the
patent license for this particular work, or (3) arrange, in a manner
consistent with the requirements of this License, to extend the patent
license to downstream recipients. "Knowingly relying" means you have
actual knowledge that, but for the patent license, your conveying the
covered work in a country, or your recipient's use of the covered work
in a country, would infringe one or more identifiable patents in that
country that you have reason to believe are valid.
If, pursuant to or in connection with a single transaction or
arrangement, you convey, or propagate by procuring conveyance of, a
covered work, and grant a patent license to some of the parties
receiving the covered work authorizing them to use, propagate, modify
or convey a specific copy of the covered work, then the patent license
you grant is automatically extended to all recipients of the covered
work and works based on it.
A patent license is "discriminatory" if it does not include within
the scope of its coverage, prohibits the exercise of, or is
conditioned on the non-exercise of one or more of the rights that are
specifically granted under this License. You may not convey a covered
work if you are a party to an arrangement with a third party that is
in the business of distributing software, under which you make payment
to the third party based on the extent of your activity of conveying
the work, and under which the third party grants, to any of the
parties who would receive the covered work from you, a discriminatory
patent license (a) in connection with copies of the covered work
conveyed by you (or copies made from those copies), or (b) primarily
for and in connection with specific products or compilations that
contain the covered work, unless you entered into that arrangement,
or that patent license was granted, prior to 28 March 2007.
Nothing in this License shall be construed as excluding or limiting
any implied license or other defenses to infringement that may
otherwise be available to you under applicable patent law.
12. No Surrender of Others' Freedom.
If conditions are imposed on you (whether by court order, agreement or
otherwise) that contradict the conditions of this License, they do not
excuse you from the conditions of this License. If you cannot convey a
covered work so as to satisfy simultaneously your obligations under this
License and any other pertinent obligations, then as a consequence you may
not convey it at all. For example, if you agree to terms that obligate you
to collect a royalty for further conveying from those to whom you convey
the Program, the only way you could satisfy both those terms and this
License would be to refrain entirely from conveying the Program.
13. Use with the GNU Affero General Public License.
Notwithstanding any other provision of this License, you have
permission to link or combine any covered work with a work licensed
under version 3 of the GNU Affero General Public License into a single
combined work, and to convey the resulting work. The terms of this
License will continue to apply to the part which is the covered work,
but the special requirements of the GNU Affero General Public License,
section 13, concerning interaction through a network will apply to the
combination as such.
14. Revised Versions of this License.
The Free Software Foundation may publish revised and/or new versions of
the GNU General Public License from time to time. Such new versions will
be similar in spirit to the present version, but may differ in detail to
address new problems or concerns.
Each version is given a distinguishing version number. If the
Program specifies that a certain numbered version of the GNU General
Public License "or any later version" applies to it, you have the
option of following the terms and conditions either of that numbered
version or of any later version published by the Free Software
Foundation. If the Program does not specify a version number of the
GNU General Public License, you may choose any version ever published
by the Free Software Foundation.
If the Program specifies that a proxy can decide which future
versions of the GNU General Public License can be used, that proxy's
public statement of acceptance of a version permanently authorizes you
to choose that version for the Program.
Later license versions may give you additional or different
permissions. However, no additional obligations are imposed on any
author or copyright holder as a result of your choosing to follow a
later version.
15. Disclaimer of Warranty.
THERE IS NO WARRANTY FOR THE PROGRAM, TO THE EXTENT PERMITTED BY
APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT
HOLDERS AND/OR OTHER PARTIES PROVIDE THE PROGRAM "AS IS" WITHOUT WARRANTY
OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO,
THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE PROGRAM
IS WITH YOU. SHOULD THE PROGRAM PROVE DEFECTIVE, YOU ASSUME THE COST OF
ALL NECESSARY SERVICING, REPAIR OR CORRECTION.
16. Limitation of Liability.
IN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING
WILL ANY COPYRIGHT HOLDER, OR ANY OTHER PARTY WHO MODIFIES AND/OR CONVEYS
THE PROGRAM AS PERMITTED ABOVE, BE LIABLE TO YOU FOR DAMAGES, INCLUDING ANY
GENERAL, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE
USE OR INABILITY TO USE THE PROGRAM (INCLUDING BUT NOT LIMITED TO LOSS OF
DATA OR DATA BEING RENDERED INACCURATE OR LOSSES SUSTAINED BY YOU OR THIRD
PARTIES OR A FAILURE OF THE PROGRAM TO OPERATE WITH ANY OTHER PROGRAMS),
EVEN IF SUCH HOLDER OR OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF
SUCH DAMAGES.
17. Interpretation of Sections 15 and 16.
If the disclaimer of warranty and limitation of liability provided
above cannot be given local legal effect according to their terms,
reviewing courts shall apply local law that most closely approximates
an absolute waiver of all civil liability in connection with the
Program, unless a warranty or assumption of liability accompanies a
copy of the Program in return for a fee.
END OF TERMS AND CONDITIONS
How to Apply These Terms to Your New Programs
If you develop a new program, and you want it to be of the greatest
possible use to the public, the best way to achieve this is to make it
free software which everyone can redistribute and change under these terms.
To do so, attach the following notices to the program. It is safest
to attach them to the start of each source file to most effectively
state the exclusion of warranty; and each file should have at least
the "copyright" line and a pointer to where the full notice is found.
{one line to give the program's name and a brief idea of what it does.}
Copyright (C) {year} {name of author}
This program is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>.
Also add information on how to contact you by electronic and paper mail.
If the program does terminal interaction, make it output a short
notice like this when it starts in an interactive mode:
{project} Copyright (C) {year} {fullname}
This program comes with ABSOLUTELY NO WARRANTY; for details type `show w'.
This is free software, and you are welcome to redistribute it
under certain conditions; type `show c' for details.
The hypothetical commands `show w' and `show c' should show the appropriate
parts of the General Public License. Of course, your program's commands
might be different; for a GUI interface, you would use an "about box".
You should also get your employer (if you work as a programmer) or school,
if any, to sign a "copyright disclaimer" for the program, if necessary.
For more information on this, and how to apply and follow the GNU GPL, see
<http://www.gnu.org/licenses/>.
The GNU General Public License does not permit incorporating your program
into proprietary programs. If your program is a subroutine library, you
may consider it more useful to permit linking proprietary applications with
the library. If this is what you want to do, use the GNU Lesser General
Public License instead of this License. But first, please read
<http://www.gnu.org/philosophy/why-not-lgpl.html>.

View File

@@ -0,0 +1,67 @@
# JT51
YM2151 clone in verilog. FPGA proven.
(c) Jose Tejada 2016. Twitter: @topapate
You can show your appreciation through
* [Patreon](https://patreon.com/jotego), by supporting releases
* [Paypal](https://paypal.me/topapate), with a donation
Originally posted in opencores. The Github repository is now the main one.
## Using JT51 in a git project
If you are using JT51 in a git project, the best way to add it to your project is:
1. Optionally fork JT51's repository to your own GitHub account
2. Add it as a submodule to your git project: `git submodule add https://github.com/jotego/jt51.git`
3. Now you can refer to the RTL files in **jt51/hdl**
The advantages of a using a git submodule are:
1. Your project contains a reference to a commit of the JT51 repository
2. As long as you do not manually update the JT51 submodule, it will keep pointing to the same commit
3. Each time you make a commit in your project, it will include a pointer to the JT51 commit used. So you will always know the JT51 that worked for you
4. If JT51 is updated and you want to get the changes, simply update the submodule using git. The new JT51 commit used will be annotated in your project's next commit. So the history of your project will reflect that change too.
5. JT51 files will be intact and you will use the files without altering them.
## Folders
* **jt51/doc** contains documentation related to JT51 and YM2151
* **jt51/hdl** contains all the Verilog source code to implement JT51 on FPGA or ASIC
* **jt51/hdl/filter** contains an interpolator to use as first stage to on-chip sigma-delta DACs
* **jt51/syn** contains some use case examples. It has synthesizable projects in various platforms
* **jt51/syn/xilinx/contra** sound board of the arcade Contra. Checkout **hdl** subfolder for the verilog files
## Usage
All files are in **jt51/hdl**. The top level file is jt51.v. You need all files in the **jt51/hdl** folder to synthesize or simulate the design.
Alternatively you can just use the file jt51_v1.1.v at the release folder. It contains all the necessary files concatenated inside. It is generated by the script in bin/jt51_singlefile.sh
Simulation modules are added if macros
- SIMULATION
- JT51_DEBUG
are defined
Use macro JT51_ONLYTIMERS in order to avoid simulating the FM signal chain but keep the timer modules working. This is useful if a CPU depends on the timer interrupts but you do not want to simulate the full FM sound (to speed up sims).
## Related Projects
Other sound chips from the same author
Chip | Repository
-----------------------|------------
YM2203, YM2612, YM2610 | [JT12](https://github.com/jotego/jt12)
YM2151 | [JT51](https://github.com/jotego/jt51)
YM3526 | [JTOPL](https://github.com/jotego/jtopl)
YM2149 | [JT49](https://github.com/jotego/jt49)
sn76489an | [JT89](https://github.com/jotego/jt89)
OKI 6295 | [JT6295](https://github.com/jotego/jt6295)
OKI MSM5205 | [JT5205](https://github.com/jotego/jt5205)
This sound core has been used at least in the following arcade cores for FPGA
* [JTCPS1](https://github.com/jotego/jtcps1): CAPCOM SYSTEM arcade clone
* [JTDD](https://github.com/jotego/jtdd): Double Dragon 1 & 2 arcade clone
* [JTGNG](https://github.com/jotego/jt_gng): arcade clones of pre-CPS CAPCOM games. Some use YM2151 through JT51
More to come soon!

View File

@@ -1,23 +1,22 @@
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_acc.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_csr_ch.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_csr_op.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_eg.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_exp2lin.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_exprom.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_kon.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_lfo.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_lfo_lfsr.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_lin2exp.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_mmr.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_mod.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_noise.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_noise_lfsr.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_op.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_pg.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_phinc_rom.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_phrom.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_pm.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_reg.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_sh.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_timers.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_acc.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_eg.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_exp2lin.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_exprom.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_kon.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_lfo.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_lin2exp.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_mmr.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_mod.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_noise_lfsr.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_noise.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_op.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_pg.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_phinc_rom.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_phrom.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_pm.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_reg.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_sh.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_timers.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_csr_ch.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51_csr_op.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt51.v ]

View File

@@ -12,19 +12,18 @@
You should have received a copy of the GNU General Public License
along with JT51. If not, see <http://www.gnu.org/licenses/>.
Author: Jose Tejada Gomez. Twitter: @topapate
Version: 1.0
Date: 27-10-2016
*/
`timescale 1ns / 1ps
module jt51(
input rst, // reset
input clk, // main clock
input cen, // clock enable
input cen_p1, // clock enable at half the speed
(* direct_enable *) input cen, // clock enable
(* direct_enable *) input cen_p1, // clock enable at half the speed
input cs_n, // chip select
input wr_n, // write
input a0,
@@ -40,15 +39,9 @@ module jt51(
output signed [15:0] right,
// Full resolution output
output signed [15:0] xleft,
output signed [15:0] xright,
// unsigned outputs for sigma delta converters, full resolution
output [15:0] dacleft,
output [15:0] dacright
output signed [15:0] xright
);
assign dacleft = { ~xleft [15], xleft[14:0] };
assign dacright = { ~xright[15], xright[14:0] };
// Timers
wire [9:0] value_A;
wire [7:0] value_B;
@@ -56,9 +49,10 @@ wire load_A, load_B;
wire enable_irq_A, enable_irq_B;
wire clr_flag_A, clr_flag_B;
wire flag_A, flag_B, overflow_A;
wire zero;
wire zero, half;
wire [4:0] cycles;
jt51_timers u_timers(
jt51_timers u_timers(
.clk ( clk ),
.cen ( cen_p1 ),
.rst ( rst ),
@@ -77,7 +71,7 @@ jt51_timers u_timers(
.irq_n ( irq_n )
);
/*verilator tracing_off*/
/*verilator tracing_on*/
`ifndef JT51_ONLYTIMERS
`define YM_TIMER_CTRL 8'h14
@@ -102,37 +96,51 @@ wire [3:0] d1l_I;
wire [3:0] rrate_II;
wire [1:0] cur_op;
assign sample =zero;
wire keyon_II;
wire [7:0] lfo_freq;
wire [1:0] lfo_w;
wire lfo_rst;
wire [6:0] am;
wire lfo_up;
wire [7:0] am;
wire [7:0] pm;
wire [6:0] amd, pmd;
wire [7:0] test_mode;
wire noise;
wire m1_enters, m2_enters, c1_enters, c2_enters;
wire use_prevprev1,use_internal_x,use_internal_y, use_prev2,use_prev1;
assign sample = zero & cen_p1; // single strobe
jt51_lfo u_lfo(
.rst ( rst ),
.clk ( clk ),
.cen ( cen ), // should it be cen_p1?
.zero ( zero ),
.lfo_rst ( lfo_rst ),
.cen ( cen_p1 ),
.cycles ( cycles ),
// Configuration
.lfo_freq ( lfo_freq ),
.lfo_w ( lfo_w ),
.lfo_amd ( amd ),
.lfo_pmd ( pmd ),
.lfo_up ( lfo_up ),
.noise ( noise ),
// Test
.test ( test_mode ),
.lfo_clk ( ),
.am ( am ),
.pm_u ( pm )
.pm ( pm )
);
wire [ 4:0] keycode_III;
wire [ 9:0] ph_X;
wire pg_rst_III;
/*verilator tracing_on*/
jt51_pg u_pg(
.rst ( rst ),
.clk ( clk ), // P1
@@ -163,7 +171,7 @@ wire [9:0] eg_XI;
jt51_eg u_eg(
`ifdef TEST_SUPPORT
.test_eg ( test_eg ),
`endif
`endif
.rst ( rst ),
.clk ( clk ),
.cen ( cen_p1 ),
@@ -187,12 +195,13 @@ jt51_eg u_eg(
.eg_XI ( eg_XI )
);
/*verilator tracing_off*/
wire signed [13:0] op_out;
jt51_op u_op(
`ifdef TEST_SUPPORT
.test_eg ( test_eg ),
.test_op0 ( test_op0 ),
.test_op0 ( test_op0 ),
`endif
.rst ( rst ),
.clk ( clk ),
@@ -210,7 +219,7 @@ jt51_op u_op(
.use_internal_x ( use_internal_x ),
.use_internal_y ( use_internal_y ),
.use_prev2 ( use_prev2 ),
.use_prev1 ( use_prev1 ),
.use_prev1 ( use_prev1 ),
.test_214 ( 1'b0 ),
`ifdef SIMULATION
.zero ( zero ),
@@ -219,18 +228,20 @@ jt51_op u_op(
.op_XVII ( op_out )
);
wire [4:0] nfrq;
wire [10:0] noise_out;
wire ne, op31_acc, op31_no;
wire [ 4:0] nfrq;
wire [11:0] noise_mix;
wire ne, op31_acc, op31_no;
jt51_noise u_noise(
.rst ( rst ),
.clk ( clk ),
.cen ( cen_p1 ),
.nfrq ( nfrq ),
.cycles ( cycles ),
.nfrq ( nfrq ),
.eg ( eg_XI ),
.out ( noise_out ),
.op31_no( op31_no )
.op31_no( op31_no ),
.out ( noise ),
.mix ( noise_mix )
);
jt51_acc u_acc(
@@ -246,7 +257,7 @@ jt51_acc u_acc(
.con_I ( con_I ),
.op_out ( op_out ),
.ne ( ne ),
.noise ( noise_out ),
.noise_mix ( noise_mix ),
.left ( left ),
.right ( right ),
.xleft ( xleft ),
@@ -275,20 +286,21 @@ jt51_mmr u_mmr(
.din ( din ),
.busy ( busy ),
.test_mode ( test_mode ),
// CT
.ct1 ( ct1 ),
.ct1 ( ct1 ), // the LFO clock can be outputted via CT1 -not implemented-
.ct2 ( ct2 ),
// LFO
.lfo_freq ( lfo_freq ),
.lfo_w ( lfo_w ),
.lfo_amd ( amd ),
.lfo_pmd ( pmd ),
.lfo_rst ( lfo_rst ),
.lfo_up ( lfo_up ),
// Noise
.ne ( ne ),
.nfrq ( nfrq ),
// Timers
.value_A ( value_A ),
.value_B ( value_B ),
@@ -297,9 +309,9 @@ jt51_mmr u_mmr(
.enable_irq_A( enable_irq_A ),
.enable_irq_B( enable_irq_B ),
.clr_flag_A ( clr_flag_A ),
.clr_flag_B ( clr_flag_B ),
.clr_flag_B ( clr_flag_B ),
.overflow_A ( overflow_A ),
`ifdef TEST_SUPPORT
`ifdef TEST_SUPPORT
// Test
.test_eg ( test_eg ),
.test_op0 ( test_op0 ),
@@ -329,6 +341,8 @@ jt51_mmr u_mmr(
.op31_no ( op31_no ),
.op31_acc ( op31_acc ),
.zero ( zero ),
.half ( half ),
.cycles ( cycles ),
.m1_enters ( m1_enters ),
.m2_enters ( m2_enters ),
.c1_enters ( c1_enters ),

View File

@@ -12,13 +12,12 @@
You should have received a copy of the GNU General Public License
along with JT51. If not, see <http://www.gnu.org/licenses/>.
Author: Jose Tejada Gomez. Twitter: @topapate
Version: 1.1 Date: 14- 4-2017
Version: 1.0 Date: 27-10-2016
*/
`timescale 1ns / 1ps
module jt51_acc(
input rst,
@@ -33,18 +32,18 @@ module jt51_acc(
input [2:0] con_I,
input signed [13:0] op_out,
input ne, // noise enable
input signed [10:0] noise,
input signed [11:0] noise_mix,
output signed [15:0] left,
output signed [15:0] right,
output reg signed [15:0] xleft, // exact outputs
output reg signed [15:0] xright
output reg signed [15:0] xright
);
reg signed [13:0] op_val;
always @(*) begin
if( ne && op31_acc ) // cambiar a OP 31
op_val = { {2{noise[10]}}, noise, 1'd0 };
op_val = { {2{noise_mix[11]}}, noise_mix };
else
op_val = op_out;
end
@@ -55,7 +54,7 @@ always @(*) begin
case ( con_I )
3'd0,3'd1,3'd2,3'd3: sum_en = m2_enters;
3'd4: sum_en = m1_enters | m2_enters;
3'd5,3'd6: sum_en = ~c1_enters;
3'd5,3'd6: sum_en = ~c1_enters;
3'd7: sum_en = 1'b1;
default: sum_en = 1'bx;
endcase
@@ -76,7 +75,7 @@ wire rst_sum = c2_enters;
function signed [15:0] lim16;
input signed [16:0] din;
lim16 = !din[16] && din[15] ? 16'h7fff :
lim16 = !din[16] && din[15] ? 16'h7fff :
( din[16] && !din[15] ? 16'h8000 : din[15:0] );
endfunction
@@ -104,7 +103,7 @@ always @(posedge clk) begin
end
end
end
reg signed [15:0] opsum;
wire signed [16:0] opsum10 = {{3{op_val[13]}},op_val}+{total[15],total};

View File

@@ -18,7 +18,6 @@
Date: 27-10-2016
*/
`timescale 1ns / 1ps
module jt51_eg(
`ifdef TEST_SUPPORT
@@ -41,7 +40,7 @@ module jt51_eg(
output reg pg_rst_III,
// envelope number
input [6:0] tl_VII,
input [6:0] am,
input [7:0] am,
input [1:0] ams_VII,
input amsen_VII,
output [9:0] eg_XI
@@ -56,12 +55,12 @@ localparam ATTACK=2'd0,
DECAY2=2'd2,
RELEASE=2'd3;
reg [4:0] d1level_II;
reg [2:0] cnt_V;
reg [5:0] rate_IV;
wire [9:0] eg_VI;
reg [9:0] eg_VII, eg_VIII;
wire [9:0] eg_II;
reg [ 4:0] d1level_II;
reg [ 2:0] cnt_V;
reg [ 5:0] rate_IV;
wire [ 9:0] eg_VI;
reg [ 9:0] eg_VII, eg_VIII;
wire [ 9:0] eg_II;
reg [11:0] sum_eg_tl_VII;
reg step_V, step_VI;
@@ -71,10 +70,10 @@ reg [5:1] rate_VI;
// remember: { log_msb, pow_addr } <= log_val[11:0] + { tl, 5'd0 } + { eg, 2'd0 };
reg [1:0] eg_cnt_base;
reg [ 1:0] eg_cnt_base;
reg [14:0] eg_cnt /*verilator public*/;
reg [8:0] am_final_VII;
reg [ 9:0] am_final_VII;
always @(posedge clk) begin : envelope_counter
if( rst ) begin
@@ -97,18 +96,12 @@ end
wire cnt_out; // = all_cnt_last[3*31-1:3*30];
reg [6:0] pre_rate_III;
reg [4:0] kshift_III;
reg [4:0] cfg_III;
always @(*) begin : pre_rate_calc
if( cfg_III == 5'd0 )
pre_rate_III = 7'd0;
else
case( ks_III )
2'd3: pre_rate_III = { 1'b0, cfg_III, 1'b0 } + { 2'b0, keycode_III };
2'd2: pre_rate_III = { 1'b0, cfg_III, 1'b0 } + { 3'b0, keycode_III[4:1] };
2'd1: pre_rate_III = { 1'b0, cfg_III, 1'b0 } + { 4'b0, keycode_III[4:2] };
2'd0: pre_rate_III = { 1'b0, cfg_III, 1'b0 } + { 5'b0, keycode_III[4:3] };
endcase
kshift_III = keycode_III >> ~ks_III;
pre_rate_III = { 1'b0, cfg_III, 1'b0 } + { 2'b0, kshift_III };
end
@@ -140,7 +133,7 @@ always @(*) begin : rate_step
endcase
end
// a rate_IV of zero keeps the level still
step_V = rate_V[5:1]==5'd0 ? 1'b0 : step_idx[ cnt_V ];
step_V = rate_V[5:2]==4'd0 ? 1'b0 : step_idx[ cnt_V ];
end
@@ -313,23 +306,24 @@ end
// VII
always @(*) begin : sum_eg_and_tl
casez( {amsen_VII, ams_VII } )
3'b0??,3'b100: am_final_VII = 9'd0;
3'b101: am_final_VII = { 2'b00, am };
3'b110: am_final_VII = { 1'b0, am, 1'b0};
3'b111: am_final_VII = { am, 2'b0 };
3'b0_??,
3'b1_00: am_final_VII = 10'd0;
3'b1_01: am_final_VII = { 2'b0, am }; // 23.9 dB max
3'b1_10: am_final_VII = { 1'b0, am, 1'b0 }; // 47 dB
3'b1_11: am_final_VII = { am, 2'b0 }; // 95.6 dB
endcase
`ifdef TEST_SUPPORT
if( test_eg && tl_VII!=7'd0 )
sum_eg_tl_VII = 12'd0;
else
`endif
sum_eg_tl_VII = { 2'b0, tl_VII, 3'd0 }
+ {2'b0, eg_VII}
+ {2'b0, am_final_VII, 1'b0 };
sum_eg_tl_VII = { 2'b0, tl_VII, 3'd0 } // 0.75 dB steps
+ { 2'b0, eg_VII } // 0.094 dB steps
+ { 2'b0, am_final_VII };
end
always @(posedge clk) if(cen) begin
eg_VIII <= sum_eg_tl_VII[11:10] > 2'b0 ? {10{1'b1}} : sum_eg_tl_VII[9:0];
eg_VIII <= |sum_eg_tl_VII[11:10] ? {10{1'b1}} : sum_eg_tl_VII[9:0];
end
jt51_sh #( .width(10), .stages(3) ) u_egpadding (
@@ -391,7 +385,7 @@ jt51_sh #( .width(2), .stages(32-3+2), .rstval(1'b1) ) u_statesh(
.drop ( state_II )
);
`ifndef JT51_NODEBUG
`ifdef JT51_DEBUG
`ifdef SIMULATION
/* verilator lint_off PINMISSING */
wire [4:0] cnt;
@@ -412,10 +406,10 @@ sep32 #(.width(7),.stg(7)) sep_tl(
.cnt ( cnt )
);
sep32 #(.width(2),.stg(2)) sep_state(
sep32 #(.width(2),.stg(3)) sep_state(
.clk ( clk ),
.cen ( cen ),
.mixed ( state_II ),
.mixed ( state_in_III ),
.cnt ( cnt )
);
@@ -425,13 +419,20 @@ sep32 #(.width(5),.stg(6)) sep_rate(
.cnt ( cnt )
);
sep32 #(.width(9),.stg(7)) sep_amfinal(
sep32 #(.width(10),.stg(7)) sep_amfinal(
.clk ( clk ),
.cen ( cen ),
.mixed ( am_final_VII ),
.cnt ( cnt )
);
sep32 #(.width(5),.stg(3)) sep_kcfinal(
.clk ( clk ),
.cen ( cen ),
.mixed ( keycode_III ),
.cnt ( cnt )
);
/* verilator lint_on PINMISSING */
`endif
`endif

View File

@@ -18,7 +18,6 @@
Date: 27-10-2016
*/
`timescale 1ns / 1ps
module jt51_exp2lin(
output reg signed [15:0] lin,

View File

@@ -1,4 +1,3 @@
`timescale 1ns / 1ps
/* This file is part of JT51.

View File

@@ -1,4 +1,3 @@
`timescale 1ns / 1ps
/* This file is part of JT51.

View File

@@ -12,260 +12,223 @@
You should have received a copy of the GNU General Public License
along with JT51. If not, see <http://www.gnu.org/licenses/>.
Author: Jose Tejada Gomez. Twitter: @topapate
Version: 1.0
Date: 27-10-2016
*/
`timescale 1ns / 1ps
/*
tab size 4
*/
module jt51_lfo(
input rst,
input clk,
input cen,
input zero,
input lfo_rst,
input [4:0] cycles,
// configuration
input [7:0] lfo_freq,
input [6:0] lfo_amd,
input [6:0] lfo_pmd,
input [6:0] lfo_pmd,
input [1:0] lfo_w,
output reg [6:0] am,
output reg [7:0] pm_u
input lfo_up,
input noise,
// test
input [7:0] test,
output reg lfo_clk,
// data
output reg [7:0] am,
output reg [7:0] pm
);
reg signed [7:0] pm;
localparam [1:0] SAWTOOTH = 2'd0,
SQUARE = 2'd1,
TRIANG = 2'd2,
NOISE = 2'd3;
always @(*) begin: signed_to_unsigned
if( pm[7] ) begin
pm_u[7] = pm[7];
pm_u[6:0] = ~pm[6:0];
end
else pm_u = pm;
end
reg [14:0] lfo_lut[0:15];
wire [6:0] noise_am;
wire [7:0] noise_pm;
// counters
reg [ 3:0] cnt1, cnt3, bitcnt;
reg [14:0] cnt2;
reg [15:0] next_cnt2;
reg [ 1:0] cnt1_ov, cnt2_ov;
parameter b0=3;
reg [15+b0:0] base;
// LFO state (value)
reg [15:0] val, // counts next integrator step
out2; // integrator for PM/AM
reg [ 6:0] out1;
wire pm_sign;
reg trig_sign, saw_sign;
always @(posedge clk) begin : base_counter
if( rst ) begin
base <= {b0+16{1'b0}};
end
else if(cen) begin
if( zero ) base <= base + 1'b1;
end
end
reg bitcnt_rst, cnt2_load, cnt3_step;
wire lfo_clk_next;
reg lfo_clk_latch;
reg sel_base;
reg [4:0] freq_sel;
wire cyc_5 = cycles[3:0]==4'h5;
wire cyc_6 = cycles[3:0]==4'h6;
wire cyc_c = cycles[3:0]==4'hc; // 12
wire cyc_d = cycles[3:0]==4'hd; // 13
wire cyc_e = cycles[3:0]==4'he; // 14
wire cyc_f = cycles[3:0]==4'hf; // 15
always @(*) begin : base_mux
freq_sel = {1'b0,lfo_freq[7:4]}
+ ( lfo_w==2'd2 ? 5'b1 : 5'b0 );
case( freq_sel )
5'h10: sel_base = base[b0-1];
5'hf: sel_base = base[b0+0];
5'he: sel_base = base[b0+1];
5'hd: sel_base = base[b0+2];
5'hc: sel_base = base[b0+3];
5'hb: sel_base = base[b0+4];
5'ha: sel_base = base[b0+5];
5'h9: sel_base = base[b0+6];
5'h8: sel_base = base[b0+7];
5'h7: sel_base = base[b0+8];
5'h6: sel_base = base[b0+9];
5'h5: sel_base = base[b0+10];
5'h4: sel_base = base[b0+11];
5'h3: sel_base = base[b0+12];
5'h2: sel_base = base[b0+13];
5'h1: sel_base = base[b0+14];
5'h0: sel_base = base[b0+15];
default: sel_base = base[b0-1];
endcase
end
reg cnt3_clk;
wire ampm_sel = bitcnt[3];
wire bit7 = &bitcnt[2:0];
reg [7:0] cnt, cnt_lim;
reg lfo_up_latch;
reg signed [10:0] am_bresenham;
reg signed [ 9:0] pm_bresenham;
assign pm_sign = lfo_w==TRIANG ? trig_sign : saw_sign;
assign lfo_clk_next = test[2] | next_cnt2[15] | cnt3_step;
always @(*) begin : counter_limit
case( lfo_freq[3:0] )
4'hf: cnt_lim = 8'd66;
4'he: cnt_lim = 8'd68;
4'hd: cnt_lim = 8'd70;
4'hc: cnt_lim = 8'd73;
4'hb: cnt_lim = 8'd76;
4'ha: cnt_lim = 8'd79;
4'h9: cnt_lim = 8'd82;
4'h8: cnt_lim = 8'd85;
4'h7: cnt_lim = 8'd89;
4'h6: cnt_lim = 8'd93;
4'h5: cnt_lim = 8'd98;
4'h4: cnt_lim = 8'd102;
4'h3: cnt_lim = 8'd108;
4'h2: cnt_lim = 8'd114;
4'h1: cnt_lim = 8'd120;
4'h0: cnt_lim = 8'd128;
endcase
end
wire signed [7:0] pmd_min = (~{1'b0, lfo_pmd[6:0]})+8'b1;
reg lfo_clk, last_base, am_up, pm_up;
always @(posedge clk, posedge rst)
if( rst ) begin
last_base <= 1'd0;
lfo_clk <= 1'b0;
cnt <= 8'd0;
am <= 7'd0;
pm <= 8'd0;
am_up <= 1'b1;
pm_up <= 1'b1;
am_bresenham <= 11'd0;
pm_bresenham <= 10'd0;
always @(*) begin
if( cnt2_load ) begin
next_cnt2 = {1'b0, lfo_lut[ lfo_freq[7:4] ] };
end else begin
if( lfo_rst ) begin // synchronous reset
last_base <= 1'd0;
lfo_clk <= 1'b0;
cnt <= 8'd0;
am <= 7'd0;
pm <= 8'd0;
am_up <= 1'b1;
pm_up <= 1'b1;
am_bresenham <= 11'd0;
pm_bresenham <= 10'd0;
end else if ( cen ) begin
last_base <= sel_base;
if( last_base != sel_base ) begin
case( lfo_w )
2'd0: begin // AM sawtooth
if( am_bresenham > 0 ) begin
if( am == lfo_amd ) begin
am <= 7'd0;
am_bresenham <= 11'd0;
end
else begin
am <= am + 1'b1;
am_bresenham <= am_bresenham
- { 2'd0, cnt_lim, 1'b0} + {4'd0,lfo_amd};
end
end
else am_bresenham <= am_bresenham + {4'd0,lfo_amd};
next_cnt2 = {1'd0,cnt2 } + {15'd0,cnt1_ov[1]|test[3]};
end
end
if( pm_bresenham > 0 ) begin
if( pm == { 1'b0, lfo_pmd } ) begin
pm <= pmd_min;
pm_bresenham <= 10'd0;
end
else begin
pm <= pm + 1'b1;
pm_bresenham <= pm_bresenham
- {2'd0,cnt_lim} + {3'd0,lfo_pmd};
end
end
else pm_bresenham <= pm_bresenham + {3'b0,lfo_pmd};
end
2'd1: // AM square waveform
if( cnt == cnt_lim ) begin
cnt <= 8'd0;
lfo_clk <= ~lfo_clk;
am <= lfo_clk ? lfo_amd : 7'd0;
pm <= lfo_clk ? {1'b0, lfo_pmd } : pmd_min;
end
else cnt <= cnt + 1'd1;
2'd2: begin // AM triangle
if( am_bresenham > 0 ) begin
if( am == lfo_amd && am_up) begin
am_up <= 1'b0;
am_bresenham <= 11'd0;
end
else if( am == 7'd0 && !am_up) begin
am_up <= 1'b1;
am_bresenham <= 11'd0;
end
else begin
am <= am_up ? am+1'b1 : am-1'b1;
am_bresenham <= am_bresenham
- { 2'b0, cnt_lim, 1'b0} + {4'd0,lfo_amd};
end
end
else am_bresenham <= am_bresenham + {4'd0,lfo_amd};
if( pm_bresenham > 0 ) begin
if( pm == {1'b0, lfo_pmd} && pm_up) begin
pm_up <= 1'b0;
pm_bresenham <= 10'd0;
end
else if( pm == pmd_min && !pm_up) begin
pm_up <= 1'b1;
pm_bresenham <= 10'd0;
end
else begin
pm <= pm_up ? pm+1'b1 : pm-1'b1;
pm_bresenham <= pm_bresenham
- {2'd0,cnt_lim} + {3'd0,lfo_pmd};
end
end
else pm_bresenham <= pm_bresenham + {3'd0,lfo_pmd};
end
2'd3: begin
casez( lfo_amd ) // same as real chip
7'b1??????: am <= noise_am[6:0];
7'b01?????: am <= { 1'b0, noise_am[5:0] };
7'b001????: am <= { 2'b0, noise_am[4:0] };
7'b0001???: am <= { 3'b0, noise_am[3:0] };
7'b00001??: am <= { 4'b0, noise_am[2:0] };
7'b000001?: am <= { 5'b0, noise_am[1:0] };
7'b0000001: am <= { 6'b0, noise_am[0] };
default: am <= 7'd0;
endcase
casez( lfo_pmd )
7'b1??????: pm <= noise_pm;
7'b01?????: pm <= { {2{noise_pm[7]}}, noise_pm[5:0] };
7'b001????: pm <= { {3{noise_pm[7]}}, noise_pm[4:0] };
7'b0001???: pm <= { {4{noise_pm[7]}}, noise_pm[3:0] };
7'b00001??: pm <= { {5{noise_pm[7]}}, noise_pm[2:0] };
7'b000001?: pm <= { {6{noise_pm[7]}}, noise_pm[1:0] };
7'b0000001: pm <= { {7{noise_pm[7]}}, noise_pm[0] };
default: pm <= 8'd0;
endcase
end
endcase
always @(posedge clk) begin
if( lfo_up )
lfo_up_latch <= 1;
else if( cen )
lfo_up_latch <= 0;
end
always @(posedge clk, posedge rst) begin
if( rst ) begin
cnt1 <= 4'd0;
cnt2 <= 15'd0;
cnt3 <= 4'd0;
cnt1_ov <= 2'd0;
cnt3_step <= 0;
bitcnt <= 4'h8;
end else if( cen ) begin
// counter 1
if( cyc_c )
{ cnt1_ov[0], cnt1 } <= { 1'b0, cnt1 } + 1'd1;
else
cnt1_ov[0] <= 0;
cnt1_ov[1] <= cnt1_ov[0];
bitcnt_rst <= cnt1==4'd2;
if( bitcnt_rst && !cyc_c )
bitcnt <= 4'd0;
else if( cyc_e )
bitcnt <= bitcnt + 1'd1;
// counter 2
cnt2_load <= lfo_up_latch | next_cnt2[15];
cnt2 <= next_cnt2[14:0];
if( cyc_e ) begin
cnt2_ov[0] <= next_cnt2[15];
lfo_clk_latch <= lfo_clk_next;
end
if( cyc_5 ) cnt2_ov[1] <= cnt2_ov[0];
// counter 3
cnt3_step <= 0;
if( cnt2_ov[1] & cyc_d ) begin
cnt3_clk <= 1;
// frequency LSB control
if( !cnt3[0] ) cnt3_step <= lfo_freq[3];
else if( !cnt3[1] ) cnt3_step <= lfo_freq[2];
else if( !cnt3[2] ) cnt3_step <= lfo_freq[1];
else if( !cnt3[3] ) cnt3_step <= lfo_freq[0];
end else begin
cnt3_clk <= 0;
end
if( cnt3_clk )
cnt3 <= cnt3 + 1'd1;
// LFO clock
lfo_clk <= lfo_clk_next;
end
end
// LFO value
reg [1:0] val_sum;
reg val_c, wcarry, val0_next;
reg w1, w2, w3, w4, w5, w6, w7, w8;
reg [6:0] dmux;
reg integ_c, out1bit;
reg [1:0] out2sum;
wire [7:0] out2b;
reg [2:0] bitsel;
assign out2b = out2[15:8];
always @(*) begin
w1 = !lfo_clk || lfo_w==NOISE || !cyc_f;
w4 = lfo_clk_latch && lfo_w==NOISE;
w3 = !w4 && val[15] && !test[1];
w2 = !w1 && lfo_w==TRIANG;
wcarry = !w1 || ( !cyc_f && lfo_w!=NOISE && val_c);
val_sum = {1'b0, w2} + {1'b0, w3} + {1'b0, wcarry};
val0_next = val_sum[0] || (lfo_w==NOISE && lfo_clk_latch && noise);
// LFO compound output, AM/PM base value one after the other
w5 = ampm_sel ? saw_sign : (!trig_sign || lfo_w!=TRIANG);
w6 = w5 ^ w3;
w7 = cycles[3:0]<4'd7 || cycles[3:0]==4'd15;
w8 = lfo_w == SQUARE ? (ampm_sel?cyc_6 : !saw_sign) : w6;
w8 = ~(w8 & w7);
// Integrator
dmux = (ampm_sel ? lfo_pmd : lfo_amd) &~out1;
bitsel = ~(bitcnt[2:0]+3'd1);
out1bit = dmux[ bitsel ] & ~bit7;
out2sum = {1'b0, out1bit} + {1'b0, out2[0] && bitcnt[2:0]!=0} + {1'b0, integ_c & ~cyc_f };
end
always @(posedge clk, posedge rst) begin
if( rst ) begin
val <= 16'd0;
val_c <= 0;
trig_sign <= 0;
saw_sign <= 0;
out1 <= ~7'd0;
out2 <= 16'd0;
integ_c <= 0;
end else if( cen ) begin
val <= {val[14:0], val0_next };
val_c <= val_sum[1];
if( cyc_f ) begin
trig_sign <= val[7];
saw_sign <= val[8];
end
// current step
out1 <= {out1[5:0], w8};
// integrator
integ_c <= out2sum[1];
out2 <= { out2sum[0], out2[15:1] };
// final output
if( bit7 & cyc_f ) begin
if( ampm_sel )
pm <= lfo_pmd==7'd0 ? 8'd0 : { out2b[7]^pm_sign, out2b[6:0]};
else
am <= out2b;
end
end
end
genvar aux;
generate
for( aux=0; aux<7; aux=aux+1 ) begin : amnoise
jt51_lfo_lfsr #(.init(aux*aux+aux) ) u_noise_am(
.rst( rst ),
.clk( clk ),
.cen( cen ),
.base(sel_base),
.out( noise_am[aux] )
);
end
for( aux=0; aux<8; aux=aux+1 ) begin : pmnoise
jt51_lfo_lfsr #(.init(4*aux*aux-3*aux+40) ) u_noise_pm(
.rst( rst ),
.clk( clk ),
.cen( cen ),
.base(sel_base),
.out( noise_pm[aux] )
);
end
endgenerate
initial begin
lfo_lut[0] = 15'h0000;
lfo_lut[1] = 15'h4000;
lfo_lut[2] = 15'h6000;
lfo_lut[3] = 15'h7000;
lfo_lut[4] = 15'h7800;
lfo_lut[5] = 15'h7c00;
lfo_lut[6] = 15'h7e00;
lfo_lut[7] = 15'h7f00;
lfo_lut[8] = 15'h7f80;
lfo_lut[9] = 15'h7fc0;
lfo_lut[10] = 15'h7fe0;
lfo_lut[11] = 15'h7ff0;
lfo_lut[12] = 15'h7ff8;
lfo_lut[13] = 15'h7ffc;
lfo_lut[14] = 15'h7ffe;
lfo_lut[15] = 15'h7fff;
end
endmodule

View File

@@ -18,7 +18,6 @@
Date: 27-10-2016
*/
`timescale 1ns / 1ps
module jt51_lin2exp(
input [15:0] lin,

View File

@@ -18,7 +18,6 @@
Date: 27-10-2016
*/
`timescale 1ns / 1ps
module jt51_mmr(
input rst,
@@ -29,6 +28,9 @@ module jt51_mmr(
input a0,
output reg busy,
// Original test bits
output reg [7:0] test_mode,
// CT
output reg ct1,
output reg ct2,
@@ -42,7 +44,7 @@ module jt51_mmr(
output reg [1:0] lfo_w,
output reg [6:0] lfo_amd,
output reg [6:0] lfo_pmd,
output reg lfo_rst,
output reg lfo_up,
// Timers
output reg [9:0] value_A,
output reg [7:0] value_B,
@@ -84,7 +86,9 @@ module jt51_mmr(
output op31_no,
output op31_acc,
output zero,
output zero, // high once per round
output half, // high twice per round
output [4:0] cycles,
output m1_enters,
output m2_enters,
output c1_enters,
@@ -105,8 +109,6 @@ reg up_rl, up_kc, up_kf, up_pms,
reg [1:0] up_op;
reg [2:0] up_ch;
wire busy_reg;
`ifdef SIMULATION
reg mmr_dump;
`endif
@@ -143,12 +145,13 @@ always @(posedge clk, posedge rst) begin : memory_mapped_registers
enable_irq_B, enable_irq_A, load_B, load_A } <= 6'd0;
// LFO
{ lfo_amd, lfo_pmd } <= 14'h0;
lfo_up <= 1'b0;
lfo_freq <= 8'd0;
lfo_w <= 2'd0;
lfo_rst <= 1'b0;
{ ct2, ct1 } <= 2'd0;
csm <= 1'b0;
din_copy <= 8'd0;
test_mode <= 8'd0;
`ifdef SIMULATION
mmr_dump <= 1'b0;
`endif
@@ -176,7 +179,7 @@ always @(posedge clk, posedge rst) begin : memory_mapped_registers
if( selected_register < 8'h20 ) begin
case( selected_register)
// registros especiales
REG_TEST: lfo_rst <= 1'b1; // regardless of din
REG_TEST: test_mode <= din; // regardless of din
`ifdef TEST_SUPPORT
REG_TEST2: { test_op0, test_eg } <= din[1:0];
`endif
@@ -191,7 +194,10 @@ always @(posedge clk, posedge rst) begin : memory_mapped_registers
enable_irq_B, enable_irq_A,
load_B, load_A } <= din[5:0];
end
REG_LFRQ: lfo_freq <= din;
REG_LFRQ: begin
lfo_freq <= din;
lfo_up <= 1;
end
REG_PMDAMD: begin
if( !din[7] )
lfo_amd <= din[6:0];
@@ -237,8 +243,8 @@ always @(posedge clk, posedge rst) begin : memory_mapped_registers
`ifdef SIMULATION
mmr_dump <= 1'b0;
`endif
csm <= 1'b0;
lfo_rst <= 1'b0;
csm <= 0;
lfo_up <= 0;
{ clr_flag_B, clr_flag_A } <= 2'd0;
end
end
@@ -287,7 +293,6 @@ jt51_reg u_reg(
.csm ( csm ),
.overflow_A ( overflow_A),
.busy ( busy_reg ),
.rl_I ( rl_I ),
.fb_II ( fb_II ),
.con_I ( con_I ),
@@ -315,6 +320,8 @@ jt51_reg u_reg(
.op31_no ( op31_no ),
.op31_acc ( op31_acc ),
.zero ( zero ),
.half ( half ),
.cycles ( cycles ),
.m1_enters ( m1_enters ),
.m2_enters ( m2_enters ),
.c1_enters ( c1_enters ),
@@ -345,7 +352,7 @@ end
`endif
`ifndef JT51_NODEBUG
`ifdef JT51_DEBUG
`ifdef SIMULATION
/* verilator lint_off PINMISSING */
wire [4:0] cnt_aux;

View File

@@ -1,4 +1,3 @@
`timescale 1ns / 1ps
/* This file is part of JT51.

View File

@@ -12,84 +12,98 @@
You should have received a copy of the GNU General Public License
along with JT51. If not, see <http://www.gnu.org/licenses/>.
Author: Jose Tejada Gomez. Twitter: @topapate
Version: 1.0
Date: 27-10-2016
Date: 6-2-2021
*/
`timescale 1ns / 1ps
/*
tab size 4
See xapp052.pdf from Xilinx
The NFRQ formula in the App. Note does not make sense:
NFRQ formula in the App:
Output rate is 55kHz but for NFRQ=1 the formula states that
the noise is 111kHz, twice the output rate per channel.
the noise is 111kHz, twice the output rate per channel. The
reason must be the inversion of the LFSR data
That would suggest that the noise for LEFT and RIGHT are
different but the rest of the system suggest that LEFT and
RIGHT outputs are calculated at the same time, based on the
same OP output.
Also, the block diagram states a 1 bit serial input from
EG to NOISE and that seems unnecessary too.
I have not been able to measure noise in actual chip because
operator 31 does not produce any output on my two chips.
operator 31 does not produce any output on my two chips. This
module is based on NukeYKT's work
*/
module jt51_noise(
input rst,
input clk,
input cen,
input [4:0] nfrq,
input [9:0] eg,
input op31_no,
output reg [10:0] out
input rst,
input clk,
input cen, // phi 1
input [ 4:0] cycles,
// Noise Frequency
input [ 4:0] nfrq,
// Noise envelope
input [ 9:0] eg, // serial signal in the original design
input op31_no,
output out,
output reg [11:0] mix
);
reg update, nfrq_met;
reg [ 4:0] cnt;
reg [15:0] lfsr;
reg last_lfsr0;
wire all1, fb;
wire mix_sgn;
reg base;
reg [3:0] cnt;
assign out = lfsr[0];
always @(posedge clk, posedge rst)
// period counter
always @(posedge clk, posedge rst) begin
if( rst ) begin
cnt <= 4'b0;
end
else if(cen) begin
if( op31_no ) begin
if ( &cnt ) begin
cnt <= nfrq[4:1]; // we do not need to use nfrq[0]
// because I run it off P1, YM2151 probably ran off PM
// but the result is the same, as for NFREQ=31 the YM2151
// trips the noise output at each output sample, and for
// NFREQ=0 (or 1), the output trips every 16 samples
// so NFREQ[0] does not really add resolution
end
else cnt <= cnt + 4'b1;
base <= &cnt;
cnt <= 5'b0;
end else if(cen) begin
if( &cycles[3:0] ) begin
cnt <= update ? 5'd0 : (cnt+5'd1);
end
else base <= 1'b0;
update <= nfrq_met;
nfrq_met <= ~nfrq == cnt;
end
wire rnd_sign;
always @(posedge clk) if(cen) begin
if( op31_no )
out <= { rnd_sign, {10{~rnd_sign}}^eg };
end
jt51_noise_lfsr #(.init(90)) u_lfsr (
.rst ( rst ),
.clk ( clk ),
.cen ( cen ),
.base ( base ),
.out ( rnd_sign )
);
// LFSR
assign fb = update ? ~((all1 & ~last_lfsr0) | (lfsr[2]^last_lfsr0))
: ~lfsr[0];
assign all1 = &lfsr;
always @(posedge clk, posedge rst) begin
if( rst ) begin
lfsr <= 16'hffff;
last_lfsr0 <= 1'b0;
end else if(cen) begin
lfsr <= { fb, lfsr[15:1] };
if(update) last_lfsr0 <= ~lfsr[0];
end
end
// Noise mix
assign mix_sgn = /*eg!=10'd0 ^*/ ~out;
always @(posedge clk, posedge rst) begin
if( rst ) begin
mix <= 12'd0;
end else if( op31_no && cen ) begin
mix <= { mix_sgn, eg[9:2] ^ {8{out}}, {3{mix_sgn}} };
end
end
endmodule

View File

@@ -18,7 +18,6 @@
Date: 27-10-2016
*/
`timescale 1ns / 1ps
// See xapp052.pdf from Xilinx

View File

@@ -18,7 +18,6 @@
Date: 27-10-2016
*/
`timescale 1ns / 1ps
// Pipeline operator
@@ -324,7 +323,7 @@ jt51_sh #( .width(1), .stages(3)) shsignbit(
);
/////////////////// Debug
`ifndef JT51_NODEBUG
`ifdef JT51_DEBUG
`ifdef SIMULATION
/* verilator lint_off PINMISSING */
wire [4:0] cnt;

View File

@@ -12,13 +12,12 @@
You should have received a copy of the GNU General Public License
along with JT51. If not, see <http://www.gnu.org/licenses/>.
Author: Jose Tejada Gomez. Twitter: @topapate
Version: 1.0
Date: 27-10-2016
*/
`timescale 1ns / 1ps
module jt51_pg(
input rst,
@@ -40,6 +39,10 @@ module jt51_pg(
input pg_rst_III,
output reg [ 4:0] keycode_III,
output [ 9:0] pg_phase_X
`ifdef JT51_PG_SIM
,output [19:0] phase_step_VII_out
,output [12:0] keycode_I_out
`endif
);
wire [19:0] ph_VII;
@@ -62,6 +65,11 @@ reg [2:0] pow2ind_IV;
reg [2:0] dt1_III, dt1_IV, dt1_V;
`ifdef JT51_PG_SIM
assign phase_step_VII_out = phase_step_VII;
assign keycode_I_out = keycode_I;
`endif
jt51_phinc_rom u_phinctable(
// .clk ( clk ),
.keycode( phinc_addr_III[9:0] ),
@@ -100,8 +108,8 @@ always @(*) begin : dt1_limit_mux
3'd5: dt1_unlimited = { pow2[4:0], 1'd0 };
default:dt1_unlimited = 6'd0;
endcase
dt1_limited_IV = dt1_unlimited > dt1_limit ?
dt1_limit[4:0] : dt1_unlimited[4:0];
dt1_limited_IV = dt1_unlimited > dt1_limit ?
dt1_limit[4:0] : dt1_unlimited[4:0];
end
reg signed [8:0] mod_I;
@@ -115,8 +123,8 @@ always @(*) begin
3'd4: mod_I = { 4'd0, pm[6:2] };
3'd5: mod_I = { 3'd0, pm[6:1] };
3'd6: mod_I = { 1'd0, pm[6:0], 1'b0 };
3'd7: mod_I = { pm[6:0], 2'b0 };
endcase
3'd7: mod_I = { pm[6:0], 2'b0 };
endcase
end
@@ -147,16 +155,18 @@ always @(posedge clk) if(cen) begin : phase_calculation
(keycode_I[7:6]==2'd3 ? 14'd64:14'd0);
2'd2: keycode_II <= { 1'b0, keycode_I } + 14'd628 +
(keycode_I[7:0]>dt2_lim2 ? 14'd64:14'd0);
2'd3: keycode_II <= { 1'b0, keycode_I } + 14'd800 +
2'd3: keycode_II <= { 1'b0, keycode_I } + 14'd800 +
(keycode_I[7:0]>dt2_lim3 ? 14'd64:14'd0);
endcase
end
// II
always @(posedge clk) if(cen) begin
always @(posedge clk) if(cen) begin
phinc_addr_III <= keycode_II[9:0];
octave_III <= keycode_II[13:10];
keycode_III <= keycode_II[12:8];
// Using bits 13:9 fixes Double Dragon issue #14
// but notes get too long in Jackal
case( dt1_II[1:0] )
2'd1: dt1_kf_III <= keycode_II[13:8] - (6'b1<<2);
2'd2: dt1_kf_III <= keycode_II[13:8] + (6'b1<<2);
@@ -166,7 +176,7 @@ always @(posedge clk) if(cen) begin
dt1_III <= dt1_II;
end
// III
// III
always @(posedge clk) if(cen) begin
case( octave_III )
4'd0: phase_base_IV <= { 8'd0, phinc_III[11:2] };
@@ -187,7 +197,7 @@ end
// IV LIMIT_BASE
always @(posedge clk) if(cen) begin
if( phase_base_IV > 18'd82976 )
if( phase_base_IV > 18'd82976 )
phase_base_V <= 18'd82976;
else
phase_base_V <= phase_base_IV;
@@ -219,11 +229,11 @@ end
always @(posedge clk, posedge rst) begin
if( rst )
ph_VIII <= 20'd0;
else if(cen) begin
else if(cen) begin
ph_VIII <= pg_rst_VII ? 20'd0 : ph_VII + phase_step_VII;
`ifdef DISPLAY_STEP
$display( "%d", phase_step_VII );
`endif
`endif
end
end
@@ -249,7 +259,7 @@ always @(posedge clk, posedge rst) begin
end
jt51_sh #( .width(20), .stages(32-3) ) u_phsh(
.rst ( rst ),
.rst ( rst ),
.clk ( clk ),
.cen ( cen ),
.din ( ph_X ),
@@ -264,33 +274,62 @@ jt51_sh #( .width(1), .stages(4) ) u_pgrstsh(
.drop ( pg_rst_VII)
);
`ifndef JT51_NODEBUG
`ifdef JT51_DEBUG
`ifdef SIMULATION
/* verilator lint_off PINMISSING */
wire [4:0] cnt;
sep32_cnt u_sep32_cnt (.clk(clk), .cen(cen), .zero(zero), .cnt(cnt));
// wire zero_VIII;
//
// jt51_sh #(.width(1),.stages(7)) u_sep_aux(
// .clk ( clk ),
// .din ( zero ),
// .drop ( zero_VIII )
// );
//
// sep32 #(.width(1),.stg(8)) sep_ref(
// .clk ( clk ),
// .cen(cen),
// .mixed ( zero_VIII ),
// .cnt ( cnt )
// );
sep32 #(.width(10),.stg(10)) sep_ph(
.clk ( clk ),
.cen(cen),
.cen ( cen ),
.mixed ( pg_phase_X ),
.cnt ( cnt )
);
);
sep32 #(.width(20),.stg(7)) sep_phstep(
.clk ( clk ),
.cen ( cen ),
.mixed ( phase_step_VII),
.cnt ( cnt )
);
sep32 #(.width(13),.stg(1)) sep_kc1(
.clk ( clk ),
.cen ( cen ),
.mixed ( keycode_I ),
.cnt ( cnt )
);
sep32 #(.width(14),.stg(2)) sep_kc2(
.clk ( clk ),
.cen ( cen ),
.mixed ( keycode_II ),
.cnt ( cnt )
);
sep32 #(.width(3),.stg(1)) sep_pms(
.clk ( clk ),
.cen ( cen ),
.mixed ( pms_I ),
.cnt ( cnt )
);
sep32 #(.width(18),.stg(4)) sep_base4(
.clk ( clk ),
.cen ( cen ),
.mixed ( phase_base_IV ),
.cnt ( cnt )
);
sep32 #(.width(18),.stg(5)) sep_base5(
.clk ( clk ),
.cen ( cen ),
.mixed ( phase_base_V ),
.cnt ( cnt )
);
/* verilator lint_on PINMISSING */
`endif

View File

@@ -18,7 +18,6 @@
Date: 27-10-2016
*/
`timescale 1ns / 1ps
module jt51_phinc_rom(
// input clk,

View File

@@ -1,4 +1,3 @@
`timescale 1ns / 1ps
/* This file is part of JT51.

View File

@@ -12,84 +12,83 @@
You should have received a copy of the GNU General Public License
along with JT51. If not, see <http://www.gnu.org/licenses/>.
Author: Jose Tejada Gomez. Twitter: @topapate
Version: 1.0
Date: 27-10-2016
*/
`timescale 1ns / 1ps
Author: Jose Tejada Gomez. Twitter: @topapate
Version: 1.0
Date: 27-10-2016
*/
module jt51_pm(
input [6:0] kc_I,
input [5:0] kf_I,
input [8:0] mod_I,
input add,
output reg [12:0] kcex
input [ 6:0] kc_I,
input [ 5:0] kf_I,
input [ 8:0] mod_I,
input add,
output reg [12:0] kcex
);
reg [9:0] lim;
reg [ 9:0] lim;
reg [13:0] kcex0, kcex1;
reg [1:0] extra;
reg [ 1:0] extra;
reg [6:0] kcin;
reg carry;
reg [ 6:0] kcin;
reg carry;
always @(*) begin: kc_input_cleaner
{ carry, kcin } = kc_I[1:0]==2'd3 ? { 1'b0, kc_I } + 8'd1 : {1'b0,kc_I};
{ carry, kcin } = kc_I[1:0]==2'd3 ? { 1'b0, kc_I } + 8'd1 : {1'b0,kc_I};
end
always @(*) begin : addition
lim = { 1'd0, mod_I } + { 4'd0, kf_I };
lim = { 1'd0, mod_I } + { 4'd0, kf_I };
case( kcin[3:0] )
default:
if( lim>=10'd448 ) extra = 2'd2;
default:
if( lim>=10'd448 ) extra = 2'd2;
else if( lim>=10'd256 ) extra = 2'd1;
else extra = 2'd0;
4'd1,4'd5,4'd9,4'd13:
if( lim>=10'd384 ) extra = 2'd2;
if( lim>=10'd384 ) extra = 2'd2;
else if( lim>=10'd192 ) extra = 2'd1;
else extra = 2'd0;
4'd2,4'd6,4'd10,4'd14:
if( lim>=10'd512 ) extra = 2'd3;
else if( lim>=10'd320 ) extra = 2'd2;
if( lim>=10'd512 ) extra = 2'd3;
else if( lim>=10'd320 ) extra = 2'd2;
else if( lim>=10'd128 ) extra = 2'd1;
else extra = 2'd0;
else extra = 2'd0;
endcase
kcex0 = {1'b0,kcin,kf_I} + { 6'd0, extra, 6'd0 } + { 5'd0, mod_I };
kcex1 = kcex0[7:6]==2'd3 ? kcex0 + 14'd64 : kcex0;
kcex1 = kcex0[7:6]==2'd3 ? kcex0 + 14'd64 : kcex0;
end
reg signed [9:0] slim;
reg [1:0] sextra;
reg [13:0] skcex0, skcex1;
reg signed [ 9:0] slim;
reg [ 1:0] sextra;
reg [13:0] skcex0, skcex1;
always @(*) begin : subtraction
slim = { 1'd0, mod_I } - { 4'd0, kf_I };
slim = { 1'd0, mod_I } - { 4'd0, kf_I };
case( kcin[3:0] )
default:
if( slim>=10'sd449 ) sextra = 2'd3;
else if( slim>=10'sd257 ) sextra = 2'd2;
default:
if( slim>=10'sd449 ) sextra = 2'd3;
else if( slim>=10'sd257 ) sextra = 2'd2;
else if( slim>=10'sd65 ) sextra = 2'd1;
else sextra = 2'd0;
4'd1,4'd5,4'd9,4'd13:
if( slim>=10'sd321 ) sextra = 2'd2;
if( slim>=10'sd321 ) sextra = 2'd2;
else if( slim>=10'sd129 ) sextra = 2'd1;
else sextra = 2'd0;
4'd2,4'd6,4'd10,4'd14:
if( slim>=10'sd385 ) sextra = 2'd2;
if( slim>=10'sd385 ) sextra = 2'd2;
else if( slim>=10'sd193 ) sextra = 2'd1;
else sextra = 2'd0;
else sextra = 2'd0;
endcase
skcex0 = {1'b0,kcin,kf_I} - { 6'd0, sextra, 6'd0 } - { 5'd0, mod_I };
skcex1 = skcex0[7:6]==2'd3 ? skcex0 - 14'd64 : skcex0;
end
always @(*) begin : mux
if ( add )
kcex = kcex1[13] | carry ? {3'd7, 4'd14, 6'd63} : kcex1[12:0];
if ( add )
kcex = kcex1[13] | carry ? {3'd7, 4'd14, 6'd63} : kcex1[12:0];
else
kcex = carry ? {3'd7, 4'd14, 6'd63} : (skcex1[13] ? 13'd0 : skcex1[12:0]);
kcex = carry ? {3'd7, 4'd14, 6'd63} : (skcex1[13] ? 13'd0 : skcex1[12:0]);
end
endmodule

View File

@@ -18,7 +18,6 @@
Date: 27-10-2016
*/
`timescale 1ns / 1ps
module jt51_reg(
input rst,
@@ -43,7 +42,6 @@ module jt51_reg(
input csm,
input overflow_A,
output reg busy,
output [1:0] rl_I,
output [2:0] fb_II,
output [2:0] con_I,
@@ -68,6 +66,8 @@ module jt51_reg(
// Pipeline order
output reg zero,
output reg half,
output [4:0] cycles,
output reg m1_enters,
output reg m2_enters,
output reg c1_enters,
@@ -88,8 +88,8 @@ reg kon, koff;
reg [1:0] csm_state;
reg [4:0] csm_cnt;
wire csm_kon = csm_state[0];
wire csm_koff = csm_state[1];
// wire csm_kon = csm_state[0];
// wire csm_koff = csm_state[1];
always @(*) begin
m1_enters = cur_op == 2'b00;
@@ -98,8 +98,10 @@ always @(*) begin
c2_enters = cur_op == 2'b11;
end
`ifdef SIMULATION
wire up = up_rl | up_kc | up_kf | up_pms | up_dt1 | up_tl |
up_ks | up_amsen | up_dt2 | up_d1l | up_keyon;
`endif
reg [4:0] cur;
@@ -109,6 +111,7 @@ always @(posedge clk) if(cen) begin
end
assign cur_op = cur[4:3];
assign cycles = cur;
wire [4:0] req_I = { op, ch };
wire [4:0] req_II = req_I + 5'd1;
@@ -122,8 +125,8 @@ wire [4:0] req_VII = req_VI + 5'd1;
wire update_op_I = cur == req_I;
wire update_op_II = cur == req_II;
wire update_op_III = cur == req_III;
wire update_op_IV = cur == req_IV;
wire update_op_V = cur == req_V;
// wire update_op_IV = cur == req_IV;
// wire update_op_V = cur == req_V;
wire update_op_VI = cur == req_VI;
wire update_op_VII = cur == req_VII;
@@ -155,12 +158,12 @@ always @(posedge clk, posedge rst) begin : up_counter
if( rst ) begin
cur <= 5'h0;
zero <= 1'b0;
busy <= 1'b0;
half <= 1'b0;
end
else if(cen) begin
cur <= next;
zero <= next== 5'd0;
if( &cur ) busy <= up && !busy;
half <= next[3:0] == 4'd0;
end
end
@@ -176,7 +179,7 @@ jt51_kon u_kon (
.keyon_ch (keyon_ch ),
.cur_op (cur_op ),
.cur_ch (cur_ch ),
.up_keyon (up_keyon && busy ),
.up_keyon (up_keyon ),
.csm (csm ),
.overflow_A(overflow_A),
.keyon_II (keyon_II )
@@ -252,7 +255,7 @@ jt51_csr_ch u_csr_ch(
);
//////////////////// Debug
`ifndef JT51_NODEBUG
`ifdef JT51_DEBUG
`ifdef SIMULATION
/* verilator lint_off PINMISSING */
wire [4:0] cnt_aux;

View File

@@ -18,7 +18,6 @@
Date: 27-10-2016
*/
`timescale 1ns / 1ps
module jt51_sh #(parameter width=5, stages=32, rstval=1'b0 ) (
input rst,

View File

@@ -12,13 +12,11 @@
You should have received a copy of the GNU General Public License
along with JT51. If not, see <http://www.gnu.org/licenses/>.
Author: Jose Tejada Gomez. Twitter: @topapate
Version: 1.0
Date: 27-10-2016
*/
`timescale 1ns / 1ps
module jt51_timers(
input rst,
@@ -41,24 +39,24 @@ module jt51_timers(
assign irq_n = ~( (flag_A&enable_irq_A) | (flag_B&enable_irq_B) );
jt51_timer #(.counter_width(10)) timer_A(
jt51_timer #(.CW(10)) timer_A(
.rst ( rst ),
.clk ( clk ),
.cen ( cen ),
.clk ( clk ),
.cen ( cen ),
.zero ( zero ),
.start_value( value_A ),
.start_value( value_A ),
.load ( load_A ),
.clr_flag ( clr_flag_A),
.flag ( flag_A ),
.overflow ( overflow_A)
);
jt51_timer #(.counter_width(12)) timer_B(
jt51_timer #(.CW(8),.FREE_EN(1)) timer_B(
.rst ( rst ),
.clk ( clk ),
.cen ( cen ),
.clk ( clk ),
.cen ( cen ),
.zero ( zero ),
.start_value( {value_B,4'b0}),
.start_value( value_B ),
.load ( load_B ),
.clr_flag ( clr_flag_B ),
.flag ( flag_B ),
@@ -67,21 +65,25 @@ jt51_timer #(.counter_width(12)) timer_B(
endmodule
module jt51_timer #(parameter counter_width = 10 )
(
module jt51_timer #(parameter
CW = 8, // counter bit width. This is the counter that can be loaded
FREE_EN = 0 // enables a 4-bit free enable count
) (
input rst,
input clk,
input cen,
input zero,
input [counter_width-1:0] start_value,
input clk,
input cen,
input zero,
input [CW-1:0] start_value,
input load,
input clr_flag,
output reg flag,
output reg overflow
);
reg last_load;
reg [counter_width-1:0] cnt, next;
reg last_load;
reg [CW-1:0] cnt, next;
reg [ 3:0] free_cnt, free_next;
reg free_ov;
always@(posedge clk, posedge rst)
if( rst )
@@ -93,14 +95,27 @@ always@(posedge clk, posedge rst)
end
always @(*) begin
{overflow, next } = { 1'b0, cnt } + 1'b1;
{free_ov, free_next} = { 1'b0, free_cnt} + 1'b1;
/* verilator lint_off WIDTH */
{overflow, next } = { 1'b0, cnt } + (FREE_EN ? free_ov : 1'b1);
/* verilator lint_on WIDTH */
end
always @(posedge clk) if(cen && zero) begin : counter
last_load <= load;
if( (load && !last_load) || overflow ) begin
cnt <= start_value;
end
end
else if( last_load ) cnt <= next;
end
// Free running counter
always @(posedge clk) begin
if( rst ) begin
free_cnt <= 4'd0;
end else if( cen&&zero ) begin
free_cnt <= free_next;
end
end
endmodule