diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/README.txt b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/README.txt similarity index 61% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/README.txt rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/README.txt index 782657ef..4178fafb 100644 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/README.txt +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/README.txt @@ -1,11 +1,11 @@ --------------------------------------------------------------------------------- -- --- Arcade: Birdiy port to MiST by Gehstock --- 02 March 2019 +-- Arcade: TripleDrawPoker port to MiST by Gehstock +-- 11 Mar 2019 -- --------------------------------------------------------------------------------- --- A simulation model of Pacman hardware --- Copyright (c) MikeJ - January 2006 +-- A simulation model of Galaxian hardware +-- Copyright(c) 2004 Katsumi Degawa --------------------------------------------------------------------------------- -- -- Only controls and OSD are rotated on Video output. @@ -13,15 +13,11 @@ -- -- Keyboard inputs : -- --- ESC : Coin --- F2 : Start 2 players --- F1 : Start 1 player --- UP,DOWN,LEFT,RIGHT arrows : Movements +-- F2 : Coin + Start 2 players +-- F1 : Coin + Start 1 player +-- SPACE : Select +-- ARROW KEYS : Movements -- -- Joystick support. -- --------------------------------------------------------------------------------- - - - - WIP diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/Release/TripleDrawPoker.rbf b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/Release/TripleDrawPoker.rbf new file mode 100644 index 00000000..491c0169 Binary files /dev/null and b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/Release/TripleDrawPoker.rbf differ diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/Birdiy.qpf b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/TripleDrawPoker.qpf similarity index 81% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/Birdiy.qpf rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/TripleDrawPoker.qpf index 8e8d3e3a..38d5967a 100644 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/Birdiy.qpf +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/TripleDrawPoker.qpf @@ -1,6 +1,6 @@ # -------------------------------------------------------------------------- # # -# Copyright (C) 1991-2014 Altera Corporation +# Copyright (C) 1991-2013 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any output files from any of the foregoing @@ -17,15 +17,14 @@ # -------------------------------------------------------------------------- # # # Quartus II 64-Bit -# Version 13.1.4 Build 182 03/12/2014 SJ Web Edition -# Date created = 22:14:32 March 02, 2019 +# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition +# Date created = 21:51:58 January 08, 2018 # # -------------------------------------------------------------------------- # QUARTUS_VERSION = "13.1" -DATE = "22:14:32 March 02, 2019" +DATE = "21:51:58 January 08, 2018" # Revisions -PROJECT_REVISION = "Birdiy" -PROJECT_REVISION = "Pacman" +PROJECT_REVISION = "TripleDrawPoker" \ No newline at end of file diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/Birdiy.qsf b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/TripleDrawPoker.qsf similarity index 78% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/Birdiy.qsf rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/TripleDrawPoker.qsf index 63d9df5d..5c521181 100644 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/Birdiy.qsf +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/TripleDrawPoker.qsf @@ -1,6 +1,6 @@ # -------------------------------------------------------------------------- # # -# Copyright (C) 1991-2013 Altera Corporation +# Copyright (C) 1991-2014 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any output files from any of the foregoing @@ -17,15 +17,15 @@ # -------------------------------------------------------------------------- # # # Quartus II 64-Bit -# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition -# Date created = 17:05:52 November 20, 2017 +# Version 13.1.4 Build 182 03/12/2014 SJ Web Edition +# Date created = 18:15:04 March 11, 2019 # # -------------------------------------------------------------------------- # # # Notes: # # 1) The default values for assignments are stored in the file: -# Birdiy_assignment_defaults.qdf +# TripleDrawPoker_assignment_defaults.qdf # If this file doesn't exist, see file: # assignment_defaults.qdf # @@ -46,6 +46,38 @@ set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL set_global_assignment -name SMART_RECOMPILE ON set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:rtl/build_id.tcl" +set_global_assignment -name SYSTEMVERILOG_FILE rtl/TripleDrawPoker_MiST.sv +set_global_assignment -name VHDL_FILE rtl/tripledrawpoker.vhd +set_global_assignment -name VHDL_FILE rtl/mc_stars.vhd +set_global_assignment -name VHDL_FILE rtl/mc_sound_vco.vhd +set_global_assignment -name VHDL_FILE rtl/mc_sound_a.vhd +set_global_assignment -name VHDL_FILE rtl/mc_missile.vhd +set_global_assignment -name VHDL_FILE rtl/mc_logic.vhd +set_global_assignment -name VHDL_FILE rtl/mc_ld_pls.vhd +set_global_assignment -name VHDL_FILE rtl/mc_inport.vhd +set_global_assignment -name VHDL_FILE rtl/mc_hv_count.vhd +set_global_assignment -name VHDL_FILE rtl/mc_col_pal.vhd +set_global_assignment -name VHDL_FILE rtl/mc_bram.vhd +set_global_assignment -name VHDL_FILE rtl/mc_adec.vhd +set_global_assignment -name VHDL_FILE rtl/mc_video.vhd +set_global_assignment -name VHDL_FILE rtl/sine_package.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80sed.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80as.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_Reg.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_Pack.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_MCode.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_ALU.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80.vhd +set_global_assignment -name VHDL_FILE rtl/spram.vhd +set_global_assignment -name VHDL_FILE rtl/sprom.vhd +set_global_assignment -name VHDL_FILE rtl/dpram.vhd +set_global_assignment -name VHDL_FILE rtl/pll.vhd +set_global_assignment -name SYSTEMVERILOG_FILE rtl/video_mixer.sv +set_global_assignment -name VERILOG_FILE rtl/scandoubler.v +set_global_assignment -name VERILOG_FILE rtl/osd.v +set_global_assignment -name VERILOG_FILE rtl/mist_io.v +set_global_assignment -name SYSTEMVERILOG_FILE rtl/hq2x.sv +set_global_assignment -name VHDL_FILE rtl/dac.vhd # Pin & Location Assignments # ========================== @@ -83,15 +115,18 @@ set_location_assignment PLL_1 -to "pll:pll|altpll:altpll_component" # Classic Timing Assignments # ========================== +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS OFF # Analysis & Synthesis Assignments # ================================ set_global_assignment -name FAMILY "Cyclone III" -set_global_assignment -name TOP_LEVEL_ENTITY Birdiy +set_global_assignment -name TOP_LEVEL_ENTITY TripleDrawPoker_MiST set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144 set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8 set_global_assignment -name SAVE_DISK_SPACE OFF +set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP # Fitter Assignments # ================== @@ -129,8 +164,8 @@ set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall -# -------------------- -# start ENTITY(Pacman) +# ---------------------------------- +# start ENTITY(TripleDrawPoker_MiST) # start DESIGN_PARTITION(Top) # --------------------------- @@ -144,28 +179,6 @@ set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" - # end DESIGN_PARTITION(Top) # ------------------------- -# end ENTITY(Pacman) -# ------------------ -set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 -set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 -set_global_assignment -name SYSTEMVERILOG_FILE rtl/Birdiy.sv -set_global_assignment -name VHDL_FILE rtl/pacman.vhd -set_global_assignment -name VHDL_FILE rtl/pacman_vram_addr.vhd -set_global_assignment -name VHDL_FILE rtl/pacman_video.vhd -set_global_assignment -name VHDL_FILE rtl/pacman_audio.vhd -set_global_assignment -name VHDL_FILE rtl/sprom.vhd -set_global_assignment -name VHDL_FILE rtl/dpram.vhd -set_global_assignment -name VHDL_FILE rtl/T80/T80_Reg.vhd -set_global_assignment -name VHDL_FILE rtl/T80/T80_Pack.vhd -set_global_assignment -name VHDL_FILE rtl/T80/T80_MCode.vhd -set_global_assignment -name VHDL_FILE rtl/T80/T80_ALU.vhd -set_global_assignment -name VHDL_FILE rtl/T80/T80.vhd -set_global_assignment -name VHDL_FILE rtl/T80/T80sed.vhd -set_global_assignment -name VERILOG_FILE rtl/osd.v -set_global_assignment -name VERILOG_FILE rtl/mist_io.v -set_global_assignment -name SYSTEMVERILOG_FILE rtl/hq2x.sv -set_global_assignment -name VHDL_FILE rtl/dac.vhd -set_global_assignment -name QIP_FILE rtl/pll.qip -set_global_assignment -name SYSTEMVERILOG_FILE rtl/video_mixer.sv -set_global_assignment -name VERILOG_FILE rtl/scandoubler.v +# end ENTITY(TripleDrawPoker_MiST) +# -------------------------------- set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/Birdiy.srf b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/TripleDrawPoker.srf similarity index 60% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/Birdiy.srf rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/TripleDrawPoker.srf index a455f0f5..14cddd5e 100644 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/Birdiy.srf +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/TripleDrawPoker.srf @@ -1,51 +1,54 @@ -{ "" "" "" "Variable or input pin \"data_b\" is defined but never used." { } { } 0 287013 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "Found combinational loop of 47 nodes" { } { } 0 332125 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "LOCKED port on the PLL is not properly connected on instance \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." { } { } 0 21300 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "Net \"soc_system:soc_system\|soc_system_Video_Output:video_output\|alt_vip_cvo_core:cvo_core\|genlock_enable_sync1\[1\]\" is missing source, defaulting to GND" { } { } 0 12110 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "Inferred RAM node \"zxspectrum:emu\|mist_io:mist_io\|ps2_kbd_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "Inferred RAM node \"zxspectrum:emu\|mist_io:mist_io\|ps2_mouse_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|h_sync_polarity_reg\}\]\" to \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|vid_h_sync_polarity\}\]\". This assignment will be ignored." { } { } 0 17897 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|v_sync_polarity_reg\}\]\" to \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|vid_v_sync_polarity\}\]\". This assignment will be ignored." { } { } 0 17897 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|interlaced_field_reg\[*\]\}\]\" to \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|vid_interlaced_field\[*\]\}\]\". This assignment will be ignored." { } { } 0 17897 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" { } { } 0 15714 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "55 hierarchies have connectivity warnings - see the Connectivity Checks report folder" { } { } 0 12241 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "Inferred RAM node \"emu:emu\|mister_io:mister_io\|ps2_kbd_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "Inferred RAM node \"emu:emu\|mister_io:mister_io\|ps2_mouse_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "Verilog HDL or VHDL warning at de10_top.v(97): object \"io_win\" assigned a value but never read" { } { } 0 10036 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "Verilog HDL or VHDL warning at de10_top.v(102): object \"io_sdd\" assigned a value but never read" { } { } 0 10036 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "Overwriting existing clock: vip\|hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" { } { } 0 332043 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "Variable or input pin \"data_a\" is defined but never used." { } { } 0 287013 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "*" { } { } 0 169085 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "*" { } { } 0 174073 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "*" { } { } 0 332174 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "*" { } { } 0 13009 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "*" { } { } 0 21300 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "alt_vip_cvo_mode_banks" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "hps_sdram_pll.sv" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "alt_vip_common_frame_counter.v" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "hps_sdram_p0_acv_hard_memphy.v" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "hps_sdram_p0_acv_ldc.v" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "hps_sdram_p0_acv_hard_io_pads.v" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "altera_mem_if_hard_memory_controller_top_cyclonev.sv" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "genlock_enable_sync" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "u_calculate_mode" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "genlock_enable" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "reset_value" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "soc_system:soc_system\|soc_system_pll_video:pll_video\|altera_pll:altera_pll_i\|general\[0\].gpll" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "alt_vip_cvo_core.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "alt_vip_packet_transfer.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "hps_sdram_p0.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "alt_vip_common_dc_mixed_widths_fifo.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "altera_mem_if_hhp_qseq_synth_top" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "soc_system:soc_system\|soc_system_vip_vout:vip_vout\|alt_vip_cvo_core:cvo_core\|genlock_enable_sync1" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "soc_system:soc_system\|soc_system_vip_fb:vip_fb\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|altsyncram_ums1:FIFOram\|q_b" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "soc_system:soc_system\|soc_system_Video_Input:video_input\|alt_vip_cvi_core:cvi_core\|alt_vip_cvi_write_fifo_buffer:write_fifo_buffer" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "soc_system:soc_system\|soc_system_Frame_Buffer:frame_buffer\|alt_vip_packet_transfer:pkt_trans_rd" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "soc_system_hps_fpga_interfaces.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "soc_system_HPS_fpga_interfaces.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "RST" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "alt_vip_scaler_alg_core" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "cvo_core" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "vip_HPS_fpga_interfaces.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "alt_vip_dil_vof_scheduler.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} -{ "" "" "" "alt_vip_dil_scheduler.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Variable or input pin \"data_b\" is defined but never used." { } { } 0 287013 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Found combinational loop of 47 nodes" { } { } 0 332125 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "LOCKED port on the PLL is not properly connected on instance \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." { } { } 0 21300 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Net \"soc_system:soc_system\|soc_system_Video_Output:video_output\|alt_vip_cvo_core:cvo_core\|genlock_enable_sync1\[1\]\" is missing source, defaulting to GND" { } { } 0 12110 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Inferred RAM node \"zxspectrum:emu\|mist_io:mist_io\|ps2_kbd_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Inferred RAM node \"zxspectrum:emu\|mist_io:mist_io\|ps2_mouse_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|h_sync_polarity_reg\}\]\" to \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|vid_h_sync_polarity\}\]\". This assignment will be ignored." { } { } 0 17897 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|v_sync_polarity_reg\}\]\" to \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|vid_v_sync_polarity\}\]\". This assignment will be ignored." { } { } 0 17897 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|interlaced_field_reg\[*\]\}\]\" to \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|vid_interlaced_field\[*\]\}\]\". This assignment will be ignored." { } { } 0 17897 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" { } { } 0 15714 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "55 hierarchies have connectivity warnings - see the Connectivity Checks report folder" { } { } 0 12241 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Inferred RAM node \"emu:emu\|mister_io:mister_io\|ps2_kbd_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Inferred RAM node \"emu:emu\|mister_io:mister_io\|ps2_mouse_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Verilog HDL or VHDL warning at de10_top.v(97): object \"io_win\" assigned a value but never read" { } { } 0 10036 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Verilog HDL or VHDL warning at de10_top.v(102): object \"io_sdd\" assigned a value but never read" { } { } 0 10036 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Overwriting existing clock: vip\|hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" { } { } 0 332043 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Variable or input pin \"data_a\" is defined but never used." { } { } 0 287013 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "Clock multiplexers are found and protected" { } { } 0 19016 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 169085 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 174073 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 332174 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 13009 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 21300 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 169177 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 169203 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "alt_vip_cvo_mode_banks" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "hps_sdram_pll.sv" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "alt_vip_common_frame_counter.v" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "hps_sdram_p0_acv_hard_memphy.v" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "hps_sdram_p0_acv_ldc.v" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "hps_sdram_p0_acv_hard_io_pads.v" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "altera_mem_if_hard_memory_controller_top_cyclonev.sv" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "genlock_enable_sync" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "u_calculate_mode" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "genlock_enable" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "reset_value" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "soc_system:soc_system\|soc_system_pll_video:pll_video\|altera_pll:altera_pll_i\|general\[0\].gpll" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "alt_vip_cvo_core.sdc" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "alt_vip_packet_transfer.sdc" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "hps_sdram_p0.sdc" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "alt_vip_common_dc_mixed_widths_fifo.sdc" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "altera_mem_if_hhp_qseq_synth_top" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "soc_system:soc_system\|soc_system_vip_vout:vip_vout\|alt_vip_cvo_core:cvo_core\|genlock_enable_sync1" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "soc_system:soc_system\|soc_system_vip_fb:vip_fb\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|altsyncram_ums1:FIFOram\|q_b" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "soc_system:soc_system\|soc_system_Video_Input:video_input\|alt_vip_cvi_core:cvi_core\|alt_vip_cvi_write_fifo_buffer:write_fifo_buffer" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "soc_system:soc_system\|soc_system_Frame_Buffer:frame_buffer\|alt_vip_packet_transfer:pkt_trans_rd" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "soc_system_hps_fpga_interfaces.sdc" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "soc_system_HPS_fpga_interfaces.sdc" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "RST" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "alt_vip_scaler_alg_core" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "cvo_core" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "vip_HPS_fpga_interfaces.sdc" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "alt_vip_dil_vof_scheduler.sdc" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} +{ "" "" "" "alt_vip_dil_scheduler.sdc" { } { } 0 9999 "" 0 0 "Quartus II" 0 -1 0 ""} diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/clean.bat b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/clean.bat similarity index 100% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/clean.bat rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/clean.bat diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/Pisces.sv b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/Pisces.sv new file mode 100644 index 00000000..13aa31aa --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/Pisces.sv @@ -0,0 +1,193 @@ +//============================================================================ +// Arcade: Catacomb +// +// Port to MiSTer +// Copyright (C) 2017 Sorgelig +// +// This program is free software; you can redistribute it and/or modify it +// under the terms of the GNU General Public License as published by the Free +// Software Foundation; either version 2 of the License, or (at your option) +// any later version. +// +// This program is distributed in the hope that it will be useful, but WITHOUT +// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or +// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for +// more details. +// +// You should have received a copy of the GNU General Public License along +// with this program; if not, write to the Free Software Foundation, Inc., +// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. +//============================================================================ + +module Pisces +( + output LED, + output [5:0] VGA_R, + output [5:0] VGA_G, + output [5:0] VGA_B, + output VGA_HS, + output VGA_VS, + output AUDIO_L, + output AUDIO_R, + input SPI_SCK, + output SPI_DO, + input SPI_DI, + input SPI_SS2, + input SPI_SS3, + input CONF_DATA0, + input CLOCK_27 +); + +`include "rtl\build_id.v" + +localparam CONF_STR = { + "Pisces;;", + "O2,Rotate Controls,Off,On;", + "O34,Scanlines,Off,25%,50%,75%;", + "T6,Reset;", + "V,v1.20.",`BUILD_DATE +}; + +assign LED = 1; +assign AUDIO_R = AUDIO_L; + +wire clk_24, clk_18, clk_12, clk_6; +wire pll_locked; +pll pll( + .inclk0(CLOCK_27), + .areset(0), + .c0(clk_24), + .c1(clk_18), + .c2(clk_12), + .c3(clk_6) + ); + +wire [31:0] status; +wire [1:0] buttons; +wire [1:0] switches; +wire [7:0] joystick_0; +wire [7:0] joystick_1; +wire scandoublerD; +wire ypbpr; +wire [10:0] ps2_key; +wire [7:0] audio_a, audio_b; +wire [10:0] audio = {1'b0, audio_b, 2'b0} + {3'b0, audio_a}; +wire hs, vs; +wire hb, vb; +wire blankn = ~(hb | vb); +wire [2:0] r,g,b; + +galaxian catacomb( + .W_CLK_18M(clk_18), + .W_CLK_12M(clk_12), + .W_CLK_6M(clk_6), + .I_RESET(status[0] | status[6] | buttons[1]), + .P1_CSJUDLR({btn_coin,btn_one_player,m_fire,m_up,m_down,m_left,m_right}), + .P2_CSJUDLR({1'b0, btn_two_players,m_fire,m_up,m_down,m_left,m_right}), + .W_R(r), + .W_G(g), + .W_B(b), + .W_H_SYNC(hs), + .W_V_SYNC(vs), + .HBLANK(hb), + .VBLANK(vb), + .W_SDAT_A(audio_a), + .W_SDAT_B(audio_b) + ); + +video_mixer video_mixer( + .clk_sys(clk_24), + .ce_pix(clk_6), + .ce_pix_actual(clk_6), + .SPI_SCK(SPI_SCK), + .SPI_SS3(SPI_SS3), + .SPI_DI(SPI_DI), + .R(blankn ? r : "000"), + .G(blankn ? g : "000"), + .B(blankn ? b : "000"), + .HSync(hs), + .VSync(vs), + .VGA_R(VGA_R), + .VGA_G(VGA_G), + .VGA_B(VGA_B), + .VGA_VS(VGA_VS), + .VGA_HS(VGA_HS), + .rotate({1'b1,status[2]}), + .scandoublerD(scandoublerD), + .scanlines(scandoublerD ? 2'b00 : status[4:3]), + .ypbpr(ypbpr), + .ypbpr_full(1), + .line_start(0), + .mono(0) + ); + +mist_io #( + .STRLEN(($size(CONF_STR)>>3))) +mist_io( + .clk_sys (clk_24 ), + .conf_str (CONF_STR ), + .SPI_SCK (SPI_SCK ), + .CONF_DATA0 (CONF_DATA0 ), + .SPI_SS2 (SPI_SS2 ), + .SPI_DO (SPI_DO ), + .SPI_DI (SPI_DI ), + .buttons (buttons ), + .switches (switches ), + .scandoublerD (scandoublerD ), + .ypbpr (ypbpr ), + .ps2_key (ps2_key ), + .joystick_0 (joystick_0 ), + .joystick_1 (joystick_1 ), + .status (status ) + ); + +dac #( + .msbi_g(15)) +dac( + .clk_i(clk_24), + .res_n_i(1), + .dac_i({audio,5'd0}), + .dac_o(AUDIO_L) + ); + +// Rotated Normal +wire m_up = ~status[2] ? btn_left | joystick_0[1] | joystick_1[1] : btn_up | joystick_0[3] | joystick_1[3]; +wire m_down = ~status[2] ? btn_right | joystick_0[0] | joystick_1[0] : btn_down | joystick_0[2] | joystick_1[2]; +wire m_left = ~status[2] ? btn_down | joystick_0[2] | joystick_1[2] : btn_left | joystick_0[1] | joystick_1[1]; +wire m_right = ~status[2] ? btn_up | joystick_0[3] | joystick_1[3] : btn_right | joystick_0[0] | joystick_1[0]; +wire m_fire = btn_fire1 | joystick_0[4] | joystick_1[4]; +wire m_bomb = btn_fire2 | joystick_0[5] | joystick_1[5]; + +reg btn_one_player = 0; +reg btn_two_players = 0; +reg btn_left = 0; +reg btn_right = 0; +reg btn_down = 0; +reg btn_up = 0; +reg btn_fire1 = 0; +reg btn_fire2 = 0; +reg btn_fire3 = 0; +reg btn_coin = 0; +wire pressed = ps2_key[9]; +wire [7:0] code = ps2_key[7:0]; + +always @(posedge clk_24) begin + reg old_state; + old_state <= ps2_key[10]; + if(old_state != ps2_key[10]) begin + case(code) + 'h75: btn_up <= pressed; // up + 'h72: btn_down <= pressed; // down + 'h6B: btn_left <= pressed; // left + 'h74: btn_right <= pressed; // right + 'h76: btn_coin <= pressed; // ESC + 'h05: btn_one_player <= pressed; // F1 + 'h06: btn_two_players <= pressed; // F2 + 'h14: btn_fire3 <= pressed; // ctrl + 'h11: btn_fire2 <= pressed; // alt + 'h29: btn_fire1 <= pressed; // Space + endcase + end +end + +endmodule \ No newline at end of file diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/col.bin b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/col.bin new file mode 100644 index 00000000..cb5d4b67 Binary files /dev/null and b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/col.bin differ diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/col.hex b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/col.hex new file mode 100644 index 00000000..a53b54df --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/col.hex @@ -0,0 +1,3 @@ +:10000000C007FF000007FFC0003F07C000173FC048 +:1000100000C73FC000383FC0003F17C00007F8C00E +:00000001FF diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/h.bin b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/h.bin new file mode 100644 index 00000000..df310112 Binary files /dev/null and b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/h.bin differ diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/h.hex b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/h.hex new file mode 100644 index 00000000..98be5089 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/h.hex @@ -0,0 +1,129 @@ +:1000000000000000000000000103070F1F3F7FFFFA +:10001000FF7F3F1F0F070301F0F8FCFCFCF8F0E046 +:10002000E0F0F8FCFCFCF8F0C080000000000000EC +:10003000030100000000000000000000000080C07C +:10004000000000000000010300006070787C6E6713 +:1000500000006070787C7E7F00001C1E1F0F070769 +:100060007F7773717070700087C7E7FFFF7E3C0079 +:100070000000000000000000000000000000000080 +:100080000000000000000000000000000000000070 +:10009000000018387870707100000C0E0F0707C749 +:1000A000FFE0E0FEFEFEE0E0FF07077F7F7F07073F +:1000B0000000000000000000000000000000000040 +:1000C000FFE0E0E6E6E6E7E7FF0707676767E7E7E1 +:1000D000000E0F0F0F0F0E0E00000080C0E0F07832 +:1000E0006E6E7F7F7F6E6E003C1EFFFFFF00000084 +:1000F0000000000000000000000000000000000000 +:1001000000000000000000000000000000000000EF +:1001100000001839797971710000FFFFFFC7C7C768 +:10012000FFE0E0E7E7E7E7FFC7C7C7C7C78700000B +:1001300000000000000000000000000000000000BF +:10014000FF0707FFFFFFFFFF0000000000000000A7 +:1001500000001F3F7F7B71710000FCFEFFEFC7C7EF +:100160000707E7E7C70F1FFFC7C7C7C7CF8E0C003A +:10017000000000000000000000000000000000007F +:10018000E0E0E7E7E3F0F8FF000000000000000017 +:10019000000000000060787E00001F1F1F07070797 +:1001A0007F1F07010000000087E7FFFF7F1F00009F +:1001B000000000000000000000000000000000003F +:1001C000000000000000000000000000000000002F +:1001D00000001E3F7F7B717100003CFEFFEFC7C730 +:1001E0007171717B7F3F1E00C7C7C7EFFFFE3C00E8 +:1001F00000000000000000000000000000000000FF +:1002000000000000000000000000000000000000EE +:10021000000018387971717100007CFEFFEFC7C7CC +:10022000717171787F3F1F00C7C7C7EFFFFEFC00E9 +:1002300000000000000000000000000000000000BE +:1002400000000000000000000000000000000000AE +:10025000003F3F3F00001F3F00FFFFFF0000FEFF89 +:100260003F3838383F3F1F00FF070707FFFFFE00FA +:10027000000000000000000000000000000000007E +:10028000000000000000000000000000000000006E +:10029000000C1C3C383838380000000707070707F7 +:1002A0003C3F1F0F0000000007FFFFFF0707000093 +:1002B000000000000000000000000000000000003E +:1002C000000000000000000000000000000000002E +:1002D00000003F7F7F7870700000FEFFFF0F07E790 +:1002E000717B7F7F3F1E3C38E7CFFFFFFE000000A1 +:1002F00000000000000000000000000000000000FE +:1003000000000000000000000000000000000000ED +:1003100000607F7F7F6301030003FFFFFFC3E0F006 +:10032000076F7E7C78706000FB3F1F0F07030000A3 +:1003300000000000000000000000000000000000BD +:1003400000000000000000000000000000000000AD +:10035000607C7F7F67070606000000C0F0FC3F1F3F +:10036000060607677F7F7C601F3FFCF0C00000002F +:10037000000000000000000000000000000000007D +:10038000000000000000000000000000000000006D +:10039000000000000000000000000000000000005D +:1003A000000000000000000000000000000000004D +:1003B000000000000000000000000000000000003D +:1003C000000000000000000000000000000000002D +:1003D0000103070F1F3F7FFF0080C0E0F0F8FCFE25 +:1003E000FF7F3F1F0F070301FEFCF8F0E0C0800015 +:1003F00083432418182442818142241818244383FB +:10040000C1C2241818244281814224181824C2C170 +:100410008142241818244281814224181800008146 +:1004200081000000000000818100000000000081C8 +:100430008000001818244281C080000000000000E5 +:1004400003010000000000000000000000000000A8 +:10045000000000000000000000000000000000009C +:10046000000000000000000000000000000080C04C +:100470000000000000000103C08000000000000038 +:100480000301000000000000000000000000000068 +:10049000000000000000000000000000000000005C +:1004A000000000000000000000000000000000004C +:1004B000000000000000000000000000000000003C +:1004C000000000000000000000000000000080C0EC +:1004D0000000000000000103C080000000000000D8 +:1004E0000301000000000000000000000000000008 +:1004F00000000000000000000000000000000000FC +:1005000000000000000000000000000000000000EB +:100510000000000000000000C0800000000000009B +:100520000301000000000000C08000000000000087 +:10053000030100000000000000000000000080C077 +:1005400000000000000001030000000000000000A7 +:10055000000000000000000000000000000000009B +:100560000000000000000000C0800000000000004B +:100570000301000000000000000000000000000077 +:10058000000000000000000000000000000000006B +:10059000000000000000000000000000000000005B +:1005A000000000000000000000000000000000004B +:1005B000000000000000000000000000000000003B +:1005C000000000000000000000000000000080C0EB +:1005D000000000000000010300000000000080C0D7 +:1005E00000000000000001031F1F03070F1D18007B +:1005F000F8F8181818F8F000001F1F191919181822 +:1006000000F8F89898981818001F1F18181C0F0762 +:1006100000F8F8181838F0E0FFFFFFFFFFFFFFFFBA +:10062000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA +:10063000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA +:10064000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA +:10065000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA +:10066000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A +:10067000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8A +:10068000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A +:10069000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6A +:1006A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A +:1006B000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4A +:1006C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A +:1006D000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2A +:1006E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A +:1006F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A +:10070000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9 +:10071000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9 +:10072000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9 +:10073000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9 +:10074000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9 +:10075000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA9 +:10076000FFFFFFFFFFFFFFFFFFFFE7DBDBDBFFFF1D +:10077000FFE0E0E6E6E6E0F1FF0707676767078F5F +:10078000FFFFFFFFFFFFFFFFFFE0E0E6E6E6E7E732 +:10079000FF0707676767E7E7FFFFFFE0E0FFFFFF8F +:1007A000FFE7E70707E7E7FFFFE0E0E7E7E3F0F849 +:1007B000FF0707E7E7C70F1FFFE0E0FEFEFEE0E0F0 +:1007C000FF0F07676767070FFFE0E0E7E7E7E7FF6F +:1007D000FF0707FFFFFFFFFF000000000000000011 +:1007E0000000000000000000000000000000000009 +:1007F00000000000000000000000000000000000F9 +:00000001FF diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/k.bin b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/k.bin new file mode 100644 index 00000000..d462deb7 Binary files /dev/null and b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/k.bin differ diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/k.hex b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/k.hex new file mode 100644 index 00000000..d907b9db --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/k.hex @@ -0,0 +1,129 @@ +:10000000FFFFFFFFFFFFFFFFFEFCF8F0E0C08000F6 +:100010000080C0E0F0F8FCFE0F07030303070F1F8A +:100020001F0F07030303070FFFFFFFFFFFFFFFFF84 +:10003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0 +:10004000FFFFFFFFFFFFFFFFFFFF9F8F8783919859 +:10005000FFFF9F8F87838180FFFFE3E1E0F0F8F8E7 +:1000600080888C8E8F8F8FFF783818000081C3FFB7 +:10007000FFFF9F8F87838180FFFFE3E1E0F0F8F8C7 +:1000800080888C8E8F8F8FFF783818000081C3FF97 +:10009000FFFFE7C7878F8F8EFFFFF3F1F0F8F83887 +:1000A000C09F1F0101011F1F03F9F8808080F8F82D +:1000B000FFFFE7C7878F8F8EFFFFF3F1F0F8F83867 +:1000C000001F1F191919181800F8F898989818188F +:1000D000FFF1F0F0F0F0F1F1FFFFFF7F3F1F0F871E +:1000E00091918080809191FFC3E1000000FFFFFFAC +:1000F000FFF1F0F0F0F0F1F1FFFFFF7F3F1F0F87FE +:1001000091918080809191FFC3E1000000FFFFFF8B +:10011000FFFFE7C686868E8EFFFF00000038383866 +:10012000001F1F1818181800383838383878FFFFA3 +:10013000FFFFE7C686868E8EFFFF00000038383846 +:1001400000F8F80000000000383838383878FFFF31 +:10015000FFFFE0C080848E8EFFFF0301001038385F +:10016000F8F8181838F0E103383838383071F3FFF0 +:10017000FFFFE0C080848E8EFFFF0301001038383F +:100180001F1F18181C0F87C0383838383071F3FF1C +:10019000FFFFFFFFFF9F8781FFFFE0E0E0F8F8F837 +:1001A00080E0F8FEFFFFFFFF7818000080E0FFFF0F +:1001B000FFFFFFFFFF9F8781FFFFE0E0E0F8F8F817 +:1001C00080E0F8FEFFFFFFFF7818000080E0FFFFEF +:1001D000FFFFE1C080848E8EFFFFC301001038381E +:1001E0008E8E8E8480C0E1FF383838100001C3FF46 +:1001F000FFFFE1C080848E8EFFFFC30100103838FE +:100200008E8E8E8480C0E1FF383838100001C3FF25 +:10021000FFFFE7C7868E8E8EFFFF83010010383800 +:100220008E8E8E8780C0E0FF38383810000103FFC3 +:10023000FFFFE7C7868E8E8EFFFF830100103838E0 +:100240008E8E8E8780C0E0FF38383810000103FFA3 +:10025000FFC0C0C0FFFFE0C0FF000000FFFF0100C3 +:10026000C0C7C7C7C0C0E0FF00F8F8F8000001FF32 +:10027000FFC0C0C0FFFFE0C0FF000000FFFF0100A3 +:10028000C0C7C7C7C0C0E0FF00F8F8F8000001FF12 +:10029000FFF3E3C3C7C7C7C7FFFFFFF8F8F8F8F8D5 +:1002A000C3C0E0F0FFFFFFFFF8000000F8F8FFFF19 +:1002B000FFF3E3C3C7C7C7C7FFFFFFF8F8F8F8F8B5 +:1002C000C3C0E0F0FFFFFFFFF8000000F8F8FFFFF9 +:1002D000FFFFC08080878F8FFFFF010000F0F818BC +:1002E0008E848080C0E1C3C71830000001FFFFFF8B +:1002F000FFFFC08080878F8FFFFF010000F0F8189C +:100300008E848080C0E1C3C71830000001FFFFFF6A +:10031000FF9F8080809CFEFCFFFC0000003C1F0FC4 +:10032000F8908183878F9FFF04C0E0F0F8FCFFFF07 +:10033000FF9F8080809CFEFCFFFC0000003C1F0FA4 +:10034000F8908183878F9FFF04C0E0F0F8FCFFFFE7 +:100350009F83808098F8F9F9FFFFFF3F0F03C0E00B +:10036000F9F9F8988080839FE0C0030F3FFFFFFFFB +:100370009F83808098F8F9F9FFFFFF3F0F03C0E0EB +:10038000F9F9F8988080839FE0C0030F3FFFFFFFDB +:10039000F0E0C0C0C0603800FF7F3F1F0F070301BF +:1003A000003860C0C0C0E0F00103070F1F3F7FFFAF +:1003B000F8F0E0E060303800FF7F3F3F4F870301F7 +:1003C00000383060E0E0F0F80103874F3F3F7FFFE7 +:1003D000FEFCF8F0E0C08000FF7F3F1F0F07030125 +:1003E0000080C0E0F0F8FCFE0103070F1F3F7FFF15 +:1003F00067BDDB6666DBBD6666BDDB6666DBBD676B +:10040000E6BDDB6666DBBD6666BDDB6666DBBDE65C +:1004100066BDDB6666DBBD6666BDDB66007E7A7A3E +:10042000427A5A7E7E4E666A6A664E7E5E7E7E4264 +:100430007E5E7E0066DBBD66FFE0E0FEFEFEE0E085 +:10044000FF07077F7F7F0707FFF0E0E7E7E7E0F0C0 +:10045000FF0F07E7E7E7070FFFE0E0E7E7E7E7FF62 +:10046000FF0707FFFFFFFFFFE0E0E7E7E3F0F8FF2C +:100470000707E7E7C70F1FFFFFF0E0E7E7E7E3F352 +:10048000FF0F07E7E7E7C7CFFFE0E0FEFEFEE0E093 +:10049000FF0F07676767070FFFE0E0FFFCF8E0E08A +:1004A000FF07071F3FFF0707FFF0E0E7E7E7E3F37A +:1004B000FF0F07E7E7E7C7CFFFE0E0E6E6E6E7E79D +:1004C000FF0707676767E7E7FFE0E0E7E7E7E7FFC2 +:1004D000FF0707FFFFFFFFFFFFE3E3E6E6E6E0F0CD +:1004E000FF0F07676767C7CFFFFFFFE0E0FFFFFF72 +:1004F000FFE7E70707E7E7FFE0E0FEFEFEE0E0FFDB +:100500000F07676767070FFFE0E0FFFCF8E0E0FF19 +:1005100007071F3FFF0707FFFFE0E0E7E7E3F0F80B +:10052000FF0707E7E7C70F1FFFE0E0E6E6E6E0F1B9 +:10053000FF0707676767078FFFFFFFE0E0FFFFFF29 +:10054000FFE7E70707E7E7FFFFE0E0E7E7E7E7E7C1 +:10055000FF0707FFFFFFFFFFF0E0E7E7E7E3F3FF39 +:100560000F07E7E7E7C7CFFFFFFFF0E0E7E7E7E4C4 +:10057000FFFF0F07E7E7E7E7E0F0FFE0E0FEFEFE42 +:10058000C7CFFF0F07676767E0E0FFE0E0FFFFFE10 +:10059000070FFF07078F1F3FFFFFE0E0FFE0E0E6E8 +:1005A0001F8F0707FF070767E6E6E0F1FFE0E0E7D8 +:1005B0006767078FFF0707FFE7E7E7FFE0E0E6E68B +:1005C000FFFFFFFF07076767E6E7E7FFFFFFFFFFA4 +:1005D00067E7E7FFFFFFFFFFE0E0FCF9F1E3E7FF7C +:1005E00007073F1F8FC7E7FFE0E0FCF8F0E2E7FFF7 +:1005F0000707E7E7E7070FFFFFE0E0E6E6E6E7E7E4 +:10060000FF0707676767E7E7FFE0E0E7E7E3F0F882 +:10061000FF0707E7E7C70F1FFFC399BDBDBD99C31C +:10062000FFFFFFBB81BFFFFFFF9B89ADADADA1B356 +:10063000FFDD9DB5B5B581C9FFCFC7D3D9DD81DF5A +:10064000FFD195B5B5B585CFFFC391B5B5B585CF0C +:10065000FFFDBD9DCDE5F1F9FFCB81B5B5B581CBF2 +:10066000FFF3A1ADADAD89C3FF87D3D9DDD9D38762 +:10067000FF81B5B5B5B581CBFFC399BDBDBD99DBD4 +:10068000FF81BDBDBDBD99C3FF81B5B5B5B5BDBDCC +:10069000FF81F5F5F5F5FDFDFFC399BDBDADA98B56 +:1006A000FF81F7F7F7F7F781FFFFFFBD81BDFFFF80 +:1006B000FFCF9FBFBFBF9FC1FF819FCFE7D399BD32 +:1006C000FF81BFBFBFBFBFBFFF81F3E7CFE7F381AC +:1006D000FF81F9F3E7CF9F81FFC399BDBDBD99C3EA +:1006E000FF81EDEDEDEDE1F3FFC399BDADCD99A334 +:1006F000FF81EDEDED8DA1B3FFDB91B5A5AD89DBFC +:10070000FFFDFDFD81FDFDFDFFC19FBFBFBF9FC17F +:10071000FFF1C79FBF9FC7F1FFC19FCFE7CF9FC129 +:10072000FFBD99CBE7D399BDFFF9F3E78FE7F3F965 +:10073000FFBD9D8DA5B1B9BDFFFFFFFFFFFFFFFF0F +:100740008000000000000000010000000000000028 +:100750000000000000000080000000000000000118 +:100760000000000000000000C3BD7E7E7E7EBDC391 +:10077000C09F1F1919191F0E03F9F8989898F8705F +:10078000FFFFFFFFFFFFFFFF001F1F1919191818B8 +:1007900000F8F898989818180000001F1F0080C0F3 +:1007A000001818F8F8181903C09F1F18181C0F0715 +:1007B00003F9F8181838F0E0001F1F0101011F1F8E +:1007C00000F0F8989898F8F0001F1F18181898C0B3 +:1007D00000F8F80000000103000000000000000025 +:1007E0000000000000000000000000000000000009 +:1007F00000000000000000000000000000000000F9 +:00000001FF diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/prog.bin b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/prog.bin new file mode 100644 index 00000000..fbda5f65 Binary files /dev/null and b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/prog.bin differ diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/prog.hex b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/prog.hex new file mode 100644 index 00000000..01a4e165 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/prog.hex @@ -0,0 +1,769 @@ +:10000000ED56310044C37B00E5C5F5040CC3710017 +:10001000856F3001247EC9FFE5B7ED52E1C928287C +:10002000E5772310FCE1C9ADE187856F303C1839D5 +:100030004700FD36410028E1C3290BD5F5BE300548 +:1000400016005F1919235E2356EBF1D1E9A7C8E525 +:10005000D5C506004F09EB09411B2B1ABE20021023 +:10006000F879C1D1E1C9C32708247E23666FE977F7 +:10007000230DC26F0010F8F1C1E1C9FD218E4021AE +:1000800084001804CDBC00E9F3CD6C0A0100041112 +:100090000040AFCD7B0A12130D20FB10F6CD3507C3 +:1000A000CDDD02CD8E04CD2E06CDFC15CDC20228AD +:1000B000073805CDC1081803CDBA08E9F5181CD5D5 +:1000C000E5FDE5D12102007D21000019360021481F +:1000D0000019EB3D20F2CDAE0EE1D13A4540E608E5 +:1000E0002006CDAE0228D8AFCDA901CDF000F1C9D0 +:1000F000FDE5E5D5C5F5010200414FFDE5D1AFC5F0 +:1001000021020019010704480600CF21020019CF7F +:1001100021480019EBC110E7FDE5D1413A4A4021E1 +:100120000100197779903C210000197721480019C6 +:10013000EB0520E8CDDF1841FDE5D1FDE5AF21015C +:100140000019BE282E210100193579903C210000AC +:100150001977D5FDE1C5CD2A03CD9628C12101002F +:10016000197EA7200E79903CD5FDE1C5CD2A03CD9F +:10017000D011C121480019EB10C3D1D5AF412101E5 +:100180000019BE20C021480019EB10F2FDE1411119 +:10019000480079903CCD1506FD1910F6CD350BCDF4 +:1001A000D310F1C1D1E1FDE1C9E5C5F54F06FF1856 +:1001B0000BCD1508CDAE02CD58120600CD810A2810 +:1001C000F00C0D20166FCDAE02BD38E5CD150845FB +:1001D000CD8F0210FB7D214540CBE66FF17DC1E163 +:1001E000C9E5F52145403A3D40E603FE03200F7E78 +:1001F000E640283CD5118E40CD4703D11832FE0190 +:10020000202E7EE630FE302027CBA6D5C5214440E7 +:10021000ED5BCA12010201CDFC087AC610573A45BF +:1002200040E6023E20280401200079CDCC0BC1D14C +:10023000CD6504F1E1C9F5CD7A082814E5214540E2 +:10024000CB5E200BCD52023D20FACBE6CD3F1CE128 +:10025000F1C9E5D5C5F5114440214540CB562813D9 +:100260001AFE993804CBCE1821CB4E2004CBCE18E1 +:1002700019CB8E7EE6013C471A802730023E991248 +:100280004FAF90274779B8D4C108F1C1D1E1C9E592 +:10029000F52144403A4540E60128057EFE993003A9 +:1002A000CDBA087EA72803D6012777F1E1C93A44E1 +:1002B00040A7C03A4540E604C83A4540E602C8AF08 +:1002C00037C9C54F3A454047E608200E78E6012079 +:1002D0000578E6042003371801AF79C1C9F5AF32BC +:1002E00044403E01CDF00A3E02200CCDF00A20032E +:1002F000AF180F3E01180BCDF00A20043E0418027F +:100300003E083245403E06CDF00A28083A4540F600 +:1003100080324540F1C9E5214540CBE6CBEEE1C94D +:10032000E5214540CBA6CBAEE1C9E5F5214540CB63 +:100330007E280C3DE60128070602CD2B0B1805068A +:1003400001CD350BF1E1C9C50102004121000019C1 +:100350007EA7282F3D4FD5C521020019EB010200D1 +:100360000901070478CDDC03C12817C5060021CE9A +:100370001209097E23666F010704EBCDFC08C1CD8D +:10038000A81DD121480019EB10C2C1C9F5BE302FFC +:10039000C5D5E5EB210000FDE5C1094F7EA7281C6E +:1003A000EB06000909234E2346110200FDE5E11981 +:1003B0001107047A545DCDC103CDD210E1D1C1F152 +:1003C000C9A7C8E5D5C5F5F50A8E2712031323E39F +:1003D00025E3C2C803E1E17CC1D1E1C9A7C8E5D5E5 +:1003E000C5F50E00471ABE282E0CC54F46C5E6F0CF +:1003F0004F78E6F0B9C1792810C610274FC5E60F2F +:100400004F78E60FB9C179280CE6F04779E60FC6B8 +:100410000127E60FB012C1132310CA79C1A778C112 +:10042000D1E1C9E5214540CBF6E1C9E5214540CB05 +:10043000B6E1C9F5A7282CE5D5C5470E00218E40A9 +:1004400011020019C5EB060021CE1209097E2366B0 +:100450006F010704EBCDFC0811480019C10C10E432 +:10046000C1D1E1F1C9213D4034237E3CFE3C381C22 +:100470003600237E3CFE3C38133600237E3CFE3C97 +:10048000380A3600237E3CFE183801AF77C9E5F5FF +:10049000213D40AF772377237723772377F1E1C995 +:1004A000213D40235E2356237E23666F3A3D40C99B +:1004B000F5C54F7EA72838D5E547237E23A1BE2367 +:1004C0002008235E235623231809BE201A23232342 +:1004D0005E235623C54E2346237E23E5666FEBCD70 +:1004E000E20BE123C118041109001910CEE1D1C1BA +:1004F000F1C9F57EA72823C5D5E547232323235E2D +:100500002356232323C54E2346237E23E5666FEB24 +:10051000CDE20BE1C110E4E1D1C1F1C9E5C54FB7AE +:10052000CD2C051FFE6430F8B9C1E1C9E5D52A48D4 +:10053000405E23563EF1CD93057BC6195F7ACE36D9 +:10054000772B73D1E1C9E52A48403636233623E1BB +:10055000C9E5C5F5424B110000CB38791F4F300378 +:10056000EB19EB29B0C25905F1C1E1C9F5C57C2FE2 +:10057000477D2F4F032100003E11E5093001E3E1E3 +:10058000CB13CB12CB15CB143DC27A05CB1CCB1DA4 +:10059000C1F1C9E5F5EB110000B71F3003EB19EB12 +:1005A00029B7C29A05F1E1C9E5C5F5FDE5C121020A +:1005B0000009EB01070478010A0004CD4D00380E54 +:1005C000D511090019D10D20F210F004182E050BD9 +:1005D00078B1281BD5E5E56069110900CD510542C8 +:1005E0004BD121090019092BEB092BEDB8E1D1EB17 +:1005F000010704480600EDB0CD0B07BFC178C1E18B +:10060000C9E5D5C52ACC12EB2A4640010704CDFC2A +:1006100008C1D1E1C9D5C5F5ED5B4640CDA805209F +:1006200009CD2A03CD1B19CD0B07F1C1D1C9E5D5E1 +:10063000C5F521044801FC03CDF906210048BE2080 +:100640002E010200210448060A116600794EB928DD +:10065000110C0D284B1910F5010004210048AFCFF3 +:10066000182823224640210248224840C3F406AFFE +:10067000CD7B0AC608210048010501180577BE2078 +:10068000322310F90D20F6A720E6210448010200CC +:100690007123224640210248224840CD4605184E8B +:1006A0007723224640210248224840CD3616CD0B02 +:1006B000071841218458016600CDF9060102002186 +:1006C0008058BE20143A8458B9200E2185582246FD +:1006D00040214240224840181B218058066AAFE75B +:1006E0002184587123224640214240224840CD3681 +:1006F00016CD0B07F1C1D1E1C9E5C53EA5040C1823 +:100700000286230D20FB10F9C1E1C9E5C5F52A4693 +:100710004001004CB7ED4221044801FC033806219A +:100720008458016600CDF90601FCFF0977F1C1E1AB +:10073000C92A4640C9E5C5F5010480210058AFE744 +:1007400006087C80670D20F63EFFED47773E20CD02 +:10075000BD09CD350BCD730ACDE11ACD1508CD13EA +:100760000C20D5F1C1E1C9E5C5F52100400620AF57 +:10077000E73EFC3221403E1C322040212240061040 +:10078000AFE73232403EFE3234403E0C323340F16D +:10079000C1E1C9210040114058012000EDB02122E3 +:1007A000401CEDA01CEDA01CEDA01CEDA01CEDA0BC +:1007B0001CEDA01CEDA01CEDA01CEDA01CEDA01CD0 +:1007C000EDA01CEDA01CEDA01CEDA01CEDA01C7E5E +:1007D00012C9E5C5F521204006004E3E1C912811A6 +:1007E000CB3FCB3F361C210440090E0470093D204D +:1007F000FB3A3240A720033230402133404E3E0CBA +:1008000091280ECB3F360C212440097023233D2034 +:10081000FAF1C1E1C9F53A0078ED57A7200176CD8C +:10082000D207CDE101F1C9E5D5C5F5CD6C0ACD936F +:1008300007CD3602CDC908CDEC1ACD5108CD730ACB +:10084000F1C1D1E1ED45C54F7BB2A14F7BA2B1C152 +:10085000C93A3A405F3A006057323A403A3C40CD9C +:100860004608323C403A39405F3A006857323940D6 +:100870003A3B40CD4608323B40C9E5C521354001F1 +:10088000000278CD160B280C7EF68077FEA1302270 +:100890003C77181E7EA7281ACBBECB7F2014FE0201 +:1008A000380EFE21300A0C3A37403C2803323740DC +:1008B00036002310CD79A7C1E1C9F5AF320570F13B +:1008C000C9F53EFF320570F1C93A3840A72819FE34 +:1008D000103810D610323840C03E04323840AF32A3 +:1008E0000360C93D323840C93A3740A7C83D323766 +:1008F000403E403238403EFF320360C9E5D5C5F581 +:1009000079878787825778A7792011A728617AC6C7 +:10091000F8573E30CDCC0B0D2855183EA728497A04 +:10092000C6F8577EE60FC630CDCC0B0D283A7AC6F6 +:10093000F8577EE6F00F0F0F0F280FC630CDCC0B07 +:100940000D2829CD75092812180DCD7509280FC657 +:1009500030CDCC0B0D28152310C57AC6F8573E2094 +:10096000CDCC0B0D20F41807AFBE20032310F9C126 +:1009700078C1D1E1C9E5C54FAF180423BE200210EC +:10098000FA79C1E1C9E5D5C54F4787878782577A8C +:10099000D60857D5EB210A00CD6C057DC630EBD1CA +:1009A000CDCC0B7DB4280410E6180D05280A7AD6A4 +:1009B00008573E20CDCC0BBF79C1D1E1C9E5D5C5E3 +:1009C000F521B2124F0600094E210050711101505D +:1009D00001FF03EDB0CD6707F1C1D1E1C9E5D5F560 +:1009E000C5CB38CB38CB38287ECB39CB39CB39285F +:1009F00076D521B212856F3001247EF5CDAE0BF194 +:100A00001600E55977231D20FBE11E201910F3D1B4 +:100A10003A2140C604E63C284E0F0FC1C5F578B711 +:100A20001F82C6162F5779B71F83C6F85F78C61086 +:100A30004779C6104F210040F1F57A96E56F78CBE3 +:100A40003F85E1232323B830197B96E56F79CB3FAF +:100A500085E1B9300DE5D5C5CD960EC1D1E12B2B81 +:100A60002B2B23F13D20D2C1F1D1E1C9F5AF3201E9 +:100A700070F1C9F53EFF320170F1C9F53A0078F125 +:100A8000C93A3B40E60120093A3B40E602C83E0233 +:100A9000C93E01C9F5E53D203021D50A3A3C405711 +:100AA000A62320157AA620151E00237AA62012233D +:100AB0007AA620111600E1F1C91E0118ED1EFF18DB +:100AC000E9160118F116FF18ED21D90A3A3B4057F3 +:100AD0003A3C4018CB80200804402008043D2808F8 +:100AE0003A3B40E6103E02C93A3C40E6103E01C99E +:100AF000E5C5F5E6074FFE0330053A006818033AEE +:100B000000704779210E0BD7A0C178C1E1C9004020 +:100B10008001020408003D28083A0060E6023E0217 +:100B2000C93A0060E6013E01C9ED4DF5AF320770EC +:100B3000320670F1C9F53EFF320770320670F1C916 +:100B40000405C8E5C56779E6F80F0F6F7C2658776E +:100B50002C2C10FBC1E1C9E5E6F80F0F6F26587E7B +:100B6000E1C9E5C54C210058062071232310FBC1C3 +:100B7000E1C9E5C5F56F26002901DB15097E23666D +:100B80006F7ECB6F2018D5E61F3C471658237EE6B4 +:100B9000F80F0F3C5F7EE6071210F2D1180CE60743 +:100BA0000620210158772C2C10FBF1C1E1C97AE60F +:100BB000F86F2600542929CB3BCB3BCB3B19114086 +:100BC0005019C9E5D5CDAE0B7ED1E1C9E5D5F521EA +:100BD000B212856F3001247EF5CDAE0BF177F1D1E5 +:100BE000E1C9E5D5C5F5AFB92824B82821E5CDAED2 +:100BF0000BD1C5E5D51A11B212835F3001141A77F3 +:100C000011200019D11310ECE123C10D20E4F1C132 +:100C1000D1E1C9E5D5C54F21BC1A460405280E23EC +:100C20005E235623DD1AA623BE00000000AFED4769 +:100C300079C1D1E1C9E5D5C5F529010D13094E23C7 +:100C4000460AE603214F0CCD3B00F1C1D1E1C904B6 +:100C50003D0D580C0F0DF40C696023462BCB7E28FC +:100C60001978E6073C4F1F2F3C835F78E6F80F0F9B +:100C70000F3C471F2F3C8257180C78CB38CB38CB12 +:100C80003804E6073C4F7E23E5E6180F0F0FEF9779 +:100C90000CAD0CC40CDD0CCDAE0BD1131A160059E3 +:100CA000E577231D20FBE11E201910F3C9CDAE0B03 +:100CB000D1131A112000E5C5773C1910FBC1E123BF +:100CC0000D20F3C9CDAE0BD1E5C5131A777DC62033 +:100CD0006F30012410F4C1E1230D20ECC9CDAE0B1F +:100CE000D1131A11E0FFE5C5773D1910FBC1E123CF +:100CF0000D20F3C90ACB7F20021D1DCB772001AF49 +:100D0000213240772B3EFC93772B3EF09277C9211E +:100D100033407E23BEC80ACB7F28021D1DCB772817 +:100D2000067EC6027718042B7E3535212240856F5A +:100D30003001243EF09277233EFC9377C921204076 +:100D40007E23BEC80ACB7F28097AD608577BD608EF +:100D50005F0ACB7728067EC6047718072B7EC6FC71 +:100D600077C604210040856F3001247AC61E2F7794 +:100D700023030A77230B0AE6380F0F0F772373C973 +:100D8000E5D5C5F529010D13094E23460AE60321D1 +:100D90009A0DCD3B00F1C1D1E1C9044B0EA30D0C5E +:100DA0000EF10D696023462BCB7E281978E6073CAF +:100DB0004F1F2F3C835F78E6F80F0F0F3C471F2F24 +:100DC0003C8257180C78CB38CB38CB3804E6073C3C +:100DD0004F21B2127DC6206F3001247EF5CDAE0BBF +:100DE000F1160059E577231D20FBE11E201910F3B1 +:100DF000C90AE68028021D1D2131403EFC93BEC079 +:100E00002B3EF09296C07723772377C90AE6802895 +:100E1000021D1D3A34404FC602CB3FC8473EFC93EB +:100E20005F3EF09257212240BE2328042310F9C9C7 +:100E30007BBE7A20F779D6023234400600EB2122BD +:100E400040097E127023137E1270C969607AC61E33 +:100E50002F57CB7E2807C608577BC6F85F234E3A2C +:100E60002140C604E6FCC80F0F472B7EE6380F0F63 +:100E70000FF52100407ABE23201579BE2011237E74 +:100E8000E3BCE323200B7BBE2007CD960E18052381 +:100E9000232310E1F1C9EB2121407ED60477C60758 +:100EA0004F0600210040090E04EDB82371C9E5C5C5 +:100EB000F5210000225F40CDB5123E01CD37293E1D +:100EC00000CD5811FD3402CD732CCD2C05CDAE02D2 +:100ED0002033CD242ECD1508CDAE022028CDBA2149 +:100EE0003E01CD2717CD090F214E10CDF2040E0182 +:100EF000CDD310CDAE02200DCD1910CDAE02200500 +:100F00000E01CDD011F1C1E1C9E5D5C5F521530FD1 +:100F1000111018010916CDE20B21155811430F01CC +:100F20002C01CD150879E61FFE1F20031A1377CD7B +:100F3000AE0220050B78B120E9CDB5123601F1C122 +:100F4000D1E1C90204050102040501020405010200 +:100F500004050144455349474E204C414253204922 +:100F60004E432021203139383320202020202020DA +:100F70002020202020202020202020202020205041 +:100F8000484F4E4520203430382020373438203721 +:100F9000363032202053414E544120434C4152417F +:100FA0002043414C4946202020202054484F4D41A9 +:100FB00053204155544F4D415449435320494E43CA +:100FC0002020202020202020202020202020202021 +:100FD0002020202020202020464F5220414D5553D4 +:100FE000454D454E54204F4E4C5920202020202066 +:100FF00020202020202020202020202020202020F1 +:101000002020202020545249504C45204452415722 +:1010100020504F4B4552202020E5C5F506783E0074 +:10102000214E10CDF204CD15084FCDAE02201B7914 +:101030003C10F306783E00214E10CDB004CD1508CB +:101040004FCDAE022004793C10F0F1C1E1C9011F7F +:10105000000F5A10961003144020202042452041D2 +:10106000204249472057494E4E45522020202020FB +:101070002020202020202020202020202020202070 +:10108000202020545249504C452044524157205072 +:101090004F4B45522020202020202020202020209F +:1010A0002020202020202020202020202020202040 +:1010B0002020202020202020202020202020202030 +:1010C0002020202020202020202020202020202020 +:1010D0002020C9E5D5C5F50D28083E01CD3304CD46 +:1010E00058113E04CD720B2144111140200101140E +:1010F000CDE20B0605113000CD3107C5010704CD47 +:10110000FC08CDB911010900097AC6785701070416 +:10111000CDFC08CDB9117AD67857CD810A20223E70 +:101120002DCDFA267BD6085F01090009C110CCCD70 +:10113000810A20053E78CDFA26CDE81AF1C1D1E129 +:10114000C9C118F5414C4C2054494D4520484947E8 +:10115000482053434F524553E5D5C5F53D280E3A37 +:101160008C40FE02202CFDE5E1114800191102001F +:101170001901070411E8A0CDFC0821971111F0A86E +:10118000010106CDE20B219D1111F80001011CCDDA +:10119000E20BF1C1D1E1C9504F494E5453504C417B +:1011A000594552204F4E45202020202020202050FD +:1011B0004C415945522054574FE5D5C5F50104001F +:1011C000097AC64057010105CDE20BF1C1D1E1C951 +:1011D000E5C5F5CDB512CDEA1106783E00CDB004D7 +:1011E000CD15083C10F7F1C1E1C90D21F811C83D3A +:1011F000210412C8213812C9011F000F1B1224122A +:1012000001094840011F000F101224120114482048 +:10121000504C41594552204F4E452047414D4520A5 +:101220004F56455220202020202020202020202002 +:101230002020202020202020011F000F44122412F3 +:1012400001144820504C415945522054574F2047D3 +:10125000414D45204F564552E5D5C5F504052803B7 +:10126000CDB5120C0D2015FE012011218A12114856 +:1012700028010112CDE20BF1C1D1E1C9219C12116B +:101280004808010119CDE20B18ED50524553532087 +:10129000504C415945522053544152545052455399 +:1012A000532031204F52203220504C41594552207A +:1012B0005354415254D5C5F50150E01108003E2069 +:1012C000CDDD09CD1508F1C1D1C900C8E858E80045 +:1012D000E800E7ED00000000000000000000000052 +:1012E0000000C3C4C5C6C7C8C9CACBCC0000000033 +:1012F000000000CDCECFD0D1D2D3D4D5D6D7D8D937 +:10130000DADBDCDDDEDFE0E1E2E3E4E5E67B13A748 +:1013100013BB13CF13E313F7130B141F143314472A +:10132000145B146F1483149714911300007B13B192 +:1013300013C513D913ED130114151429143D1451B9 +:1013400014651479148D14A114E314F71401150F06 +:10135000151D15291535153F1553155B156B157B97 +:10136000158B159B15AB15B715C315CF15C714D520 +:1013700014B914AB14ED1449156315511CE7E7E7D4 +:10138000E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7ED +:10139000E7511C8082828182828282838485868258 +:1013A0008282827E82827F5119056A6C07006B6D92 +:1013B000005119056E7007006F71005119050A0C74 +:1013C00007000B0D005119050E1007000F110051F9 +:1013D0001905123C0700133D00511905164007007E +:1013E0001741005119051A1C07001B1D0051190552 +:1013F0001E2007001F2100511905223C070023254C +:1014000000511905264007002729005119052A3CDB +:1014100007002B2D005119052E4007002F310051D8 +:1014200019053234070033350051190536380700E5 +:101430003739005119053A3C07003B3D0051190569 +:101440003E4007003F410051190542440700434513 +:1014500000511905464807004749005119054A4CF3 +:1014600007004B4D005119054E5007004F510051D8 +:1014700019055254070053550051190556580700D5 +:101480005759005119055A5C07005B5D0051190559 +:101490005E6007005F6100511905626407006365C3 +:1014A0000051190566680700676900511A000000BD +:1014B000000072740006737508511A0000000000E5 +:1014C00076780006777908511A00000000000102C2 +:1014D0000006030408511A00000000007A7C000690 +:1014E0007B7D08511987898B8D888A8C8E511914C0 +:1014F0001824301519282C5119E8ECECEAE9ECEC29 +:10150000EB51298F919395979990929496989A512F +:1015100029E8ECECECECEAE9ECECECECEB51219B8F +:101520009D9FA18D9C9EA0A28E5121E8ECECECEA3F +:10153000E9ECECECEB5119A3979199A498929A518C +:1015400019E8ECECEAE9ECECEB5119F5F1F7F9F6F6 +:10155000F2F8FA5111A597A7A698A85111E8ECEA5C +:10156000E9ECEB5111EEF1F3EFF2F45131ADAFB123 +:10157000B3B5B7B9AEB0B2B4B6B8BA5131E8ECEC65 +:10158000ECECECEAE9ECECECECECEB51318F89A9FA +:10159000A99795A7908AAAAA9896A85131E8ECEC49 +:1015A000ECECECEAE9ECECECECECEB5121A58B9FDC +:1015B000ABBBA68CA0ACBC5121E8ECECECEAE9ECAE +:1015C000ECECEB512105BDBFC10706BEC0C20851FE +:1015D00021E8ECECECEAE9ECECECEBE515E615E9DE +:1015E00015F315F6152101EAF2089199A1A9B1B9EF +:1015F000C1C9D101151D041119212935E5D5C5F53C +:101600003E20CDBD09CD2516CD6116CD1603211F77 +:1016100016010106110090CDE20BF1C1D1E1C943E1 +:101620005245444954F53E05CDF00A3E0528023E98 +:101630000A324A40F1C9E5D5C5F53E0ACD3107EB7E +:10164000215816010400EDB0215C16010500EDB033 +:101650003D20EDF1C1D1E1C900500000504F4B4594 +:1016600052F53E00CD720BCD7716CDEB163E00CD78 +:101670002717CD5818F1C9E5D5C5F53E01CD720B38 +:1016800011F008219D1601011ACDE20BCDD116FDF6 +:101690007E37CD3304CDB716F1C1D1E1C9504F49E2 +:1016A0004E5453202020424553542047414D45205D +:1016B000202048414E4453E5D5C5CD0106CD310724 +:1016C0000104000911E060010105CDE20BC1D1E187 +:1016D000C9E5D5F5FDE5E1110100196E26002311DC +:1016E000E8B83E02CD8509F1D1E1C9E5D5C5F5FDE2 +:1016F000E5E11106001906243E00772310FCF1C134 +:10170000D1E1C90100000002000000040000000750 +:1017100000000010000000200000004000000070E9 +:1017200000000000020000E5D5C5F5CD31184F3EA0 +:1017300002CD720BFD7E2AFE0920020E0079FDE526 +:10174000E1012A00094E0600119008215117C33B00 +:1017500000025617E21701090E216417CDE20BF1C2 +:10176000C1D1E1C950414952202020202020202011 +:1017700020203220504149522020202020202020AB +:1017800033204F462041204B494E442020205354C3 +:10179000524149474854202020202020464C555390 +:1017A0004820202020202020202046554C4C204836 +:1017B0004F5553452020202034204F462041204BB8 +:1017C000494E442020205354524149474854204612 +:1017D0004C555348524F59414C20464C5553482084 +:1017E000202021641778B9C5CC231801010ECDE261 +:1017F0000B010E0009473E08835F78C13CFE0920BB +:10180000E579FE09CA5F17211018CD3B00C35F17A9 +:1018100009DB1D0D1E551EAA1E061F681FD21F4480 +:1018200020BD20E5F57987212558856F3600F1E147 +:10183000C9E5D5C5F53E091190A0FDE5E101060019 +:1018400009010704CDFC08473E08835F78010400C6 +:101850003D20EDF1C1D1E1C9E5D5C5F5FDE5E101D9 +:101860002B00091160100605CD77183E28825723FA +:1018700010F6F1C1D1E1C9E5D5C5F57E47E60F4FB8 +:1018800078E6200FB16F2600CD350C3E00B1281749 +:10189000FE0E281321300078E6300F0F0F0F856FF2 +:1018A0003E10835FCD350CF1C1D1E1C9E5D5C5F559 +:1018B000CDA0043E05855FD63C38032418017B6F1C +:1018C000228A40F1C1D1E1C9E5D5C5F5CDA004ED2D +:1018D0005B8A4097ED523801AFC178C1D1E1C9FDB3 +:1018E000E5E5D5C5F5CDFC15CD150879328C40CD93 +:1018F000EB16FDE5E111020019EB211719010400B7 +:10190000EDB0114800FD193DCD150820E2CD2304AE +:10191000F1C1D1E1FDE1C910000000E5D5C5F5CD6B +:101920003921CDAC18FD7032CDB512CD6319EBCD98 +:10193000111A1118503E0501751ACDC818281CCD72 +:101940003921CD201ACD2D1ACD901ACD150828EAAF +:101950003D20E43E3CCDFA26CDB512CD0B07F1C1BA +:10196000D1E1C9E5D5C5F50D281221FD193D2803A2 +:1019700021071A11504801010ACDE20B218D1911DE +:10198000280001041CCDE20BF1C1D1E1C954484546 +:10199000204A4F59535449434B20414E4420464915 +:1019A000524520425554544F4E454E5445522059AD +:1019B0004F5552204E414D45205553494E4720200A +:1019C000202020202041204E4557204849474820CC +:1019D00053434F524520202020202020202020202B +:1019E00020434F4E47524154554C4154494F4E535A +:1019F00020594F55525320495320202020504C410C +:101A0000594552204F4E45504C415945522054574C +:101A10004FE5C506040E207110FDCD0B07C1E1C9CD +:101A2000C5F50A77010101CDE20BF1C1C9E5D5F594 +:101A30003E00FDB6342805FD35341827FD7E32CD35 +:101A4000940A3E00B2281CCD531DCDAC18CD0B0717 +:101A5000FD3634141528100BC5E111751ADF30035B +:101A6000018F1AF1D1E1C903C5E1118F1ADF38F3F3 +:101A700001751A18EE4142434445464748494A4BCE +:101A80004C4D4E4F505152535455565758595A2059 +:101A9000C5F53E00FDB6352806FD3535AF1819FDF4 +:101AA0007E32CDDD0A2811CD361DCDAC18FD363580 +:101AB0001423F53E088257F1C178C1C909002F00EF +:101AC00000402F3F3FC02F3F3E802F3F3DC02F3F64 +:101AD0003B402F3F37402F3F2F802F3F1F402F3F4E +:101AE00000F5AF324B40F1C9CDE11AC9F5C501FF90 +:101AF000003A4B40A72838D5E5111E41F51A1321AD +:101B00003E1BCD3B00201F214B4035F1FE01281725 +:101B10001BC5D56F260029294D446B62232323233F +:101B2000EDB0D1C11804F11313133D20CFE1D179E9 +:101B3000320078783206680F320768C1F1C90C1F8D +:101B40001C1F1C1F1C1F1C1F1C1F1C1F1C1F1C1FBD +:101B50001C1F1C2F1C2F1CD5C5F54FA7280BFD7E65 +:101B600000A720052123411835211E413A4B40A7EB +:101B7000280B4779110400BE30071910FA71EB18D1 +:101B800017281A79EB68260029294D44195D542B32 +:101B9000131313EDB82377EB214B4034EB23F1C142 +:101BA000D1C9E5A728044F1A180E131AFEFF2819E9 +:101BB000070707E6073C4F1AE61F21001C856F3018 +:101BC00001240DAF3C794E0603E1C9E5A728073D86 +:101BD00028214F1A1811131AFEFF281A070707E6C3 +:101BE0000721F81BD74F1AE61F21001C856F300113 +:101BF00024794E060204E1C9574C41362B20150AC0 +:101C00000C1A27333E49535D666F777F868D939913 +:101C10009FA5AAAFB3B7BCBFC3C6CACDD0D2FFEB96 +:101C20007E235E2356CDA21B722B732B77EBC9EB61 +:101C30007E235E2356CDCB1B722B732B77EBC9E52E +:101C4000D5F53E00CD571B11531C3600237323726C +:101C5000F1D1E1C92C7073B5FFE5D5F53E03CD5741 +:101C60001B116D1C360023732372F1D1E1C9606131 +:101C700062637EFFE5D5F53E03CD571B11881C3608 +:101C80000023732372F1D1E1C9626364657EFFE5CD +:101C9000D5F53E03CD571B11A31C360023732372C9 +:101CA000F1D1E1C9646566677EFFE5D5F53E03CDF8 +:101CB000571B11BE1C360023732372F1D1E1C96694 +:101CC0006768697EFFE5D5F53A4B40B7200E3E07C1 +:101CD000CD571B11DF1C360023732372F1D1E1C9EC +:101CE000FE808283FFE5D5F53E02CD571B11F91C1E +:101CF000360023732372F1D1E1C9403E40FFE5D5A0 +:101D0000F53E01CD571B11121D360023732372F1CE +:101D1000D1E1C99E858687BEFFE5D5F53E06CD5744 +:101D20001B112D1D360023732372F1D1E1C99E6D65 +:101D30006C6B6A6968FFE5D5F53E04CD571B114A07 +:101D40001D360023732372F1D1E1C9BE68696A6B45 +:101D50006C5EFFE5D5F53E05CD571B11671D3600BE +:101D600023732372F1D1E1C9BE8CBEFFE5D5F53EE8 +:101D700009CD571B11801D360023732372F1D1E169 +:101D8000C9A0A1A2A3A4A5A6A7FFE5D5F53E08CDAD +:101D9000571B119E1D360023732372F1D1E1C9A791 +:101DA000A6A5A4A3A2A1A0FFC9E5D5F5CDE81A3E3A +:101DB0000ACD571B11C01D360023732372F1D1E1E8 +:101DC000C9F4F5F1EEEEF0CCE8E9E5E2E2E4C0E8D2 +:101DD000E9E5E2E2E4E2E2C0DECCFFE5D5F53E0B68 +:101DE000CD571B11F21D360023732372011E00F123 +:101DF000D1E1C9CCE7E8E9C5E9C5E9E585E5F1F355 +:101E0000F4F5F1F3F5F5F0D3D1F5ECD1FFE5D5F527 +:101E10003E0BCD571B11241E360023732372013C49 +:101E200000F1D1E1C9CCE7E8E9C5E9C5E9E585E517 +:101E3000F1F3F4F5F1F3F5F5F0D3D1F5ECD1E7E8F2 +:101E4000E9C5E9C5E9E585C5EEECEBEEF1F5F5F39D +:101E5000F1EE93D3FFE5D5F53E0BCD571B116C1E6C +:101E6000360023732372012D00F1D1E1C9CCE7E8DC +:101E7000E9C5E9C5E9E585E5F1F3F4F5F1F3F5F533 +:101E8000F0D3D1F5ECD1E7E8E9C5E9C5E9E585C5C9 +:101E9000EEECEBEEF1F5F5F3F1EE93D3E7E8E9C5FF +:101EA000E9C5E9E585E5F1F3F4FFE5D5F53E0BCDB0 +:101EB000571B11C11E360023732372016400F1D138 +:101EC000E1C9CCE7E8E9C5E9C5E9E585E5F1F3F461 +:101ED000F5F1F3F5F5F0D3D1F5ECD1E7E8E9C5E993 +:101EE000C5E9E585C5EEECEBEEF1F5F5F3F1EE9322 +:101EF000D3E7E8E9C5E9C5E9E585E5F1F3F4F5F1EE +:101F0000F3F5F5F0D3FFE5D5F53E0BCD571B111DCD +:101F10001F360023732372017800F1D1E1C9CCE7A9 +:101F2000E8E9C5E9C5E9E585E5F1F3F4F5F1F3F58F +:101F3000F5F0D3D1F5ECD1E7E8E9C5E9C5E9E585E8 +:101F4000C5EEECEBEEF1F5F5F3F1EE93D3E7E8E94E +:101F5000C5E9C5E9E585E5F1F3F4F5F1F3F5F5F04B +:101F6000D3D1E9E0D1F1F3FFE5D5F53E0BCD571B19 +:101F7000117F1F360023732372018C00F1D1E1C958 +:101F8000CCE7E8E9C5E9C5E9E585E5F1F3F4F5F164 +:101F9000F3F5F5F0D3D1F5ECD1E7E8E9C5E9C5E90A +:101FA000E585C5EEECEBEEF1F5F5F3F1EE93D3E755 +:101FB000E8E9C5E9C5E9E585E5F1F3F4F5F1F3F5FF +:101FC000F5F0D3D1E9E0D1F1F3F5F1F3F5F5F1F363 +:101FD000F1FFE5D5F53E0BCD571B11E91F36002368 +:101FE00073237201A000F1D1E1C9CCE7E8E9C5E9AA +:101FF000C5E9E585E5F1F3F4F5F1F3F5F5F0D3D1B5 +:10200000F5ECD1E7E8E9C5E9C5E9E585C5EEECEB16 +:10201000EEF1F5F5F3F1EE93D3E7E8E9C5E9C5E9AB +:10202000E585E5F1F3F4F5F1F3F5F5F0D3D1E9E069 +:10203000D1F1F3F5F1F3F5F5F1F3F1F5F1F3F5F590 +:10204000F1F3F1FFE5D5F53E0BCD571B115B2036C3 +:10205000002373237201B400F1D1E1C9CCE7E8E9B0 +:10206000C5E9C5E9E585E5F1F3F4F5F1F3F5F5F03A +:10207000D3D1F5ECD1E7E8E9C5E9C5E9E585C5EED9 +:10208000ECEBEEF1F5F5F3F1EE93D3E7E8E9C5E912 +:10209000C5E9E585E5F1F3F4F5F1F3F5F5F0D3D114 +:1020A000E9E0D1F1F3F5F1F3F5F5F1F3F1F5F1F341 +:1020B000F5F5F1F3F1F5F1F3F5F5F0D3FFE5D5F52D +:1020C0003E0BCD571B11D42036002373237201C859 +:1020D00000F1D1E1C9CCE7E8E9C5E9C5E9E585E565 +:1020E000F1F3F4F5F1F3F5F5F0D3D1F5ECD1E7E840 +:1020F000E9C5E9C5E9E585C5EEECEBEEF1F5F5F3EB +:10210000F1EE93D3E7E8E9C5E9C5E9E585E5F1F343 +:10211000F4F5F1F3F5F5F0D3D1E9E0D1F1F3F5F110 +:10212000F3F5F5F1F3F1F5F1F3F5F5F1F3F1F5F17F +:10213000F3F5F5F0D391D1E7FFE5D5F53A4B40B78C +:10214000200E3E0BCD571B115321360023732372F3 +:10215000F1D1E1C9D0CCECF7F5F4F2D0EEEEEBE939 +:10216000E7E9EBEEEEF0F2F4D58EDECE8ED0F2D0D3 +:10217000F2F0F2D0F7D5F7F5F7F5F010CE8ED0F2F9 +:10218000D0F2F0D0F0F0CBF0EFF0D290F0DEEECE67 +:102190008ED0F2D0F2F0F2D0F7D5F7F5F5F7EC8C5F +:1021A000CCF4ECF7D5F7F5F7F5F0F0F2F0EEEED071 +:1021B000F0F0CEF0EEEED0899EFFCDDC21CD1E22D8 +:1021C000CD4322CDA622CDC022CDDE22CDEB22CD25 +:1021D000F822CDCF22CD1023CD2323C9E5D5C5F5D7 +:1021E000FD363900FD363A00FD363B00FD363C0039 +:1021F000FDE5E101390009EBFDE5E1012B000906F0 +:10220000047EE60F4FC523E57EE60FB920031A3C96 +:10221000122310F4E1C11310E8F1C1D1E1C9E5C501 +:10222000F5FD363D00FDE5E1012B00097EE6F04FAE +:102230000604237EE6F0B9200610F7FD363DFFF1D7 +:10224000C1E1C9E5C5F5FD363E00FDE5E1012B0024 +:1022500009CD7922FE01200B3E02CD8F223E0128BE +:10226000023E0906043CFE0E300BCD8F22200610E4 +:10227000F4FD363EFFF1C1E1C9E5C57EE60F4F062C +:1022800004237EE60FB930014F10F679C1E1C9E5AC +:10229000C5F506054F7EE60FB928062310F73E0167 +:1022A000B7C178C1E1C9F5FD362A093E01CD4A23FF +:1022B000B7280BFE023E0020023E01FD772AF1C93D +:1022C000F53E02CD4A23B72804FD362A02F1C9F5AE +:1022D0003E03CD4A23B72804FD362A06F1C9F5FD91 +:1022E0007E3E3C2004FD362A03F1C9F5FD7E3D3CCF +:1022F0002004FD362A04F1C9F53E02CD4A23B72851 +:102300000D3E01CD4A23FE022004FD362A05F1C907 +:10231000F5FD7E3E3C200AFD7E3D3C2004FD362A34 +:1023200007F1C9E5C5F5FD7E2AFE072019FDE5E1A7 +:10233000012B00093E01CD8F22200B3E0DCD8F22B7 +:102340002004FD362A08F1C1E1C9E5C5FDE5E1013A +:10235000390009010004BE20010C2310F979C1E104 +:10236000C9E5D5C5F5CDAC1821D02311E42301145E +:1023700000CD282ACD4F2A3E08328D40FD3636004A +:10238000FD364000FD363300FD3646003E00CDC828 +:10239000182823CD882ACDF02ACD7B28200621BB02 +:1023A00023CDEF2BCD15083C67CD2C057CFD6E367B +:1023B0002C20DBCD252CF1C1D1E1C90A4A24772498 +:1023C000A424D124FE242B25492470254924242E1D +:1023D000F8A81E001E001E001E001E002000220085 +:1023E00024000000F92303240D24172421242B2486 +:1023F000F8233524F8233F2400010F00091E001F95 +:10240000004010010F00091E001F004038010F009E +:10241000091E001F004060010F00091E001F004040 +:1024200088010F00091E001F0040B0010F000920A5 +:102430000021002810010F0009220023002860015C +:102440000F00092400250028B0C9E5F53E01FDB6BE +:102450003FFD773FFD364100213400226140216D70 +:1024600024227540CD4F2ACD361DF1E1C9010F0060 +:102470000934001F004010E5F53E02FDB63FFD7730 +:102480003FFD364100213400226340219A24227707 +:1024900040CD4F2ACD361DF1E1C9010F00093400AE +:1024A0001F004038E5F53E04FDB63FFD773FFD36A1 +:1024B000410021340022654021C724227940CD4FBC +:1024C0002ACD361DF1E1C9010F000934001F00407B +:1024D00060E5F53E08FDB63FFD773FFD3641002142 +:1024E000340022674021F424227B40CD4F2ACD3690 +:1024F0001DF1E1C9010F000934001F004088E5F516 +:102500003E10FDB63FFD773FFD36410021340022ED +:102510006940212125227D40CD4F2ACD361DF1E194 +:10252000C9010F000934001F0040B0E5D5C5215C8A +:1025300025116140010A00EDB021662511754001A9 +:102540000A00EDB0FD363F00FD7E473C2004FD361D +:1025500041FFCD4F2ACD531DC1D1E1C91E001E0040 +:102560001E001E001E00F92303240D24172421241D +:10257000FD363F1FFD3636FFFD364100C9F5FD7EB5 +:102580002AFE09C48825F1C9E5D5C5F5CDAC18CD1D +:10259000BB27FD363600FD363301FD36460021E50A +:1025A0002511ED25010800CD282ACD4F2A3E00CD6A +:1025B000C8182823CD882ACDF02ACD7B28200621D3 +:1025C000DC25CDEF2BCD15083C67CD2C057CFD6EB1 +:1025D000362C20DBCD252CF1C1D1E1C9040A26100F +:1025E000260A260B26500028002A000000F525F6B2 +:1025F00025F525002600010F000928002900403894 +:10260000010F00092A002B004088C9FD3636FFC99A +:10261000E5D5C5F5CDAC18CD9D26CD252CCDCA264A +:10262000217926118126010800CD282ACD4F2AFDC7 +:10263000363301FD363600FD3646003E00CDC81863 +:102640002829CD882ACDF02ACD7B28200621702686 +:10265000CDEF2BCD15083C67CD2C057CFD6E362CBF +:1026600020DBCD252CCDB326CD5818F1C1D1E1C941 +:10267000040A2603270A260B2750002E002C0000F0 +:1026800000F5258926F5259326010F00092E002F38 +:10269000004038010F00092C002D004088E5D5C509 +:1026A000FDE5E1112B0019114D40010500EDB0C110 +:1026B000D1E1C9E5D5C5FDE5E1112B0019EB214DAF +:1026C00040010500EDB0C1D1E1C9C5F5FD7E3FFD7A +:1026D000363F00CD592EFD773FFD362D0ECD5818D3 +:1026E000CD2C054FE60F28F8FE0E30F479E63FCDED +:1026F000D42E28ECFD772DF1C1C9F5CD15083D206C +:10270000FAF1C9F53E00CD1327F1C9F53E20CD13EE +:1027100027F1C9F5CD5818CD2B273E78CD882ACD85 +:1027200015083D20F7FD3636FFF1C9E5D5C5F54F53 +:10273000FD7E2DE620B9FDE5E111420019281B06BA +:102740000436002310FB217427112850010108CD05 +:10275000E20BCD8A1DF1C1D1E1C9444D545D3E0467 +:10276000CDC103217C2711284001010BCDE20BCD07 +:102770006C1D18E157494E204C4F535457494E2079 +:10278000444F55424C4544E5D5C5F5FD7E2AFE092A +:102790002813FDE5E111420019E53E000604BE23C1 +:1027A000200810FAE1F1C1D1E1C9FDE5E101020023 +:1027B00009C1545D3E04CDC10318EAE5D5C5F5FD58 +:1027C000E5E111420019EBFDE5E101060009FD7E9E +:1027D0002A07074F060009010400EDB0F1C1D1E15D +:1027E000C9E5C5F5CDA91DCDB512CD012806783EA8 +:1027F00000CDB004CD15083C10F7CDB512F1C1E104 +:10280000C90D210F28C83D213328C8215F28C901DF +:102810001F000F1B282728010C4840504C415945E8 +:1028200052205245414459202020202020202020A1 +:10283000202020011F000F3F284F28011048305052 +:102840004C41594552204F4E452052454144592054 +:102850002020202020202020202020202020200197 +:102860001F000F6B284F2801104830504C4159452C +:10287000522054574F205245414459C5F5FD7E46DC +:102880003C280F06FFFD7E32CDDD0A28020600FD42 +:102890007046C178C1C9D5C5F5CDF828CD3729CD49 +:1028A0009529CDC8182842CDBA213E01CD2717CD94 +:1028B0006123CDC8182832CDBA213E01CD27177A21 +:1028C000FD464104FD364700FD36410028E13E014A +:1028D000CD2717CD7D25CDC818280ECD8727FD7EA5 +:1028E00037CD33043E64CDFA26CD78292804F1C1D2 +:1028F000D1C9FD36010018F6E5D5C5F52119290D18 +:1029000028092123293D2803212D2911F8480101F7 +:102910000ACDE20BF1C1D1E1C920202020202020E6 +:10292000202020504C41594552204F4E45504C419B +:102930005945522054574FE5D5C5FD363500FD3673 +:102940003400FD363800FD3641FFFD3647FFFD36C9 +:102950003F00FD7032FD7737214D40225D40214D13 +:1029600040114E40010A003600EDB0CD592ECD3356 +:1029700004CD6116C1D1E1C9E5C5F5FDE5E101026E +:1029800000093E000604BE20072310FAFD3633027C +:10299000C178C1E1C9E5F5CDAC18CD732CCDE127E7 +:1029A0003E02328D4021FD2911032A010600CD2867 +:1029B0002ACD4F2A3E00328940FD363301FD36369E +:1029C00000FD364600CDC8182829CD882ACDF02A2A +:1029D000CD3D2ACD7B28200621F629CDEF2B67CDD2 +:1029E0002C057CCD15083CCD7829FD6E362C20D5E4 +:1029F000CD252CF1E1C903F32C732C242E60002685 +:102A0000002400092A0A2A142A00010F00092600BE +:102A100027004038010F0009240025004060010F05 +:102A20000009360036004038E5D5C5D5115F40C5F0 +:102A3000EDB0C1E1117540EDB0C1D1E1C9E5F53EA0 +:102A400000FDB6352006210A2A227740F1E1C9E5CA +:102A5000D5C5F5215F401140107E230602E5230E07 +:102A60000507DC7C2AF53E288257F10D20F3D11AA8 +:102A7000112810E510E9E1F1C1D1E1C9D55E235675 +:102A800023E3EBCD350CE1C9E5D5C5F5217540CD86 +:102A9000C51CFD7E33875F1600197E23666FF1CD5E +:102AA000372CF53E03CD720B21C52A1118200101E8 +:102AB00013CDE20B21D82A111010010118CDE20B21 +:102AC000F1C1D1E1C953454C4543542043484F49D6 +:102AD0004345205553494E474A4F59535449434B58 +:102AE00020414E44204649524520425554544F4EB1 +:102AF000D5F53E00FDB6342805FD3534181B215FA1 +:102B000040FD7E32CD940A3E00B22010B3201F1843 +:102B100008CD4F2A3E14FD7734F1D1C97A07380722 +:102B20003E00CD402B18EA3E01CD402B18E37B0739 +:102B300038073E01CD962B18D83E00CD962B18D1E4 +:102B4000E5D5C5F50FFD7E333826FE0501000538B5 +:102B50000301050A3CB8200179CDD32B20F6CDE83E +:102B60001ACD191DFD364600CDAC18FD773318215E +:102B7000FE0501FF0438030104093DB9200178CDA9 +:102B8000D32B20F6CDE81ACD191DFD364600FD7772 +:102B900033F1C1D1E1C9C5F50F381DFD7E333E09C2 +:102BA000FE0A302CCDD32B2027CDE81ACD191DFDE0 +:102BB000364600FD77331818FD7E33D6053811CD23 +:102BC000D32B200CCDE81ACD191DCDAC18FD7733D1 +:102BD000F1C1C9E5C5F5FE05380323D6053C477E9E +:102BE0000710FD3E0038023E01B7C178C1E1C9E5DA +:102BF000F53E00FDB6352805FD35351825FD7E323C +:102C0000CDDD0A3E002818CDE81ACDAC183E00CD27 +:102C1000882AFD7E33CD3B003E0AFD77353EFFFD21 +:102C20007738F1E1C9D5C5F50150C01110103E202B +:102C3000CDDD09F1C1D1C9E5D5C5F54F7EA7282E57 +:102C400047237E23A1BE232008235E235623231877 +:102C500009BE20142323235E2356237E23E5666FBB +:102C6000EBCD350CE12318041107001910D4F1C184 +:102C7000D1E1C9E5D5F5211E2A227740CD932CCD8F +:102C800031183E00FDBE083804F1D1E1C9F1D1E1AF +:102C9000C3242EF5FD7E383CCAA32C3E0032894069 +:102CA000C3D62CFD7E02E60FC2D62C3A8940E6013F +:102CB000CAD62CFD7E02E6F0C2F42C3A8940E60228 +:102CC000CAF42CFD7E03E60FC23A2D3A8940E60491 +:102CD000CA3A2DC3802D3A8940F60132894021EF4E +:102CE0002CCDE92D210317CDBE2DCD591CF1C901E5 +:102CF000000000C93A8940F6023289403E0ACDFA06 +:102D00002621122DCDE92D21162DCDBE2DCD741CE1 +:102D1000F1C9100000001000000020000000400079 +:102D2000000070000000000100000002000000042C +:102D3000000000070000002000003A8940F604323D +:102D400089403E0ACDFA2621582DCDE92D215C2D52 +:102D5000CDBE2DCD8F1CF1C9000100000001000087 +:102D60000002000000040000000700000010000046 +:102D70000020000000400000007000000000020081 +:102D80003E0ACDFA2621962DCDE92D219A2DCDBED4 +:102D90002DCDAA1CF1C90010000000100000002079 +:102DA0000000004000000070000000000100000072 +:102DB0000200000004000000070000002000E5D52C +:102DC000C5F5E5FDE5E111060019EB6B62C13E09B1 +:102DD000F53E04CDC10303030303232323235D54E2 +:102DE000F13D20ECF1C1D1E1C9E5D5C5F5E5FDE541 +:102DF000E101020009EB424BE13E04CD092EFD7ECC +:102E000037CD3304F1C1D1E1C9A7C8E5D5C5F5F582 +:102E1000970A9E2712031323E325E320F4E1E17CC4 +:102E2000C1D1E1C9E5D5C5F5215F403A8D40874F55 +:102E3000060009113500732372CD4F2A3E00CD27BD +:102E400017FD3636FFCD592ECD772ECDA02ECDFED7 +:102E50001CCD5818F1C1D1E1C9E5C5F5FD7E3FFD96 +:102E6000E5E1012B000906050F380236002310F8B2 +:102E7000CD5818F1C1E1C9E5C5F5FD7E3FFDE5E19D +:102E8000012B000906050F3810360ECD5818CDE578 +:102E90001C0E1ECD15080D20FA2310EAF1C1E1C960 +:102EA000E5D5C5F5FD7E3FFDE5E1012B00095D544B +:102EB00006050FF53815CD2C054FE60F28F8FE0E48 +:102EC00030F479E63FCDD42E28EC1213F110E3F163 +:102ED000C1D1E1C9E5C5F5214D40060EBE23280D3F +:102EE00010FA2A5D407723225D403E01B7C178C1C8 +:102EF000E1C9000000000000000000000000000028 +:102F00003F3F3F3F3F3F3F3FFFFF3F3F3F3F3F3F51 +:102F10003F7F3F3F3F3F3F3F3F3F3F3F3F3F3F3F81 +:102F20007FFFFF3FFFFFFF3F3F3FFFFFFF7F3F3F31 +:102F3000FF3FBFFFBF3F3F3F3F3FFFFFFFFFFFFFA1 +:102F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91 +:102F5000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81 +:102F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71 +:102F7000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61 +:102F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51 +:102F9000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41 +:102FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31 +:102FB000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21 +:102FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11 +:102FD000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01 +:102FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1 +:102FF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1 +:00000001FF diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/swap.exe b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/swap.exe new file mode 100644 index 00000000..206d6afc Binary files /dev/null and b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/ROM/swap.exe differ diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/TripleDrawPoker_MiST.sv b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/TripleDrawPoker_MiST.sv new file mode 100644 index 00000000..214a4eff --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/TripleDrawPoker_MiST.sv @@ -0,0 +1,192 @@ +//============================================================================ +// Arcade: Catacomb +// +// Port to MiSTer +// Copyright (C) 2017 Sorgelig +// +// This program is free software; you can redistribute it and/or modify it +// under the terms of the GNU General Public License as published by the Free +// Software Foundation; either version 2 of the License, or (at your option) +// any later version. +// +// This program is distributed in the hope that it will be useful, but WITHOUT +// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or +// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for +// more details. +// +// You should have received a copy of the GNU General Public License along +// with this program; if not, write to the Free Software Foundation, Inc., +// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. +//============================================================================ + +module TripleDrawPoker_MiST( + output LED, + output [5:0] VGA_R, + output [5:0] VGA_G, + output [5:0] VGA_B, + output VGA_HS, + output VGA_VS, + output AUDIO_L, + output AUDIO_R, + input SPI_SCK, + output SPI_DO, + input SPI_DI, + input SPI_SS2, + input SPI_SS3, + input CONF_DATA0, + input CLOCK_27 +); + +`include "rtl\build_id.v" + +localparam CONF_STR = { + "TriDraPo;;", + "O2,Rotate Controls,Off,On;", + "O34,Scanlines,Off,25%,50%,75%;", + "T6,Reset;", + "V,v1.20.",`BUILD_DATE +}; + +assign LED = 1; +assign AUDIO_R = AUDIO_L; + +wire clk_24, clk_18, clk_12, clk_6; +wire pll_locked; +pll pll( + .inclk0(CLOCK_27), + .areset(0), + .c0(clk_24), + .c1(clk_18), + .c2(clk_12), + .c3(clk_6) + ); + +wire [31:0] status; +wire [1:0] buttons; +wire [1:0] switches; +wire [7:0] joystick_0; +wire [7:0] joystick_1; +wire scandoublerD; +wire ypbpr; +wire [10:0] ps2_key; +wire [7:0] audio_a, audio_b; +wire [10:0] audio = {1'b0, audio_b, 2'b0} + {3'b0, audio_a}; +wire hs, vs; +wire hb, vb; +wire blankn = ~(hb | vb); +wire [2:0] r,g,b; + +tripledrawpoker tripledrawpoker( + .W_CLK_18M(clk_18), + .W_CLK_12M(clk_12), + .W_CLK_6M(clk_6), + .I_RESET(status[0] | status[6] | buttons[1]), + .P1_CSJUDLR({btn_coin,1'b0,m_left,m_right,m_fire,m_down,1'b0,m_up}), + .P2_CSJUDLR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,btn_two_players,btn_one_player}), + .W_R(r), + .W_G(g), + .W_B(b), + .W_H_SYNC(hs), + .W_V_SYNC(vs), + .HBLANK(hb), + .VBLANK(vb), + .W_SDAT_A(audio_a), + .W_SDAT_B(audio_b) + ); + +video_mixer video_mixer( + .clk_sys(clk_24), + .ce_pix(clk_6), + .ce_pix_actual(clk_6), + .SPI_SCK(SPI_SCK), + .SPI_SS3(SPI_SS3), + .SPI_DI(SPI_DI), + .R(blankn ? r : "000"), + .G(blankn ? g : "000"), + .B(blankn ? b : "000"), + .HSync(hs), + .VSync(vs), + .VGA_R(VGA_R), + .VGA_G(VGA_G), + .VGA_B(VGA_B), + .VGA_VS(VGA_VS), + .VGA_HS(VGA_HS), + .rotate({1'b1,status[2]}), + .scandoublerD(scandoublerD), + .scanlines(scandoublerD ? 2'b00 : status[4:3]), + .ypbpr(ypbpr), + .ypbpr_full(1), + .line_start(0), + .mono(0) + ); + +mist_io #( + .STRLEN(($size(CONF_STR)>>3))) +mist_io( + .clk_sys (clk_24 ), + .conf_str (CONF_STR ), + .SPI_SCK (SPI_SCK ), + .CONF_DATA0 (CONF_DATA0 ), + .SPI_SS2 (SPI_SS2 ), + .SPI_DO (SPI_DO ), + .SPI_DI (SPI_DI ), + .buttons (buttons ), + .switches (switches ), + .scandoublerD (scandoublerD ), + .ypbpr (ypbpr ), + .ps2_key (ps2_key ), + .joystick_0 (joystick_0 ), + .joystick_1 (joystick_1 ), + .status (status ) + ); + +dac #( + .msbi_g(15)) +dac( + .clk_i(clk_24), + .res_n_i(1), + .dac_i({audio,5'd0}), + .dac_o(AUDIO_L) + ); + +// Rotated Normal +wire m_up = ~status[2] ? btn_left | joystick_0[1] | joystick_1[1] : btn_up | joystick_0[3] | joystick_1[3]; +wire m_down = ~status[2] ? btn_right | joystick_0[0] | joystick_1[0] : btn_down | joystick_0[2] | joystick_1[2]; +wire m_left = ~status[2] ? btn_down | joystick_0[2] | joystick_1[2] : btn_left | joystick_0[1] | joystick_1[1]; +wire m_right = ~status[2] ? btn_up | joystick_0[3] | joystick_1[3] : btn_right | joystick_0[0] | joystick_1[0]; +wire m_fire = btn_fire1 | joystick_0[4] | joystick_1[4]; +wire m_bomb = btn_fire2 | joystick_0[5] | joystick_1[5]; + +reg btn_one_player = 0; +reg btn_two_players = 0; +reg btn_left = 0; +reg btn_right = 0; +reg btn_down = 0; +reg btn_up = 0; +reg btn_fire1 = 0; +reg btn_fire2 = 0; +reg btn_fire3 = 0; +reg btn_coin = 0; +wire pressed = ps2_key[9]; +wire [7:0] code = ps2_key[7:0]; + +always @(posedge clk_24) begin + reg old_state; + old_state <= ps2_key[10]; + if(old_state != ps2_key[10]) begin + case(code) + 'h75: btn_up <= pressed; // up + 'h72: btn_down <= pressed; // down + 'h6B: btn_left <= pressed; // left + 'h74: btn_right <= pressed; // right + 'h76: btn_coin <= pressed; // ESC + 'h05: btn_one_player <= pressed; // F1 + 'h06: btn_two_players <= pressed; // F2 + 'h14: btn_fire3 <= pressed; // ctrl + 'h11: btn_fire2 <= pressed; // alt + 'h29: btn_fire1 <= pressed; // Space + endcase + end +end + +endmodule \ No newline at end of file diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/build_id.tcl b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/build_id.tcl similarity index 100% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/build_id.tcl rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/build_id.tcl diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/build_id.v b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/build_id.v new file mode 100644 index 00000000..ab3bcdfb --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/build_id.v @@ -0,0 +1,2 @@ +`define BUILD_DATE "190311" +`define BUILD_TIME "181510" diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80.vhd similarity index 87% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80.vhd rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80.vhd index da01f6b4..c07d2629 100644 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80.vhd +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80.vhd @@ -2,6 +2,9 @@ -- T80(b) core. In an effort to merge and maintain bug fixes .... -- -- +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 302 fixed IO cycle timing, tested thanks to Alessandro. +-- Ver 301 parity flag is just parity for 8080, also overflow for Z80, by Sean Riddle -- Ver 300 started tidyup. Rmoved some auto_wait bits from 0247 which caused problems -- -- MikeJ March 2005 @@ -84,52 +87,52 @@ use work.T80_Pack.all; entity T80 is generic( - Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB - IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle - Flag_C : integer := 0; - Flag_N : integer := 1; - Flag_P : integer := 2; - Flag_X : integer := 3; - Flag_H : integer := 4; - Flag_Y : integer := 5; - Flag_Z : integer := 6; - Flag_S : integer := 7 + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 ); port( - RESET_n : in std_logic; - CLK_n : in std_logic; - CEN : in std_logic; - WAIT_n : in std_logic; - INT_n : in std_logic; - NMI_n : in std_logic; - BUSRQ_n : in std_logic; - M1_n : out std_logic; - IORQ : out std_logic; - NoRead : out std_logic; - Write : out std_logic; - RFSH_n : out std_logic; - HALT_n : out std_logic; - BUSAK_n : out std_logic; - A : out std_logic_vector(15 downto 0); - DInst : in std_logic_vector(7 downto 0); - DI : in std_logic_vector(7 downto 0); - DO : out std_logic_vector(7 downto 0); - MC : out std_logic_vector(2 downto 0); - TS : out std_logic_vector(2 downto 0); - IntCycle_n : out std_logic; - IntE : out std_logic; - Stop : out std_logic + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic ); end T80; architecture rtl of T80 is - constant aNone : std_logic_vector(2 downto 0) := "111"; - constant aBC : std_logic_vector(2 downto 0) := "000"; - constant aDE : std_logic_vector(2 downto 0) := "001"; - constant aXY : std_logic_vector(2 downto 0) := "010"; - constant aIOA : std_logic_vector(2 downto 0) := "100"; - constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; constant aZI : std_logic_vector(2 downto 0) := "110"; -- Registers @@ -249,6 +252,7 @@ architecture rtl of T80 is signal SetEI : std_logic; signal IMode : std_logic_vector(1 downto 0); signal Halt : std_logic; + signal XYbit_undoc : std_logic; begin @@ -264,81 +268,83 @@ begin Flag_Z => Flag_Z, Flag_S => Flag_S) port map( - IR => IR, - ISet => ISet, - MCycle => MCycle, - F => F, - NMICycle => NMICycle, - IntCycle => IntCycle, - MCycles => MCycles_d, - TStates => TStates, - Prefix => Prefix, - Inc_PC => Inc_PC, - Inc_WZ => Inc_WZ, - IncDec_16 => IncDec_16, - Read_To_Acc => Read_To_Acc, - Read_To_Reg => Read_To_Reg, - Set_BusB_To => Set_BusB_To, - Set_BusA_To => Set_BusA_To, - ALU_Op => ALU_Op, - Save_ALU => Save_ALU, - PreserveC => PreserveC, - Arith16 => Arith16, - Set_Addr_To => Set_Addr_To, - IORQ => IORQ_i, - Jump => Jump, - JumpE => JumpE, - JumpXY => JumpXY, - Call => Call, - RstP => RstP, - LDZ => LDZ, - LDW => LDW, - LDSPHL => LDSPHL, - Special_LD => Special_LD, - ExchangeDH => ExchangeDH, - ExchangeRp => ExchangeRp, - ExchangeAF => ExchangeAF, - ExchangeRS => ExchangeRS, - I_DJNZ => I_DJNZ, - I_CPL => I_CPL, - I_CCF => I_CCF, - I_SCF => I_SCF, - I_RETN => I_RETN, - I_BT => I_BT, - I_BC => I_BC, - I_BTR => I_BTR, - I_RLD => I_RLD, - I_RRD => I_RRD, - I_INRC => I_INRC, - SetDI => SetDI, - SetEI => SetEI, - IMode => IMode, - Halt => Halt, - NoRead => NoRead, - Write => Write); + IR => IR, + ISet => ISet, + MCycle => MCycle, + F => F, + NMICycle => NMICycle, + IntCycle => IntCycle, + XY_State => XY_State, + MCycles => MCycles_d, + TStates => TStates, + Prefix => Prefix, + Inc_PC => Inc_PC, + Inc_WZ => Inc_WZ, + IncDec_16 => IncDec_16, + Read_To_Acc => Read_To_Acc, + Read_To_Reg => Read_To_Reg, + Set_BusB_To => Set_BusB_To, + Set_BusA_To => Set_BusA_To, + ALU_Op => ALU_Op, + Save_ALU => Save_ALU, + PreserveC => PreserveC, + Arith16 => Arith16, + Set_Addr_To => Set_Addr_To, + IORQ => IORQ_i, + Jump => Jump, + JumpE => JumpE, + JumpXY => JumpXY, + Call => Call, + RstP => RstP, + LDZ => LDZ, + LDW => LDW, + LDSPHL => LDSPHL, + Special_LD => Special_LD, + ExchangeDH => ExchangeDH, + ExchangeRp => ExchangeRp, + ExchangeAF => ExchangeAF, + ExchangeRS => ExchangeRS, + I_DJNZ => I_DJNZ, + I_CPL => I_CPL, + I_CCF => I_CCF, + I_SCF => I_SCF, + I_RETN => I_RETN, + I_BT => I_BT, + I_BC => I_BC, + I_BTR => I_BTR, + I_RLD => I_RLD, + I_RRD => I_RRD, + I_INRC => I_INRC, + SetDI => SetDI, + SetEI => SetEI, + IMode => IMode, + Halt => Halt, + NoRead => NoRead, + Write => Write, + XYbit_undoc => XYbit_undoc); alu : T80_ALU generic map( - Mode => Mode, - Flag_C => Flag_C, - Flag_N => Flag_N, - Flag_P => Flag_P, - Flag_X => Flag_X, - Flag_H => Flag_H, - Flag_Y => Flag_Y, - Flag_Z => Flag_Z, - Flag_S => Flag_S) + Mode => Mode, + Flag_C => Flag_C, + Flag_N => Flag_N, + Flag_P => Flag_P, + Flag_X => Flag_X, + Flag_H => Flag_H, + Flag_Y => Flag_Y, + Flag_Z => Flag_Z, + Flag_S => Flag_S) port map( - Arith16 => Arith16_r, - Z16 => Z16_r, - ALU_Op => ALU_Op_r, - IR => IR(5 downto 0), - ISet => ISet, - BusA => BusA, - BusB => BusB, - F_In => F, - Q => ALU_Q, - F_Out => F_Out); + Arith16 => Arith16_r, + Z16 => Z16_r, + ALU_Op => ALU_Op_r, + IR => IR(5 downto 0), + ISet => ISet, + BusA => BusA, + BusB => BusB, + F_In => F, + Q => ALU_Q, + F_Out => F_Out); ClkEn <= CEN and not BusAck; @@ -700,6 +706,9 @@ begin F <= Save_Mux; when others => end case; + if XYbit_undoc='1' then + DO <= ALU_Q; + end if; end if; end if; @@ -829,21 +838,21 @@ begin Regs : T80_Reg port map( - Clk => CLK_n, - CEN => ClkEn, - WEH => RegWEH, - WEL => RegWEL, - AddrA => RegAddrA, - AddrB => RegAddrB, - AddrC => RegAddrC, - DIH => RegDIH, - DIL => RegDIL, - DOAH => RegBusA(15 downto 8), - DOAL => RegBusA(7 downto 0), - DOBH => RegBusB(15 downto 8), - DOBL => RegBusB(7 downto 0), - DOCH => RegBusC(15 downto 8), - DOCL => RegBusC(7 downto 0)); + Clk => CLK_n, + CEN => ClkEn, + WEH => RegWEH, + WEL => RegWEL, + AddrA => RegAddrA, + AddrB => RegAddrB, + AddrC => RegAddrC, + DIH => RegDIH, + DIL => RegDIL, + DOAH => RegBusA(15 downto 8), + DOAL => RegBusA(7 downto 0), + DOBH => RegBusB(15 downto 8), + DOBL => RegBusB(7 downto 0), + DOCH => RegBusC(15 downto 8), + DOCL => RegBusC(7 downto 0)); --------------------------------------------------------------------------- -- @@ -903,6 +912,10 @@ begin when others => BusB <= "--------"; end case; + if XYbit_undoc='1' then + BusA <= DI_Reg; + BusB <= DI_Reg; + end if; end if; end if; end process; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80_ALU.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80_ALU.vhd similarity index 92% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80_ALU.vhd rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80_ALU.vhd index 95c98dab..6bd576cf 100644 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80_ALU.vhd +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80_ALU.vhd @@ -82,30 +82,30 @@ entity T80_ALU is Flag_S : integer := 7 ); port( - Arith16 : in std_logic; - Z16 : in std_logic; - ALU_Op : in std_logic_vector(3 downto 0); - IR : in std_logic_vector(5 downto 0); - ISet : in std_logic_vector(1 downto 0); - BusA : in std_logic_vector(7 downto 0); - BusB : in std_logic_vector(7 downto 0); - F_In : in std_logic_vector(7 downto 0); - Q : out std_logic_vector(7 downto 0); - F_Out : out std_logic_vector(7 downto 0) + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) ); end T80_ALU; architecture rtl of T80_ALU is - procedure AddSub(A : std_logic_vector; - B : std_logic_vector; - Sub : std_logic; - Carry_In : std_logic; - signal Res : out std_logic_vector; - signal Carry : out std_logic) is + procedure AddSub(A : std_logic_vector; + B : std_logic_vector; + Sub : std_logic; + Carry_In : std_logic; + signal Res : out std_logic_vector; + signal Carry : out std_logic) is - variable B_i : unsigned(A'length - 1 downto 0); - variable Res_i : unsigned(A'length + 1 downto 0); + variable B_i : unsigned(A'length - 1 downto 0); + variable Res_i : unsigned(A'length + 1 downto 0); begin if Sub = '1' then B_i := not unsigned(B); diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80_MCode.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80_MCode.vhd similarity index 90% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80_MCode.vhd rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80_MCode.vhd index 43cea1b5..ee217402 100644 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80_MCode.vhd +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80_MCode.vhd @@ -2,6 +2,8 @@ -- T80(b) core. In an effort to merge and maintain bug fixes .... -- -- +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 302 fixed IO cycle timing, tested thanks to Alessandro. -- Ver 300 started tidyup -- MikeJ March 2005 -- Latest version from www.fpgaarcade.com (original www.opencores.org) @@ -90,71 +92,73 @@ entity T80_MCode is Flag_S : integer := 7 ); port( - IR : in std_logic_vector(7 downto 0); - ISet : in std_logic_vector(1 downto 0); - MCycle : in std_logic_vector(2 downto 0); - F : in std_logic_vector(7 downto 0); - NMICycle : in std_logic; - IntCycle : in std_logic; - MCycles : out std_logic_vector(2 downto 0); - TStates : out std_logic_vector(2 downto 0); - Prefix : out std_logic_vector(1 downto 0); -- None,BC,ED,DD/FD - Inc_PC : out std_logic; - Inc_WZ : out std_logic; - IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc - Read_To_Reg : out std_logic; - Read_To_Acc : out std_logic; - Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F - Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 - ALU_Op : out std_logic_vector(3 downto 0); + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + XY_State : in std_logic_vector(1 downto 0); + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,CB,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None - Save_ALU : out std_logic; - PreserveC : out std_logic; - Arith16 : out std_logic; - Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI - IORQ : out std_logic; - Jump : out std_logic; - JumpE : out std_logic; - JumpXY : out std_logic; - Call : out std_logic; - RstP : out std_logic; - LDZ : out std_logic; - LDW : out std_logic; - LDSPHL : out std_logic; - Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None - ExchangeDH : out std_logic; - ExchangeRp : out std_logic; - ExchangeAF : out std_logic; - ExchangeRS : out std_logic; - I_DJNZ : out std_logic; - I_CPL : out std_logic; - I_CCF : out std_logic; - I_SCF : out std_logic; - I_RETN : out std_logic; - I_BT : out std_logic; - I_BC : out std_logic; - I_BTR : out std_logic; - I_RLD : out std_logic; - I_RRD : out std_logic; - I_INRC : out std_logic; - SetDI : out std_logic; - SetEI : out std_logic; - IMode : out std_logic_vector(1 downto 0); - Halt : out std_logic; - NoRead : out std_logic; - Write : out std_logic + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + XYbit_undoc : out std_logic ); end T80_MCode; architecture rtl of T80_MCode is - constant aNone : std_logic_vector(2 downto 0) := "111"; - constant aBC : std_logic_vector(2 downto 0) := "000"; - constant aDE : std_logic_vector(2 downto 0) := "001"; - constant aXY : std_logic_vector(2 downto 0) := "010"; - constant aIOA : std_logic_vector(2 downto 0) := "100"; - constant aSP : std_logic_vector(2 downto 0) := "101"; - constant aZI : std_logic_vector(2 downto 0) := "110"; + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aZI : std_logic_vector(2 downto 0) := "110"; function is_cc_true( F : std_logic_vector(7 downto 0); @@ -188,7 +192,7 @@ architecture rtl of T80_MCode is begin - process (IR, ISet, MCycle, F, NMICycle, IntCycle) + process (IR, ISet, MCycle, F, NMICycle, IntCycle, XY_State) variable DDD : std_logic_vector(2 downto 0); variable SSS : std_logic_vector(2 downto 0); variable DPair : std_logic_vector(1 downto 0); @@ -249,6 +253,7 @@ begin Halt <= '0'; NoRead <= '0'; Write <= '0'; + XYbit_undoc <= '0'; case ISet is when "00" => @@ -1162,7 +1167,6 @@ begin MCycles <= "011"; case to_integer(unsigned(MCycle)) is when 1 => - TStates <= "101"; Set_Addr_TO <= aSP; when 2 => IncDec_16 <= "0111"; @@ -1294,6 +1298,7 @@ begin when 3 => Read_To_Acc <= '1'; IORQ <= '1'; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle when others => null; end case; end if; @@ -1309,6 +1314,7 @@ begin when 3 => Write <= '1'; IORQ <= '1'; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle when others => null; end case; end if; @@ -1364,10 +1370,29 @@ begin -- SRA r -- SRL r -- SLL r (Undocumented) / SWAP r - if MCycle = "001" then - ALU_Op <= "1000"; - Read_To_Reg <= '1'; - Save_ALU <= '1'; + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- R/S (IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; end if; when "00000110"|"00010110"|"00001110"|"00011110"|"00101110"|"00111110"|"00100110"|"00110110" => -- RLC (HL) @@ -1401,9 +1426,23 @@ begin |"01110000"|"01110001"|"01110010"|"01110011"|"01110100"|"01110101"|"01110111" |"01111000"|"01111001"|"01111010"|"01111011"|"01111100"|"01111101"|"01111111" => -- BIT b,r - if MCycle = "001" then - Set_BusB_To(2 downto 0) <= IR(2 downto 0); - ALU_Op <= "1001"; + if XY_State="00" then + if MCycle = "001" then + Set_BusB_To(2 downto 0) <= IR(2 downto 0); + ALU_Op <= "1001"; + end if; + else + -- BIT b,(IX+d), undocumented + MCycles <= "010"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1001"; + TStates <= "100"; + when others => null; + end case; end if; when "01000110"|"01001110"|"01010110"|"01011110"|"01100110"|"01101110"|"01110110"|"01111110" => -- BIT b,(HL) @@ -1425,10 +1464,29 @@ begin |"11110000"|"11110001"|"11110010"|"11110011"|"11110100"|"11110101"|"11110111" |"11111000"|"11111001"|"11111010"|"11111011"|"11111100"|"11111101"|"11111111" => -- SET b,r - if MCycle = "001" then - ALU_Op <= "1010"; - Read_To_Reg <= '1'; - Save_ALU <= '1'; + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- SET b,(IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; end if; when "11000110"|"11001110"|"11010110"|"11011110"|"11100110"|"11101110"|"11110110"|"11111110" => -- SET b,(HL) @@ -1455,11 +1513,31 @@ begin |"10110000"|"10110001"|"10110010"|"10110011"|"10110100"|"10110101"|"10110111" |"10111000"|"10111001"|"10111010"|"10111011"|"10111100"|"10111101"|"10111111" => -- RES b,r - if MCycle = "001" then - ALU_Op <= "1011"; - Read_To_Reg <= '1'; - Save_ALU <= '1'; + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- RES b,(IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; end if; + when "10000110"|"10001110"|"10010110"|"10011110"|"10100110"|"10101110"|"10110110"|"10111110" => -- RES b,(HL) MCycles <= "011"; @@ -1801,6 +1879,7 @@ begin when 1 => Set_Addr_To <= aBC; when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle IORQ <= '1'; if IR(5 downto 3) /= "110" then Read_To_Reg <= '1'; @@ -1821,6 +1900,7 @@ begin Set_BusB_To(3) <= '1'; end if; when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle Write <= '1'; IORQ <= '1'; when others => @@ -1838,6 +1918,7 @@ begin Save_ALU <= '1'; ALU_Op <= "0010"; when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle IORQ <= '1'; Set_BusB_To <= "0110"; Set_Addr_To <= aXY; @@ -1880,6 +1961,7 @@ begin else IncDec_16 <= "1110"; -- mikej end if; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle IORQ <= '1'; Write <= '1'; I_BTR <= '1'; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80_Pack.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80_Pack.vhd new file mode 100644 index 00000000..679730ab --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80_Pack.vhd @@ -0,0 +1,220 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 300 started tidyup +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0242 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- + +library IEEE; +use IEEE.std_logic_1164.all; + +package T80_Pack is + + component T80 + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic + ); + end component; + + component T80_Reg + port( + Clk : in std_logic; + CEN : in std_logic; + WEH : in std_logic; + WEL : in std_logic; + AddrA : in std_logic_vector(2 downto 0); + AddrB : in std_logic_vector(2 downto 0); + AddrC : in std_logic_vector(2 downto 0); + DIH : in std_logic_vector(7 downto 0); + DIL : in std_logic_vector(7 downto 0); + DOAH : out std_logic_vector(7 downto 0); + DOAL : out std_logic_vector(7 downto 0); + DOBH : out std_logic_vector(7 downto 0); + DOBL : out std_logic_vector(7 downto 0); + DOCH : out std_logic_vector(7 downto 0); + DOCL : out std_logic_vector(7 downto 0) + ); + end component; + + component T80_MCode + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + XY_State : in std_logic_vector(1 downto 0); + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,BC,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); + -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + XYbit_undoc : out std_logic + ); + end component; + + component T80_ALU + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) + ); + end component; + +end; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80_Reg.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80_Reg.vhd similarity index 100% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80_Reg.vhd rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80_Reg.vhd diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80as.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80as.vhd new file mode 100644 index 00000000..fe477f50 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/cpu/T80as.vhd @@ -0,0 +1,283 @@ +------------------------------------------------------------------------------ +-- t80as.vhd : The non-tristate signal edition of t80a.vhd +-- +-- 2003.2.7 non-tristate modification by Tatsuyuki Satoh +-- +-- 1.separate 'D' to 'DO' and 'DI'. +-- 2.added 'DOE' to 'DO' enable signal.(data direction) +-- 3.MREQ_n,IORQ_n,RD_n,WR_n,RFSH_n,A doesn't become the condition of 'Z'. +-- +-- There is a mark of "--AS" in all the change points. +-- +------------------------------------------------------------------------------ + +-- +-- Z80 compatible microprocessor core, asynchronous top level +-- +-- Version : 0247 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0211 : Fixed interrupt cycle +-- +-- 0235 : Updated for T80 interface change +-- +-- 0238 : Updated for T80 interface change +-- +-- 0240 : Updated for T80 interface change +-- +-- 0242 : Updated for T80 interface change +-- +-- 0247 : Fixed bus req/ack cycle +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80as is + generic( + Mode : integer := 0 -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + MREQ_n : out std_logic; + IORQ_n : out std_logic; + RD_n : out std_logic; + WR_n : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); +--AS-- D : inout std_logic_vector(7 downto 0) +--AS>> + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + DOE : out std_logic +--< 'Z'); +--AS-- D <= DO when Write = '1' and BUSAK_n_i = '1' else (others => 'Z'); +--AS>> + MREQ_n <= MREQ_n_i; + IORQ_n <= IORQ_n_i; + RD_n <= RD_n_i; + WR_n <= WR_n_i; + RFSH_n <= RFSH_n_i; + A <= A_i; + DOE <= Write when BUSAK_n_i = '1' else '0'; +--< Mode, + IOWait => 1) + port map( + CEN => CEN, + M1_n => M1_n, + IORQ => IORQ, + NoRead => NoRead, + Write => Write, + RFSH_n => RFSH_n_i, + HALT_n => HALT_n, + WAIT_n => Wait_s, + INT_n => INT_n, + NMI_n => NMI_n, + RESET_n => Reset_s, + BUSRQ_n => BUSRQ_n, + BUSAK_n => BUSAK_n_i, + CLK_n => CLK_n, + A => A_i, +-- DInst => D, + DInst => DI, + DI => DI_Reg, + DO => DO, + MC => MCycle, + TS => TState, + IntCycle_n => IntCycle_n); + + process (CLK_n) + begin + if CLK_n'event and CLK_n = '0' then + Wait_s <= WAIT_n; + if TState = "011" and BUSAK_n_i = '1' then +--AS-- DI_Reg <= to_x01(D); +--AS>> + DI_Reg <= to_x01(DI); +--< 0, - IOWait => 1) + Mode => 0, + IOWait => 1) port map( - CEN => CLKEN, - M1_n => M1_n, - IORQ => IORQ, - NoRead => NoRead, - Write => Write, - RFSH_n => RFSH_n, - HALT_n => HALT_n, - WAIT_n => Wait_n, - INT_n => INT_n, - NMI_n => NMI_n, - RESET_n => RESET_n, - BUSRQ_n => BUSRQ_n, - BUSAK_n => BUSAK_n, - CLK_n => CLK_n, - A => A, - DInst => DI, - DI => DI_Reg, - DO => DO, - MC => MCycle, - TS => TState, - IntCycle_n => IntCycle_n); + CEN => CLKEN, + M1_n => M1_n, + IORQ => IORQ, + NoRead => NoRead, + Write => Write, + RFSH_n => RFSH_n, + HALT_n => HALT_n, + WAIT_n => Wait_n, + INT_n => INT_n, + NMI_n => NMI_n, + RESET_n => RESET_n, + BUSRQ_n => BUSRQ_n, + BUSAK_n => BUSAK_n, + CLK_n => CLK_n, + A => A, + DInst => DI, + DI => DI_Reg, + DO => DO, + MC => MCycle, + TS => TState, + IntCycle_n => IntCycle_n); process (RESET_n, CLK_n) begin diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/dac.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/dac.vhd new file mode 100644 index 00000000..b1ecdcb7 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/dac.vhd @@ -0,0 +1,71 @@ +------------------------------------------------------------------------------- +-- +-- Delta-Sigma DAC +-- +-- $Id: dac.vhd,v 1.1 2005/10/25 21:09:42 arnim Exp $ +-- +-- Refer to Xilinx Application Note XAPP154. +-- +-- This DAC requires an external RC low-pass filter: +-- +-- dac_o 0---XXXXX---+---0 analog audio +-- 3k3 | +-- === 4n7 +-- | +-- GND +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +entity dac is + + generic ( + msbi_g : integer := 11 + ); + port ( + clk_i : in std_logic; + res_n_i : in std_logic; + dac_i : in std_logic_vector(msbi_g downto 0); + dac_o : out std_logic + ); + +end dac; + +library ieee; +use ieee.numeric_std.all; + +architecture rtl of dac is + + signal DACout_q : std_logic; + signal DeltaAdder_s, + SigmaAdder_s, + SigmaLatch_q, + DeltaB_s : unsigned(msbi_g+2 downto 0); + +begin + + DeltaB_s(msbi_g+2 downto msbi_g+1) <= SigmaLatch_q(msbi_g+2) & + SigmaLatch_q(msbi_g+2); + DeltaB_s(msbi_g downto 0) <= (others => '0'); + + DeltaAdder_s <= unsigned('0' & '0' & dac_i) + DeltaB_s; + + SigmaAdder_s <= DeltaAdder_s + SigmaLatch_q; + + seq: process (clk_i, res_n_i) + begin + if res_n_i = '0' then + SigmaLatch_q <= to_unsigned(2**(msbi_g+1), SigmaLatch_q'length); + DACout_q <= '0'; + + elsif clk_i'event and clk_i = '1' then + SigmaLatch_q <= SigmaAdder_s; + DACout_q <= SigmaLatch_q(msbi_g+2); + end if; + end process seq; + + dac_o <= DACout_q; + +end rtl; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/dpram.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/dpram.vhd new file mode 100644 index 00000000..dafe8385 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/dpram.vhd @@ -0,0 +1,75 @@ +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.altera_mf_components.all; + +entity dpram is + generic ( + addr_width_g : integer := 8; + data_width_g : integer := 8 + ); + PORT + ( + address_a : IN STD_LOGIC_VECTOR (addr_width_g-1 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (addr_width_g-1 DOWNTO 0); + clock_a : IN STD_LOGIC := '1'; + clock_b : IN STD_LOGIC ; + data_a : IN STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0); + enable_a : IN STD_LOGIC := '1'; + enable_b : IN STD_LOGIC := '1'; + wren_a : IN STD_LOGIC := '0'; + wren_b : IN STD_LOGIC := '0'; + q_a : OUT STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0) + ); +END dpram; + + +ARCHITECTURE SYN OF dpram IS +BEGIN + altsyncram_component : altsyncram + GENERIC MAP ( + address_reg_b => "CLOCK1", + clock_enable_input_a => "NORMAL", + clock_enable_input_b => "NORMAL", + clock_enable_output_a => "BYPASS", + clock_enable_output_b => "BYPASS", + indata_reg_b => "CLOCK1", + intended_device_family => "Cyclone V", + lpm_type => "altsyncram", + numwords_a => 2**addr_width_g, + numwords_b => 2**addr_width_g, + operation_mode => "BIDIR_DUAL_PORT", + outdata_aclr_a => "NONE", + outdata_aclr_b => "NONE", + outdata_reg_a => "UNREGISTERED", + outdata_reg_b => "UNREGISTERED", + power_up_uninitialized => "FALSE", + read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ", + read_during_write_mode_port_b => "NEW_DATA_NO_NBE_READ", + widthad_a => addr_width_g, + widthad_b => addr_width_g, + width_a => data_width_g, + width_b => data_width_g, + width_byteena_a => 1, + width_byteena_b => 1, + wrcontrol_wraddress_reg_b => "CLOCK1" + ) + PORT MAP ( + address_a => address_a, + address_b => address_b, + clock0 => clock_a, + clock1 => clock_b, + clocken0 => enable_a, + clocken1 => enable_b, + data_a => data_a, + data_b => data_b, + wren_a => wren_a, + wren_b => wren_b, + q_a => q_a, + q_b => q_b + ); + +END SYN; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/galaxian.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/galaxian.vhd new file mode 100644 index 00000000..a44c4a1e --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/galaxian.vhd @@ -0,0 +1,442 @@ +------------------------------------------------------------------------------ +-- FPGA GALAXIAN +-- +-- Version downto 2.50 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important not +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004- 4-30 galaxian modify by K.DEGAWA +-- 2004- 5- 6 first release. +-- 2004- 8-23 Improvement with T80-IP. +-- 2004- 9-22 The problem which missile didn't sometimes come out from was improved. +------------------------------------------------------------------------------ +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +--use work.pkg_galaxian.all; + +entity galaxian is + port( + W_CLK_18M : in std_logic; + W_CLK_12M : in std_logic; + W_CLK_6M : in std_logic; + + P1_CSJUDLR : in std_logic_vector(6 downto 0); + P2_CSJUDLR : in std_logic_vector(6 downto 0); + I_RESET : in std_logic; + + W_R : out std_logic_vector(2 downto 0); + W_G : out std_logic_vector(2 downto 0); + W_B : out std_logic_vector(2 downto 0); + HBLANK : out std_logic; + VBLANK : out std_logic; + W_H_SYNC : out std_logic; + W_V_SYNC : out std_logic; + W_SDAT_A : out std_logic_vector( 7 downto 0); + W_SDAT_B : out std_logic_vector( 7 downto 0); + O_CMPBL : out std_logic + ); +end; + +architecture RTL of galaxian is + -- CPU ADDRESS BUS + signal W_A : std_logic_vector(15 downto 0) := (others => '0'); + -- CPU IF + signal W_CPU_CLK : std_logic := '0'; + signal W_CPU_MREQn : std_logic := '0'; + signal W_CPU_NMIn : std_logic := '0'; + signal W_CPU_RDn : std_logic := '0'; + signal W_CPU_RFSHn : std_logic := '0'; + signal W_CPU_WAITn : std_logic := '0'; + signal W_CPU_WRn : std_logic := '0'; + signal W_CPU_WR : std_logic := '0'; + signal W_RESETn : std_logic := '0'; + -------- H and V COUNTER ------------------------- + signal W_C_BLn : std_logic := '0'; + signal W_C_BLnX : std_logic := '0'; + signal W_C_BLXn : std_logic := '0'; + signal W_H_BL : std_logic := '0'; + signal W_H_SYNC_int : std_logic := '0'; + signal W_V_BLn : std_logic := '0'; + signal W_V_BL2n : std_logic := '0'; + signal W_V_SYNC_int : std_logic := '0'; + signal W_H_CNT : std_logic_vector(8 downto 0) := (others => '0'); + signal W_V_CNT : std_logic_vector(7 downto 0) := (others => '0'); + -------- CPU RAM ---------------------------- + signal W_CPU_RAM_DO : std_logic_vector(7 downto 0) := (others => '0'); + -------- ADDRESS DECDER ---------------------- + signal W_BD_G : std_logic := '0'; + signal W_CPU_RAM_CS : std_logic := '0'; + signal W_CPU_RAM_RD : std_logic := '0'; +-- signal W_CPU_RAM_WR : std_logic := '0'; + signal W_CPU_ROM_CS : std_logic := '0'; + signal W_DIP_OE : std_logic := '0'; + signal W_H_FLIP : std_logic := '0'; + signal W_DRIVER_WE : std_logic := '0'; + signal W_OBJ_RAM_RD : std_logic := '0'; + signal W_OBJ_RAM_RQ : std_logic := '0'; + signal W_OBJ_RAM_WR : std_logic := '0'; + signal W_PITCH : std_logic := '0'; + signal W_SOUND_WE : std_logic := '0'; + signal W_STARS_ON : std_logic := '0'; + signal W_STARS_OFFn : std_logic := '0'; + signal W_SW0_OE : std_logic := '0'; + signal W_SW1_OE : std_logic := '0'; + signal W_V_FLIP : std_logic := '0'; + signal W_VID_RAM_RD : std_logic := '0'; + signal W_VID_RAM_WR : std_logic := '0'; + signal W_WDR_OE : std_logic := '0'; + --------- INPORT ----------------------------- + signal W_SW_DO : std_logic_vector( 7 downto 0) := (others => '0'); + --------- VIDEO ----------------------------- + signal W_VID_DO : std_logic_vector( 7 downto 0) := (others => '0'); + ----- DATA I/F ------------------------------------- + signal W_CPU_ROM_DO : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_CPU_ROM_DOB : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_BDO : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_BDI : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_CPU_RAM_CLK : std_logic := '0'; + signal W_VOL1 : std_logic := '0'; + signal W_VOL2 : std_logic := '0'; + signal W_FIRE : std_logic := '0'; + signal W_HIT : std_logic := '0'; + signal W_FS : std_logic_vector( 2 downto 0) := (others => '0'); + + signal blx_comb : std_logic := '0'; + signal W_1VF : std_logic := '0'; + signal W_256HnX : std_logic := '0'; + signal W_8HF : std_logic := '0'; + signal W_DAC_A : std_logic := '0'; + signal W_DAC_B : std_logic := '0'; + signal W_MISSILEn : std_logic := '0'; + signal W_SHELLn : std_logic := '0'; + signal W_MS_D : std_logic := '0'; + signal W_MS_R : std_logic := '0'; + signal W_MS_G : std_logic := '0'; + signal W_MS_B : std_logic := '0'; + + signal new_sw : std_logic_vector( 2 downto 0) := (others => '0'); + signal in_game : std_logic_vector( 1 downto 0) := (others => '0'); + signal ROM_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal rst_count : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_COL : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_STARS_B : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_STARS_G : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_STARS_R : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_VID : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_VIDEO_B : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_VIDEO_G : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_VIDEO_R : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_WAV_A0 : std_logic_vector(18 downto 0) := (others => '0'); + signal W_WAV_A1 : std_logic_vector(18 downto 0) := (others => '0'); + signal W_WAV_A2 : std_logic_vector(18 downto 0) := (others => '0'); + signal W_WAV_D0 : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_WAV_D1 : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_WAV_D2 : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_DAC : std_logic_vector( 3 downto 0) := (others => '0'); + signal gfx_bank : std_logic; + +begin + mc_vid : entity work.MC_VIDEO + port map( + I_CLK_18M => W_CLK_18M, + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_H_CNT => W_H_CNT, + I_V_CNT => W_V_CNT, + I_H_FLIP => W_H_FLIP, + I_V_FLIP => W_V_FLIP, + I_V_BLn => W_V_BLn, + I_C_BLn => W_C_BLn, + I_A => W_A(9 downto 0), + I_OBJ_SUB_A => "000", + I_BD => W_BDI, + I_OBJ_RAM_RQ => W_OBJ_RAM_RQ, + I_OBJ_RAM_RD => W_OBJ_RAM_RD, + I_OBJ_RAM_WR => W_OBJ_RAM_WR, + I_VID_RAM_RD => W_VID_RAM_RD, + I_VID_RAM_WR => W_VID_RAM_WR, + I_DRIVER_WR => W_DRIVER_WE, + I_BANK => gfx_bank, + O_C_BLnX => W_C_BLnX, + O_8HF => W_8HF, + O_256HnX => W_256HnX, + O_1VF => W_1VF, + O_MISSILEn => W_MISSILEn, + O_SHELLn => W_SHELLn, + O_BD => W_VID_DO, + O_VID => W_VID, + O_COL => W_COL + ); + + cpu : entity work.T80as + port map ( + RESET_n => W_RESETn, + CLK_n => W_CPU_CLK, + WAIT_n => W_CPU_WAITn, + INT_n => '1', + NMI_n => W_CPU_NMIn, + BUSRQ_n => '1', + MREQ_n => W_CPU_MREQn, + RD_n => W_CPU_RDn, + WR_n => W_CPU_WRn, + RFSH_n => W_CPU_RFSHn, + A => W_A, + DI => W_BDO, + DO => W_BDI, + M1_n => open, + IORQ_n => open, + HALT_n => open, + BUSAK_n => open, + DOE => open + ); + + mc_cpu_ram : entity work.MC_CPU_RAM + port map ( + I_CLK => W_CPU_RAM_CLK, + I_ADDR => W_A(9 downto 0), + I_D => W_BDI, + I_WE => W_CPU_WR, + I_OE => W_CPU_RAM_RD, + O_D => W_CPU_RAM_DO + ); + + mc_adec : entity work.MC_ADEC + port map( + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_CPU_CLK => W_CPU_CLK, + I_RSTn => W_RESETn, + + I_CPU_A => W_A, + I_CPU_D => W_BDI(0), + I_MREQn => W_CPU_MREQn, + I_RFSHn => W_CPU_RFSHn, + I_RDn => W_CPU_RDn, + I_WRn => W_CPU_WRn, + I_H_BL => W_H_BL, + I_V_BLn => W_V_BLn, + + O_WAITn => W_CPU_WAITn, + O_NMIn => W_CPU_NMIn, + O_CPU_ROM_CS => W_CPU_ROM_CS, + O_CPU_RAM_RD => W_CPU_RAM_RD, +-- O_CPU_RAM_WR => W_CPU_RAM_WR, + O_CPU_RAM_CS => W_CPU_RAM_CS, + O_OBJ_RAM_RD => W_OBJ_RAM_RD, + O_OBJ_RAM_WR => W_OBJ_RAM_WR, + O_OBJ_RAM_RQ => W_OBJ_RAM_RQ, + O_VID_RAM_RD => W_VID_RAM_RD, + O_VID_RAM_WR => W_VID_RAM_WR, + O_SW0_OE => W_SW0_OE, + O_SW1_OE => W_SW1_OE, + O_DIP_OE => W_DIP_OE, + O_WDR_OE => W_WDR_OE, + O_DRIVER_WE => W_DRIVER_WE, + O_SOUND_WE => W_SOUND_WE, + O_PITCH => W_PITCH, + O_H_FLIP => W_H_FLIP, + O_V_FLIP => W_V_FLIP, + O_BD_G => W_BD_G, + O_STARS_ON => W_STARS_ON + ); + +-- active high buttons + mc_inport : entity work.MC_INPORT + port map ( + I_COIN1 => P1_CSJUDLR(6), + I_COIN2 => P2_CSJUDLR(6), + I_1P_START => P1_CSJUDLR(5), + I_2P_START => P2_CSJUDLR(5), + I_1P_SH => P1_CSJUDLR(4), + I_2P_SH => P2_CSJUDLR(4), + I_1P_LE => P1_CSJUDLR(1), + I_2P_LE => P2_CSJUDLR(1), + I_1P_RI => P1_CSJUDLR(0), + I_2P_RI => P2_CSJUDLR(0), + I_SW0_OE => W_SW0_OE, + I_SW1_OE => W_SW1_OE, + I_DIP_OE => W_DIP_OE, + O_D => W_SW_DO + ); + + mc_hv : entity work.MC_HV_COUNT + port map( + I_CLK => W_CLK_6M, + I_RSTn => W_RESETn, + O_H_CNT => W_H_CNT, + O_H_SYNC => W_H_SYNC_int, + O_H_BL => W_H_BL, + O_V_CNT => W_V_CNT, + O_V_SYNC => W_V_SYNC_int, + O_V_BL2n => W_V_BL2n, + O_V_BLn => W_V_BLn, + O_C_BLn => W_C_BLn + ); + + mc_col_pal : entity work.MC_COL_PAL + port map( + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_VID => W_VID, + I_COL => W_COL, + I_C_BLnX => W_C_BLnX, + O_C_BLXn => W_C_BLXn, + O_STARS_OFFn => W_STARS_OFFn, + O_R => W_VIDEO_R, + O_G => W_VIDEO_G, + O_B => W_VIDEO_B + ); + + mc_stars : entity work.MC_STARS + port map ( + I_CLK_18M => W_CLK_18M, + I_CLK_6M => W_CLK_6M, + I_H_FLIP => W_H_FLIP, + I_V_SYNC => W_V_SYNC_int, + I_8HF => W_8HF, + I_256HnX => W_256HnX, + I_1VF => W_1VF, + I_2V => W_V_CNT(1), + I_STARS_ON => W_STARS_ON, + I_STARS_OFFn => W_STARS_OFFn, + O_R => W_STARS_R, + O_G => W_STARS_G, + O_B => W_STARS_B, + O_NOISE => open + ); + + mc_sound_a : entity work.MC_SOUND_A + port map( + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_H_CNT1 => W_H_CNT(1), + I_BD => W_BDI, + I_PITCH => W_PITCH, + I_VOL1 => W_VOL1, + I_VOL2 => W_VOL2, + O_SDAT => W_SDAT_A, + O_DO => open + ); + +--------- ROM ------------------------------------------------------- + mc_roms : entity work.sprom + generic map ( + init_file => "./ROM/prog.hex", + widthad_a => 14, + width_a => 8) + port map ( + address => W_A(13 downto 0), + clock => W_CLK_12M, + q => W_CPU_ROM_DO + ); + +-------- VIDEO ----------------------------- + blx_comb <= not ( W_C_BLXn and W_V_BL2n ); + W_V_SYNC <= not W_V_SYNC_int; + W_H_SYNC <= not W_H_SYNC_int; + O_CMPBL <= W_C_BLnX; + + -- MISSILE => Yellow ; + -- SHELL => White ; + W_MS_D <= not (W_MISSILEn and W_SHELLn); + W_MS_R <= not blx_comb and W_MS_D; + W_MS_G <= not blx_comb and W_MS_D; + W_MS_B <= not blx_comb and W_MS_D and not W_SHELLn ; + + W_R <= W_VIDEO_R or (W_STARS_R & "0") or (W_MS_R & W_MS_R & "0"); + W_G <= W_VIDEO_G or (W_STARS_G & "0") or (W_MS_G & W_MS_G & "0"); + W_B <= W_VIDEO_B or (W_STARS_B & "0") or (W_MS_B & W_MS_B & "0"); + + process(W_CLK_6M) + begin + if rising_edge(W_CLK_6M) then + HBLANK <= not W_C_BLXn; + VBLANK <= not W_V_BL2n; + end if; + end process; + + +----- CPU I/F ------------------------------------- + + W_CPU_CLK <= W_H_CNT(0); + W_CPU_RAM_CLK <= W_CLK_12M and W_CPU_RAM_CS; + + W_CPU_ROM_DOB <= W_CPU_ROM_DO when W_CPU_ROM_CS = '1' else (others=>'0'); + + W_RESETn <= not I_RESET; + W_BDO <= W_SW_DO or W_VID_DO or W_CPU_RAM_DO or W_CPU_ROM_DOB ; + W_CPU_WR <= not W_CPU_WRn; + + new_sw <= (W_FS(2) or W_FS(1) or W_FS(0)) & W_HIT & W_FIRE; + + process(W_CPU_CLK, I_RESET) + begin + if (I_RESET = '1') then + rst_count <= (others => '0'); + elsif rising_edge( W_CPU_CLK) then + if ( rst_count /= x"f") then + rst_count <= rst_count + 1; + end if; + end if; + end process; + +----- Parts 9L --------- + process(W_CLK_12M, I_RESET) + begin + if (I_RESET = '1') then + W_FS <= (others=>'0'); + W_HIT <= '0'; + W_FIRE <= '0'; + W_VOL1 <= '0'; + W_VOL2 <= '0'; + elsif rising_edge(W_CLK_12M) then + if (W_SOUND_WE = '1') then + case(W_A(2 downto 0)) is + when "000" => W_FS(0) <= W_BDI(0); + when "001" => W_FS(1) <= W_BDI(0); + when "010" => W_FS(2) <= W_BDI(0); + when "011" => W_HIT <= W_BDI(0); +-- when "100" => UNUSED <= W_BDI(0); + when "101" => W_FIRE <= W_BDI(0); + when "110" => W_VOL1 <= W_BDI(0); + when "111" => W_VOL2 <= W_BDI(0); + when others => null; + end case; + end if; + end if; + end process; + +----- Parts 9M --------- + process(W_CLK_12M, I_RESET) + begin + if (I_RESET = '1') then + W_DAC <= (others=>'0'); + elsif rising_edge(W_CLK_12M) then + if (W_DRIVER_WE = '1') then + case(W_A(2 downto 0)) is + -- next 4 outputs go off board via ULN2075 buffer +-- when "000" => 1P START <= W_BDI(0); +-- when "001" => 2P START <= W_BDI(0); + when "010" => gfx_bank <= W_BDI(0); +-- when "011" => COIN CTR <= W_BDI(0); + when "100" => W_DAC(0) <= W_BDI(0); -- 1M + when "101" => W_DAC(1) <= W_BDI(0); -- 470K + when "110" => W_DAC(2) <= W_BDI(0); -- 220K + when "111" => W_DAC(3) <= W_BDI(0); -- 100K + when others => null; + end case; + end if; + end if; + end process; + +------------------------------------------------------------------------------- +end RTL; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/hq2x.sv b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/hq2x.sv similarity index 100% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/hq2x.sv rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/hq2x.sv diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_adec.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_adec.vhd new file mode 100644 index 00000000..7245ce8c --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_adec.vhd @@ -0,0 +1,251 @@ +--------------------------------------------------------------------- +-- FPGA GALAXIAN ADDRESS DECDER +-- +-- Version : 2.01 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004- 4-30 galaxian modify by K.DEGAWA +-- 2004- 5- 6 first release. +-- 2004- 8-23 Improvement with T80-IP. +--------------------------------------------------------------------- +-- +--GALAXIAN Address Map +-- +-- Address Item(R..read-mode W..wight-mode) Parts +--0000 - 1FFF CPU-ROM..R ( 7H or 7K ) +--2000 - 3FFF CPU-ROM..R ( 7L ) +--4000 - 47FF CPU-RAM..RW ( 7N & 7P ) +--5000 - 57FF VID-RAM..RW +--5800 - 5FFF OBJ-RAM..RW +--6000 - SW0..R LAMP......W +--6800 - SW1..R SOUND.....W +--7000 - DIP..R +--7001 NMI_ON....W +--7004 STARS_ON..W +--7006 H_FLIP....W +--7007 V-FLIP....W +--7800 WDR..R PITCH.....W +-- +--W MODE +--6000 1P START +--6001 2P START +--6002 COIN LOCKOUT +--6003 COIN COUNTER +--6004 - 6007 SOUND CONTROL(OSC) +-- +--6800 SOUND CONTROL(FS1) +--6801 SOUND CONTROL(FS2) +--6802 SOUND CONTROL(FS3) +--6803 SOUND CONTROL(HIT) +--6805 SOUND CONTROL(SHOT) +--6806 SOUND CONTROL(VOL1) +--6807 SOUND CONTROL(VOL2) +-- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_ADEC is + port ( + I_CLK_12M : in std_logic; + I_CLK_6M : in std_logic; + I_CPU_CLK : in std_logic; + I_RSTn : in std_logic; + + I_CPU_A : in std_logic_vector(15 downto 0); + I_CPU_D : in std_logic; + I_MREQn : in std_logic; + I_RFSHn : in std_logic; + I_RDn : in std_logic; + I_WRn : in std_logic; + I_H_BL : in std_logic; + I_V_BLn : in std_logic; + + O_WAITn : out std_logic; + O_NMIn : out std_logic; + O_CPU_ROM_CS : out std_logic; + O_CPU_RAM_RD : out std_logic; + O_CPU_RAM_WR : out std_logic; + O_CPU_RAM_CS : out std_logic; + O_OBJ_RAM_RD : out std_logic; + O_OBJ_RAM_WR : out std_logic; + O_OBJ_RAM_RQ : out std_logic; + O_VID_RAM_RD : out std_logic; + O_VID_RAM_WR : out std_logic; + O_SW0_OE : out std_logic; + O_SW1_OE : out std_logic; + O_DIP_OE : out std_logic; + O_WDR_OE : out std_logic; + O_DRIVER_WE : out std_logic; + O_SOUND_WE : out std_logic; + O_PITCH : out std_logic; + O_H_FLIP : out std_logic; + O_V_FLIP : out std_logic; + O_BD_G : out std_logic; + O_STARS_ON : out std_logic + ); +end; + +architecture RTL of MC_ADEC is + signal W_8E1_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_8E2_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_8P_Q : std_logic_vector(7 downto 0) := (others => '0'); + signal W_8N_Q : std_logic_vector(7 downto 0) := (others => '0'); + signal W_8M_Q : std_logic_vector(7 downto 0) := (others => '0'); + signal W_9N_Q : std_logic_vector(7 downto 0) := (others => '0'); + signal W_NMI_ONn : std_logic := '0'; + -------- CPU WAITn ---------------------------------------------- +-- signal W_6S1_Q : std_logic := '0'; + signal W_6S1_Qn : std_logic := '0'; +-- signal W_6S2_Qn : std_logic := '0'; + + signal W_V_BL : std_logic := '0'; + +begin + W_NMI_ONn <= W_9N_Q(1); -- galaxian + +-- O_WAITn <= '1' ; -- No Wait + O_WAITn <= W_6S1_Qn; + + process(I_CPU_CLK, I_V_BLn) + begin + if (I_V_BLn = '0') then +-- W_6S1_Q <= '0'; + W_6S1_Qn <= '1'; + elsif rising_edge(I_CPU_CLK) then +-- W_6S1_Q <= not (I_H_BL or W_8P_Q(2)); + W_6S1_Qn <= I_H_BL or W_8P_Q(2); + end if; + end process; + +-- process(I_CPU_CLK) +-- begin +-- if falling_edge(I_CPU_CLK) then +-- W_6S2_Qn <= not W_6S1_Q; +-- end if; +-- end process; + +-------- CPU NMIn ----------------------------------------------- + W_V_BL <= not I_V_BLn; + process(W_V_BL, W_NMI_ONn) + begin + if (W_NMI_ONn = '0') then + O_NMIn <= '1'; + elsif rising_edge(W_V_BL) then + O_NMIn <= '0'; + end if; + end process; + + ------------------------------------------------------------------- + u_8e1 : entity work.LOGIC_74XX139 + port map ( + I_G => I_MREQn, + I_Sel(1) => I_CPU_A(15), + I_Sel(0) => I_CPU_A(14), + O_Q => W_8E1_Q + ); + + ---------- CPU_ROM CS 0000 - 3FFF --------------------------- + u_8e2 : entity work.LOGIC_74XX139 + port map ( + I_G => I_RDn, + I_Sel(1) => W_8E1_Q(0), + I_Sel(0) => I_CPU_A(13), + O_Q => W_8E2_Q + ); + + O_CPU_ROM_CS <= not (W_8E2_Q(0) and W_8E2_Q(1) ) ; -- 0000 - 3FFF + ------------------------------------------------------------------- + -- ADDRESS + -- W_8E1_Q[0] = 0000 - 3FFF ---- CPU_ROM_USE + -- W_8E1_Q[1] = 4000 - 7FFF ---- GALAXIAN USE *1 + -- W_8E1_Q[2] = 8000 - BFFF ---- MOONCREST USE + -- W_8E1_Q[3] = C000 - FFFF + + u_8p : entity work.LOGIC_74XX138 + port map ( + I_G1 => I_RFSHn, + I_G2a => W_8E1_Q(1), -- <= *1 + I_G2b => W_8E1_Q(1), -- <= *1 + I_Sel => I_CPU_A(13 downto 11), + O_Q => W_8P_Q + ); + + u_8n : entity work.LOGIC_74XX138 + port map ( + I_G1 => '1', + I_G2a => I_RDn, + I_G2b => W_8E1_Q(1), -- <= *1 + I_Sel => I_CPU_A(13 downto 11), + O_Q => W_8N_Q + ); + + u_8m : entity work.LOGIC_74XX138 + port map ( + -- I_G1 => W_6S2_Qn, + I_G1 => '1', -- No Wait + I_G2a => I_WRn, + I_G2b => W_8E1_Q(1), -- <= *1 + I_Sel => I_CPU_A(13 downto 11), + O_Q => W_8M_Q + ); + + O_BD_G <= not (W_8E1_Q(0) and W_8P_Q(0)); + O_OBJ_RAM_RQ <= not W_8P_Q(3); + + O_CPU_RAM_CS <= not (W_8N_Q(0) and W_8M_Q(0)); + + O_WDR_OE <= not W_8N_Q(7); + O_DIP_OE <= not W_8N_Q(6); + O_SW1_OE <= not W_8N_Q(5); + O_SW0_OE <= not W_8N_Q(4); + O_OBJ_RAM_RD <= not W_8N_Q(3); + O_VID_RAM_RD <= not W_8N_Q(2); +-- UNUSED <= not W_8N_Q(1); + O_CPU_RAM_RD <= not W_8N_Q(0); + + O_PITCH <= not W_8M_Q(7); +-- STARS_ON_ENA <= not W_8M_Q(6); + O_SOUND_WE <= not W_8M_Q(5); + O_DRIVER_WE <= not W_8M_Q(4); + O_OBJ_RAM_WR <= not W_8M_Q(3); + O_VID_RAM_WR <= not W_8M_Q(2); +-- UNUSED <= not W_8M_Q(1); + O_CPU_RAM_WR <= not W_8M_Q(0); + + ----- Parts 9N --------- + + process(I_CLK_12M, I_RSTn) + begin + if (I_RSTn = '0') then + W_9N_Q <= (others => '0'); + elsif rising_edge(I_CLK_12M) then + if (W_8M_Q(6) = '0') then + case I_CPU_A(2 downto 0) is + when "000" => W_9N_Q(0) <= I_CPU_D; + when "001" => W_9N_Q(1) <= I_CPU_D; + when "010" => W_9N_Q(2) <= I_CPU_D; + when "011" => W_9N_Q(3) <= I_CPU_D; + when "100" => W_9N_Q(4) <= I_CPU_D; + when "101" => W_9N_Q(5) <= I_CPU_D; + when "110" => W_9N_Q(6) <= I_CPU_D; + when "111" => W_9N_Q(7) <= I_CPU_D; + when others => null; + end case; + end if; + end if; + end process; + + O_STARS_ON <= W_9N_Q(4); + O_H_FLIP <= W_9N_Q(6); + O_V_FLIP <= W_9N_Q(7); + +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_bram.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_bram.vhd new file mode 100644 index 00000000..a6df1ce1 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_bram.vhd @@ -0,0 +1,182 @@ +------------------------------------------------------------------------------ +-- FPGA MOONCRESTA & GALAXIAN +-- FPGA BLOCK RAM I/F (XILINX SPARTAN) +-- +-- Version : 2.50 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- mc_col_rom(6L) added by k.Degawa +-- +-- 2004- 5- 6 first release. +-- 2004- 8-23 Improvement with T80-IP. K.Degawa +-- 2004- 9-18 added Xilinx Device K.Degawa +------------------------------------------------------------------------------ +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +-- mc_top.v use +entity MC_CPU_RAM is + port ( + I_CLK : in std_logic; + I_ADDR : in std_logic_vector(9 downto 0); + I_D : in std_logic_vector(7 downto 0); + I_WE : in std_logic; + I_OE : in std_logic; + O_D : out std_logic_vector(7 downto 0) + ); +end; +architecture RTL of MC_CPU_RAM is + + signal W_D : std_logic_vector(7 downto 0) := (others => '0'); +begin + O_D <= W_D when I_OE ='1' else (others=>'0'); + + ram_inst : work.spram generic map(10,8) + port map + ( + address => I_ADDR, + clock => I_CLK, + data => I_D, + wren => I_WE, + q => W_D + ); +end RTL; + +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +-- mc_video.v use +entity MC_OBJ_RAM is + port( + I_CLKA : in std_logic := '0'; + I_WEA : in std_logic := '0'; + I_CEA : in std_logic := '0'; + I_ADDRA : in std_logic_vector(7 downto 0); + I_DA : in std_logic_vector(7 downto 0); + O_DA : out std_logic_vector(7 downto 0); + + I_CLKB : in std_logic := '0'; + I_WEB : in std_logic := '0'; + I_CEB : in std_logic := '0'; + I_ADDRB : in std_logic_vector(7 downto 0); + I_DB : in std_logic_vector(7 downto 0); + O_DB : out std_logic_vector(7 downto 0) + ); + end; + +architecture RTL of MC_OBJ_RAM is +begin + + ram_inst : work.dpram generic map(8,8) + port map + ( + clock_a => I_CLKA, + address_a => I_ADDRA, + data_a => I_DA, + q_a => O_DA, + enable_a => I_CEA, + wren_a => I_WEA, + + clock_b => I_CLKB, + address_b => I_ADDRB, + data_b => I_DB, + q_b => O_DB, + enable_b => I_CEB, + wren_b => I_WEB + ); +end RTL; + +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +-- mc_video.v use +entity MC_VID_RAM is + port ( + I_CLKA : in std_logic := '0'; + I_WEA : in std_logic := '0'; + I_CEA : in std_logic := '0'; + I_ADDRA : in std_logic_vector(9 downto 0); + I_DA : in std_logic_vector(7 downto 0); + O_DA : out std_logic_vector(7 downto 0); + + I_CLKB : in std_logic := '0'; + I_WEB : in std_logic := '0'; + I_CEB : in std_logic := '0'; + I_ADDRB : in std_logic_vector(9 downto 0); + I_DB : in std_logic_vector(7 downto 0); + O_DB : out std_logic_vector(7 downto 0) + ); +end; + +architecture RTL of MC_VID_RAM is +begin + ram_inst : work.dpram generic map(10,8) + port map + ( + clock_a => I_CLKA, + address_a => I_ADDRA, + data_a => I_DA, + q_a => O_DA, + enable_a => I_CEA, + wren_a => I_WEA, + + clock_b => I_CLKB, + address_b => I_ADDRB, + data_b => I_DB, + q_b => O_DB, + enable_b => I_CEB, + wren_b => I_WEB + ); +end RTL; + +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +-- mc_video.v use +entity MC_LRAM is + port ( + I_CLK : in std_logic; + I_ADDR : in std_logic_vector(7 downto 0); + I_D : in std_logic_vector(4 downto 0); + I_WE : in std_logic; + O_Dn : out std_logic_vector(4 downto 0) + ); +end; + +architecture RTL of MC_LRAM is + signal W_D : std_logic_vector(4 downto 0) := (others => '0'); +begin + + O_Dn <= not W_D; + + ram_inst : work.dpram generic map(8,5) + port map + ( + clock_a => I_CLK, + address_a => I_ADDR, + data_a => I_D, + wren_a => not I_WE, + + clock_b => not I_CLK, + address_b => I_ADDR, + data_b => (others => '0'), + q_b => W_D, + enable_b => '1', + wren_b => '0' + ); +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_clocks.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_clocks.vhd new file mode 100644 index 00000000..5a4d0094 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_clocks.vhd @@ -0,0 +1,85 @@ +----------------------------------------------------------------------- +-- FPGA MOONCRESTA CLOCK GEN +-- +-- Version : 1.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +----------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity CLOCKGEN is +port ( + CLKIN_IN : in std_logic; + RST_IN : in std_logic; + -- + O_CLK_24M : out std_logic; + O_CLK_18M : out std_logic; + O_CLK_12M : out std_logic; + O_CLK_06M : out std_logic +); +end; + +architecture RTL of CLOCKGEN is + signal state : std_logic_vector(1 downto 0) := (others => '0'); + signal ctr1 : std_logic_vector(1 downto 0) := (others => '0'); + signal ctr2 : std_logic_vector(2 downto 0) := (others => '0'); + signal CLKFB_IN : std_logic := '0'; + signal CLK0_BUF : std_logic := '0'; + signal CLKFX_BUF : std_logic := '0'; + signal CLK_72M : std_logic := '0'; + signal I_DCM_LOCKED : std_logic := '0'; + +begin + dcm_inst : DCM_SP + generic map ( + CLKFX_MULTIPLY => 9, + CLKFX_DIVIDE => 4, + CLKIN_PERIOD => 31.25 + ) + port map ( + CLKIN => CLKIN_IN, + CLKFB => CLKFB_IN, + RST => RST_IN, + CLK0 => CLK0_BUF, + CLKFX => CLKFX_BUF, + LOCKED => I_DCM_LOCKED + ); + + BUFG0 : BUFG port map (I=> CLK0_BUF, O => CLKFB_IN); + BUFG1 : BUFG port map (I=> CLKFX_BUF, O => CLK_72M); + O_CLK_06M <= ctr2(2); + O_CLK_12M <= ctr2(1); + O_CLK_24M <= ctr2(0); + O_CLK_18M <= ctr1(1); + + -- generate all clocks, 36Mhz, 18Mhz, 24Mhz, 12Mhz and 6Mhz + process(CLK_72M) + begin + if rising_edge(CLK_72M) then + if (I_DCM_LOCKED = '0') then + state <= "00"; + ctr1 <= (others=>'0'); + ctr2 <= (others=>'0'); + else + ctr1 <= ctr1 + 1; + case state is + when "00" => state <= "01"; ctr2 <= ctr2 + 1; + when "01" => state <= "10"; ctr2 <= ctr2 + 1; + when "10" => state <= "00"; + when "11" => state <= "00"; + when others => null; + end case; + end if; + end if; + end process; +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_col_pal.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_col_pal.vhd new file mode 100644 index 00000000..7a26ee8e --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_col_pal.vhd @@ -0,0 +1,83 @@ +------------------------------------------------------------------------------- +-- FPGA MOONCRESTA COLOR-PALETTE +-- +-- Version : 2.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004- 9-18 added Xilinx Device. K.Degawa +------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; +-- use ieee.numeric_std.all; + +--library UNISIM; +-- use UNISIM.Vcomponents.all; + +entity MC_COL_PAL is +port ( + I_CLK_12M : in std_logic; + I_CLK_6M : in std_logic; + I_VID : in std_logic_vector(1 downto 0); + I_COL : in std_logic_vector(2 downto 0); + I_C_BLnX : in std_logic; + + O_C_BLXn : out std_logic; + O_STARS_OFFn : out std_logic; + O_R : out std_logic_vector(2 downto 0); + O_G : out std_logic_vector(2 downto 0); + O_B : out std_logic_vector(2 downto 0) +); +end; + +architecture RTL of MC_COL_PAL is + --- Parts 6M -------------------------------------------------------- + signal W_COL_ROM_DO : std_logic_vector(7 downto 0) := (others => '0'); + signal W_6M_DI : std_logic_vector(6 downto 0) := (others => '0'); + signal W_6M_DO : std_logic_vector(6 downto 0) := (others => '0'); + signal W_6M_CLR : std_logic := '0'; + +begin + W_6M_DI <= I_COL(2 downto 0) & I_VID(1 downto 0) & not (I_VID(0) or I_VID(1)) & I_C_BLnX; + W_6M_CLR <= W_6M_DI(0) or W_6M_DO(0); + O_C_BLXn <= W_6M_DI(0) or W_6M_DO(0); + O_STARS_OFFn <= W_6M_DO(1); + +--always@(posedge I_CLK_6M or negedge W_6M_CLR) + process(I_CLK_6M, W_6M_CLR) + begin + if (W_6M_CLR = '0') then + W_6M_DO <= (others => '0'); + elsif rising_edge(I_CLK_6M) then + W_6M_DO <= W_6M_DI; + end if; + end process; + + --- COL ROM -------------------------------------------------------- +--wire W_COL_ROM_OEn = W_6M_DO[1]; + + crom : entity work.sprom + generic map ( + init_file => "./ROM/col.hex", + widthad_a => 5, + width_a => 8) + port map ( + address => W_6M_DO(6 downto 2), + clock => I_CLK_12M, + q => W_COL_ROM_DO + ); + + + --- VID OUT -------------------------------------------------------- + O_R <= W_COL_ROM_DO(2 downto 0); + O_G <= W_COL_ROM_DO(5 downto 3); + O_B <= W_COL_ROM_DO(7 downto 6) & "0"; + +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_hv_count.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_hv_count.vhd new file mode 100644 index 00000000..f310321b --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_hv_count.vhd @@ -0,0 +1,145 @@ +----------------------------------------------------------------------- +-- FPGA MOONCRESTA H & V COUNTER +-- +-- Version : 2.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004- 9-22 +----------------------------------------------------------------------- +-- MoonCrest hv_count +-- H_CNT 0 - 255 , 384 - 511 Total 384 count +-- V_CNT 0 - 255 , 504 - 511 Total 264 count +------------------------------------------------------------------------------------------- +-- H_CNT[0], H_CNT[1], H_CNT[2], H_CNT[3], H_CNT[4], H_CNT[5], H_CNT[6], H_CNT[7], H_CNT[8], +-- 1 H 2 H 4 H 8 H 16 H 32 H 64 H 128 H 256 H +------------------------------------------------------------------------------------------- +-- V_CNT[0], V_CNT[1], V_CNT[2], V_CNT[3], V_CNT[4], V_CNT[5], V_CNT[6], V_CNT[7] +-- 1 V 2 V 4 V 8 V 16 V 32 V 64 V 128 V +------------------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_HV_COUNT is + port( + I_CLK : in std_logic; + I_RSTn : in std_logic; + O_H_CNT : out std_logic_vector(8 downto 0); + O_H_SYNC : out std_logic; + O_H_BL : out std_logic; + O_V_BL2n : out std_logic; + O_V_CNT : out std_logic_vector(7 downto 0); + O_V_SYNC : out std_logic; + O_V_BLn : out std_logic; + O_C_BLn : out std_logic + ); +end; + +architecture RTL of MC_HV_COUNT is + signal H_CNT : std_logic_vector(8 downto 0) := (others => '0'); + signal V_CNT : std_logic_vector(8 downto 0) := (others => '0'); + signal H_SYNC : std_logic := '0'; + signal H_CLK : std_logic := '0'; + signal H_BL : std_logic := '0'; + signal V_BLn : std_logic := '0'; + signal V_BL2n : std_logic := '0'; + +begin +--------- H_COUNT ---------------------------------------- + + process(I_CLK) + begin + if rising_edge(I_CLK) then + if (H_CNT = 255) then + H_CNT <= std_logic_vector(to_unsigned(384, H_CNT'length)); + else + H_CNT <= H_CNT + 1 ; + end if; + end if; + end process; + + O_H_CNT <= H_CNT; + +--------- H_SYNC ---------------------------------------- + H_CLK <= H_CNT(4); + process(H_CLK, H_CNT(8)) + begin + if (H_CNT(8) = '0') then + H_SYNC <= '0'; + elsif rising_edge(H_CLK) then + H_SYNC <= (not H_CNT(6) ) and H_CNT(5); + end if; + end process; + + O_H_SYNC <= H_SYNC; + +--------- H_BL ------------------------------------------ + + process(I_CLK) + begin + if rising_edge(I_CLK) then + if H_CNT = 387 then + H_BL <= '1'; + elsif H_CNT = 503 then + H_BL <= '0'; + end if; + end if; + end process; + + O_H_BL <= H_BL; + +--------- V_COUNT ---------------------------------------- + process(H_SYNC, I_RSTn) + begin + if (I_RSTn = '0') then + V_CNT <= (others => '0'); + elsif rising_edge(H_SYNC) then + if (V_CNT = 255) then + V_CNT <= std_logic_vector(to_unsigned(504, V_CNT'length)); + else + V_CNT <= V_CNT + 1 ; + end if; + end if; + end process; + + O_V_CNT <= V_CNT(7 downto 0); + O_V_SYNC <= V_CNT(8); + +--------- V_BLn ------------------------------------------ + + process(H_SYNC) + begin + if rising_edge(H_SYNC) then + if V_CNT(7 downto 0) = 239 then + V_BLn <= '0'; + elsif V_CNT(7 downto 0) = 15 then + V_BLn <= '1'; + end if; + end if; + end process; + + process(H_SYNC) + begin + if rising_edge(H_SYNC) then + if V_CNT(7 downto 0) = 239 then + V_BL2n <= '0'; + elsif V_CNT(7 downto 0) = 16 then + V_BL2n <= '1'; + end if; + end if; + end process; + + O_V_BLn <= V_BLn; + O_V_BL2n <= V_BL2n; +------- C_BLn ------------------------------------------ + O_C_BLn <= V_BLn and (not H_CNT(8)); + +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_inport.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_inport.vhd new file mode 100644 index 00000000..841b2407 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_inport.vhd @@ -0,0 +1,86 @@ +----------------------------------------------------------------------- +-- FPGA MOONCRESTA INPORT +-- +-- Version : 1.01 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004-4-30 galaxian modify by K.DEGAWA +----------------------------------------------------------------------- + +-- DIP SW 0 1 2 3 4 5 +----------------------------------------------------------------- +-- COIN CHUTE +-- 1 COIN/1 PLAY 1'b0 1'b0 +-- 2 COIN/1 PLAY 1'b1 1'b0 +-- 1 COIN/2 PLAY 1'b0 1'b1 +-- FREE PLAY 1'b1 1'b1 +-- BOUNS +-- 1'b0 1'b0 +-- 1'b1 1'b0 +-- 1'b0 1'b1 +-- 1'b1 1'b1 +-- LIVES +-- 2 1'b0 +-- 3 1'b1 +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_INPORT is +port ( + I_COIN1 : in std_logic; -- active high + I_COIN2 : in std_logic; -- active high + I_1P_SH : in std_logic; -- active high + I_1P_LE : in std_logic; -- active high + I_1P_RI : in std_logic; -- active high + I_1P_UP : in std_logic; -- active high + I_1P_DW : in std_logic; -- active high + I_1P_START : in std_logic; -- active high + I_2P_START : in std_logic; -- active high + I_SW0_OE : in std_logic; + I_SW1_OE : in std_logic; + I_DIP_OE : in std_logic; + O_D : out std_logic_vector(7 downto 0) +); + +end; + +architecture RTL of MC_INPORT is + + constant W_TABLE : std_logic := '0'; -- UP = 0; + constant W_TEST : std_logic := '0'; + constant W_SERVICE : std_logic := '0'; + + signal W_SW0_DO : std_logic_vector(7 downto 0) := (others => '0'); + signal W_SW1_DO : std_logic_vector(7 downto 0) := (others => '0'); + signal W_DIP_DO : std_logic_vector(7 downto 0) := (others => '0'); + +begin + + W_SW0_DO <= x"00" when I_SW0_OE = '0' else I_1P_UP & "0" & I_1P_DW & I_1P_SH & I_1P_RI & I_1P_LE & I_COIN2 & I_COIN1; + W_SW1_DO <= x"00" when I_SW1_OE = '0' else "010000" & I_2P_START & I_1P_START; + W_DIP_DO <= x"00" when I_DIP_OE = '0' else "00001010"; + O_D <= W_SW0_DO or W_SW1_DO or W_DIP_DO ; + + + +-- W_SW0_DO <= x"00" when I_SW0_OE = '0' else I_1P_UP & I_1P_DW & W_TABLE & I_1P_SH & I_1P_RI & I_1P_LE & I_1P_UP & I_COIN1; +-- W_SW1_DO <= x"00" when I_SW1_OE = '0' else "01" & "0" & "0" & "0" & "0" & I_2P_START & I_1P_START; +-- W_DIP_DO <= x"00" when I_DIP_OE = '0' else "00001010"; +-- O_D <= W_SW0_DO or W_SW1_DO or W_DIP_DO ; + +-- W_SW0_DO <= x"00" when I_SW0_OE = '0' else W_SERVICE & W_TEST & W_TABLE & I_1P_SH & I_1P_RI & I_1P_LE & I_COIN2 & I_COIN1; +-- W_SW1_DO <= x"00" when I_SW1_OE = '0' else "010" & I_2P_SH & I_2P_RI & I_2P_LE & I_2P_START & I_1P_START; +-- W_DIP_DO <= x"00" when I_DIP_OE = '0' else "00001010"; +-- O_D <= W_SW0_DO or W_SW1_DO or W_DIP_DO ; + + +end RTL; \ No newline at end of file diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_ld_pls.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_ld_pls.vhd new file mode 100644 index 00000000..0945fe35 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_ld_pls.vhd @@ -0,0 +1,115 @@ +------------------------------------------------------------------------------- +-- FPGA MOONCRESTA VIDEO-LD_PLS_GEN +-- +-- Version : 2.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004- 9-22 The problem where missile sometimes didn't come out was fixed. +------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_LD_PLS is + port ( + I_CLK_6M : in std_logic; + I_H_CNT : in std_logic_vector(8 downto 0); + I_3D_DI : in std_logic; + + O_LDn : out std_logic; + O_CNTRLDn : out std_logic; + O_CNTRCLRn : out std_logic; + O_COLLn : out std_logic; + O_VPLn : out std_logic; + O_OBJDATALn : out std_logic; + O_MLDn : out std_logic; + O_SLDn : out std_logic + ); +end; + +architecture RTL of MC_LD_PLS is + signal W_4C1_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_4C2_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_4C1_Q3 : std_logic := '0'; + signal W_4C2_B : std_logic := '0'; + signal W_4D1_G : std_logic := '0'; + signal W_4D1_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_4D2_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_5C_Q : std_logic := '0'; + signal W_HCNT : std_logic := '0'; +begin + O_LDn <= W_4D1_G; + O_CNTRLDn <= W_4D1_Q(2); + O_CNTRCLRn <= W_4D1_Q(0); + O_COLLn <= W_4D2_Q(2); + O_VPLn <= W_4D2_Q(0); + O_OBJDATALn <= W_4C1_Q(2); + O_MLDn <= W_4C2_Q(0); + O_SLDn <= W_4C2_Q(1); + W_4D1_G <= not (I_H_CNT(0) and I_H_CNT(1) and I_H_CNT(2)); + W_HCNT <= not (I_H_CNT(6) and I_H_CNT(5) and I_H_CNT(4) and I_H_CNT(3)); + -- Parts 4D + u_4d1 : entity work.LOGIC_74XX139 + port map( + I_G => W_4D1_G, + I_Sel(1) => I_H_CNT(8), + I_Sel(0) => I_H_CNT(3), + O_Q =>W_4D1_Q + ); + + u_4d2 : entity work.LOGIC_74XX139 + port map( + I_G => W_5C_Q, + I_Sel(1) => I_H_CNT(2), + I_Sel(0) => I_H_CNT(1), + O_Q => W_4D2_Q + ); + + -- Parts 4C + u_4c1 : entity work.LOGIC_74XX139 + port map( + I_G => W_4D2_Q(1), + I_Sel(1) => I_H_CNT(8), + I_Sel(0) => I_H_CNT(3), + O_Q => W_4C1_Q + ); + + u_4c2 : entity work.LOGIC_74XX139 + port map( + I_G => W_4D1_Q(3), + I_Sel(1) => W_4C2_B, + I_Sel(0) => W_HCNT, + O_Q => W_4C2_Q + ); + + process(I_CLK_6M) + begin + if falling_edge(I_CLK_6M) then + W_5C_Q <= I_H_CNT(0); + end if; + end process; + + -- 2004-9-22 added + process(I_CLK_6M) + begin + if rising_edge(I_CLK_6M) then + W_4C1_Q3 <= W_4C1_Q(3); + end if; + end process; + + process(W_4C1_Q3) + begin + if rising_edge(W_4C1_Q3) then + W_4C2_B <= I_3D_DI; + end if; + end process; + +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_logic.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_logic.vhd new file mode 100644 index 00000000..5dae8a87 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_logic.vhd @@ -0,0 +1,92 @@ +------------------------------------------------------------------------------- +-- FPGA MOONCRESTA LOGIC IP MODULE +-- +-- Version : 1.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +------------------------------------------------------------------------------- + +library ieee; + use ieee.std_logic_1164.all; + use ieee.numeric_std.all; + +------------------------------------------------------------------------------- +-- 74xx138 +-- 3-to-8 line decoder +------------------------------------------------------------------------------- +entity LOGIC_74XX138 is + port ( + I_G1 : in std_logic; + I_G2a : in std_logic; + I_G2b : in std_logic; + I_Sel : in std_logic_vector(2 downto 0); + O_Q : out std_logic_vector(7 downto 0) + ); +end logic_74xx138; + +architecture RTL of LOGIC_74XX138 is + signal I_G : std_logic_vector(2 downto 0) := (others => '0'); + +begin + I_G <= I_G1 & I_G2a & I_G2b; + + xx138 : process(I_G, I_Sel) + begin + if(I_G = "100" ) then + case I_Sel is + when "000" => O_Q <= "11111110"; + when "001" => O_Q <= "11111101"; + when "010" => O_Q <= "11111011"; + when "011" => O_Q <= "11110111"; + when "100" => O_Q <= "11101111"; + when "101" => O_Q <= "11011111"; + when "110" => O_Q <= "10111111"; + when "111" => O_Q <= "01111111"; + when others => null; + end case; + else + O_Q <= (others => '1'); + end if; + end process; +end RTL; + +library ieee; + use ieee.std_logic_1164.all; + use ieee.numeric_std.all; + +------------------------------------------------------------------------------- +-- 74xx139 +-- 2-to-4 line decoder +------------------------------------------------------------------------------- +entity LOGIC_74XX139 is + port ( + I_G : in std_logic; + I_Sel : in std_logic_vector(1 downto 0); + O_Q : out std_logic_vector(3 downto 0) + ); +end; + +architecture RTL of LOGIC_74XX139 is +begin + xx139 : process (I_G, I_Sel) + begin + if I_G = '0' then + case I_Sel is + when "00" => O_Q <= "1110"; + when "01" => O_Q <= "1101"; + when "10" => O_Q <= "1011"; + when "11" => O_Q <= "0111"; + when others => null; + end case; + else + O_Q <= "1111"; + end if; + end process; +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_missile.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_missile.vhd new file mode 100644 index 00000000..c5aa6633 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_missile.vhd @@ -0,0 +1,107 @@ +-------------------------------------------------------------------------------- +---- FPGA MOONCRESTA VIDEO-MISSILE +---- +---- Version : 2.00 +---- +---- Copyright(c) 2004 Katsumi Degawa , All rights reserved +---- +---- Important ! +---- +---- This program is freeware for non-commercial use. +---- The author does not guarantee this program. +---- You can use this at your own risk. +---- +---- 2004- 9-22 The problem which missile didn't sometimes come out from was improved. +-------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_MISSILE is + port( + I_CLK_6M : in std_logic; + I_CLK_18M : in std_logic; + I_C_BLn_X : in std_logic; + I_MLDn : in std_logic; + I_SLDn : in std_logic; + I_HPOS : in std_logic_vector (7 downto 0); + + O_MISSILEn : out std_logic; + O_SHELLn : out std_logic + ); +end; + +architecture RTL of MC_MISSILE is + signal W_45R_Q : std_logic_vector (7 downto 0) := (others => '0'); + signal W_45S_Q : std_logic_vector (7 downto 0) := (others => '0'); + signal W_5P1_Q : std_logic := '0'; + signal W_5P2_Q : std_logic := '0'; + signal W_5P1_CLK : std_logic := '0'; + signal W_5P2_CLK : std_logic := '0'; +begin + + O_MISSILEn <= W_5P1_CLK; + O_SHELLn <= W_5P2_CLK; + + -- missile counter + process(I_CLK_6M) + begin + if falling_edge(I_CLK_6M) then + if (I_MLDn = '0') then + W_45R_Q <= I_HPOS; + else + if (I_C_BLn_X = '1') then + W_45R_Q <= W_45R_Q + 1; + if (W_45R_Q(7 downto 2) = "111111") and W_5P1_Q = '1' then + W_5P1_CLK <= '0'; + else + W_5P1_CLK <= '1'; + end if; + end if; + end if; + end if; + end process; + + -- shell counter + process(I_CLK_6M) + begin + if falling_edge(I_CLK_6M) then + if(I_SLDn = '0') then + W_45S_Q <= I_HPOS; + else + if(I_C_BLn_X = '1') then + W_45S_Q <= W_45S_Q + 1; + if (W_45S_Q(7 downto 2) = "111111") and W_5P2_Q = '1' then + W_5P2_CLK <= '0'; + else + W_5P2_CLK <= '1'; + end if; + end if; + end if; + end if; + end process; + + -- Standard D-type flip-flop with D input tied low, async active + -- low preset (I_MLDn) and clock active on rising edge (W_5P1_CLK) + process(W_5P1_CLK, I_MLDn) + begin + if (I_MLDn = '0') then + W_5P1_Q <= '1'; + elsif rising_edge(W_5P1_CLK) then + W_5P1_Q <= '0'; + end if; + end process; + + -- Standard D-type flip-flop with D input tied low, async active + -- low preset (I_SLDn) and clock active on rising edge (W_5P2_CLK) + process(W_5P2_CLK, I_SLDn) + begin + if (I_SLDn = '0') then + W_5P2_Q <= '1'; + elsif rising_edge(W_5P2_CLK) then + W_5P2_Q <= '0'; + end if; + end process; + +end RTL; \ No newline at end of file diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_sound_a.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_sound_a.vhd new file mode 100644 index 00000000..ee0c66be --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_sound_a.vhd @@ -0,0 +1,117 @@ +------------------------------------------------------------------------------ +-- FPGA MOONCRESTA SOUND I/F +-- +-- Version : 1.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +------------------------------------------------------------------------------ +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + use IEEE.std_logic_arith.all; + +entity MC_SOUND_A is +port ( + I_CLK_12M : in std_logic; + I_CLK_6M : in std_logic; + I_H_CNT1 : in std_logic; + I_BD : in std_logic_vector(7 downto 0); + I_PITCH : in std_logic; + I_VOL1 : in std_logic; + I_VOL2 : in std_logic; + + O_SDAT : out std_logic_vector(7 downto 0); + O_DO : out std_logic_vector(3 downto 0) +); +end; + +architecture RTL of MC_SOUND_A is + signal W_PITCH : std_logic := '0'; + signal W_89K_LDn : std_logic := '0'; + signal W_89K_Q : std_logic_vector(7 downto 0) := (others => '0'); + signal W_89K_LDATA : std_logic_vector(7 downto 0) := (others => '0'); + signal W_6T_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_SDAT0 : std_logic_vector(7 downto 0) := (others => '0'); + signal W_SDAT2 : std_logic_vector(7 downto 0) := (others => '0'); + signal W_SDAT3 : std_logic_vector(7 downto 0) := (others => '0'); + +begin + O_DO <= W_6T_Q; + + process (I_CLK_12M) + begin + if rising_edge(I_CLK_12M) then + W_PITCH <= I_PITCH; + if (W_89K_Q = x"ff") then + W_89K_LDn <= '0' ; + else + W_89K_LDn <= '1' ; + end if; + end if; + end process; + + -- Parts 9J + process (W_PITCH) + begin + if falling_edge(W_PITCH) then + W_89K_LDATA <= I_BD; + end if; + end process; + + process (I_H_CNT1) + begin + if rising_edge(I_H_CNT1) then + if (W_89K_LDn = '0') then + W_89K_Q <= W_89K_LDATA; + else + W_89K_Q <= W_89K_Q + 1; + end if; + end if; + end process; + + process (W_89K_LDn) + begin + if falling_edge(W_89K_LDn) then + W_6T_Q <= W_6T_Q + 1; + end if; + end process; + + process (I_CLK_6M) + begin + if rising_edge(I_CLK_6M) then + O_SDAT <= (x"14" + W_SDAT3) + (W_SDAT0 + W_SDAT2); + + if W_6T_Q(0)='1' then + W_SDAT0 <= x"2a"; + else + W_SDAT0 <= (others => '0'); + end if; + + if W_6T_Q(2)='1' then + if I_VOL1 = '1' then + W_SDAT2 <= x"69"; + else + W_SDAT2 <= x"39"; + end if; + else + W_SDAT2 <= (others => '0'); + end if; + + if (W_6T_Q(3)='1') and (I_VOL2 = '1') then + W_SDAT3 <= x"48" ; + else + W_SDAT3 <= (others => '0'); + end if; + + end if; + end process; + +end; \ No newline at end of file diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_sound_b.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_sound_b.vhd new file mode 100644 index 00000000..b74e4bb1 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_sound_b.vhd @@ -0,0 +1,253 @@ +-------------------------------------------------------------------------------- +---- FPGA MOONCRESTA WAVE SOUND +---- +---- Version : 1.00 +---- +---- Copyright(c) 2004 Katsumi Degawa , All rights reserved +---- +---- Important ! +---- +---- This program is freeware for non-commercial use. +---- The author does no guarantee this program. +---- You can use this at your own risk. +---- +-------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +--pragma translate_off +-- use ieee.std_logic_textio.all; +-- use std.textio.all; +--pragma translate_on + +entity MC_SOUND_B is + port( + I_CLK1 : in std_logic; -- 6MHz + I_RSTn : in std_logic; + I_SW : in std_logic_vector( 2 downto 0); + I_DAC : in std_logic_vector( 3 downto 0); + I_FS : in std_logic_vector( 2 downto 0); + O_SDAT : out std_logic_vector( 7 downto 0) + ); +end; + +architecture RTL of MC_SOUND_B is +constant sample_time : integer := 557; -- sample time : 557 = 11025Hz, 557/2 = 22050Hz +constant fire_cnt : std_logic_vector(15 downto 0) := x"2000"; +constant hit_cnt : std_logic_vector(15 downto 0) := x"2000"; + +signal sample : std_logic_vector(10 downto 0) := (others => '0'); +signal sample_pls : std_logic := '0'; +signal s0_trg_ff : std_logic_vector( 1 downto 0) := (others => '0'); +signal s0_trg : std_logic := '0'; +signal s1_trg_ff : std_logic_vector( 1 downto 0) := (others => '0'); +signal s1_trg : std_logic := '0'; +signal fire_addr : std_logic_vector(15 downto 0) := (others => '0'); +signal hit_addr : std_logic_vector(15 downto 0) := (others => '0'); + +signal WAV_D0 : std_logic_vector( 7 downto 0) := (others => '0'); +signal WAV_D1 : std_logic_vector( 7 downto 0) := (others => '0'); + +signal W_VCO1_STEP: std_logic_vector( 7 downto 0) := (others => '0'); +signal W_VCO2_STEP: std_logic_vector( 7 downto 0) := (others => '0'); +signal W_VCO3_STEP: std_logic_vector( 7 downto 0) := (others => '0'); +signal W_VCO1_OUT : std_logic_vector( 7 downto 0) := (others => '0'); +signal W_VCO2_OUT : std_logic_vector( 7 downto 0) := (others => '0'); +signal W_VCO3_OUT : std_logic_vector( 7 downto 0) := (others => '0'); +signal VCO_CTR : std_logic_vector(24 downto 0) := (others => '0'); + +signal SDAT : std_logic_vector(10 downto 0) := (others => '0'); + +begin + -- ideally we should divide by 5 because this is the sum of 5 channels + -- but in practice we divide by 4 and just clip sounds that are too loud. + O_SDAT <= SDAT(9 downto 2) when SDAT(10) = '0' else (others=>'1'); -- clip overrange sounds + + process(I_CLK1) + begin + if rising_edge(I_CLK1) then + SDAT <= ("000" & W_VCO3_OUT) + ( ( ("000" & W_VCO2_OUT) + ("000" & W_VCO1_OUT) ) + ( ("000" & WAV_D0) + ("000" & WAV_D1) ) ); + end if; + end process; + + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + sample <= (others => '0'); + sample_pls <= '0'; + elsif rising_edge(I_CLK1) then + if (sample = sample_time - 1) then + sample <= (others => '0'); + sample_pls <= '1'; + else + sample <= sample + 1; + sample_pls <= '0'; + end if; + end if; + end process; + +------------- FIRE SOUND ------------------------------------------ + mc_roms_fire : entity work.GAL_FIR + port map ( + CLK => I_CLK1, + ADDR => fire_addr(12 downto 0), + DATA => WAV_D0 + ); + + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + s0_trg_ff <= (others => '0'); + s0_trg <= '0'; + elsif rising_edge(I_CLK1) then + s0_trg_ff(0) <= I_SW(0); + s0_trg_ff(1) <= s0_trg_ff(0); + s0_trg <= not s0_trg_ff(1) and s0_trg_ff(0); + end if; + end process; + + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + fire_addr <= fire_cnt; + elsif rising_edge(I_CLK1) then + if (s0_trg = '1') then + fire_addr <= (others => '0'); + else + if(sample_pls = '1') then + if(fire_addr <= fire_cnt) then + fire_addr <= fire_addr + 1; + else + fire_addr <= fire_addr ; + end if; + end if; + end if; + end if; + end process; + +------------- HIT SOUND ------------------------------------------ + mc_roms_hit : entity work.GAL_HIT + port map ( + CLK => I_CLK1, + ADDR => hit_addr(12 downto 0), + DATA => WAV_D1 + ); + + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + s1_trg_ff <= (others => '0'); + s1_trg <= '0'; + elsif rising_edge(I_CLK1) then + s1_trg_ff(0) <= I_SW(1); + s1_trg_ff(1) <= s1_trg_ff(0); + s1_trg <= not s1_trg_ff(1) and s1_trg_ff(0); + end if; + end process; + + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + hit_addr <= hit_cnt; + elsif rising_edge(I_CLK1) then + if (s1_trg = '1') then + hit_addr <= (others => '0'); + else + if (sample_pls = '1') then + if (hit_addr <= hit_cnt) then + hit_addr <= hit_addr + 1 ; + else + hit_addr <= hit_addr ; + end if; + end if; + end if; + end if; + end process; + +--------------- EFFECT SOUND --------------------------------------- + +-- 9R modulator voltage generator based on DAC value + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + VCO_CTR <= (others=>'0'); + elsif rising_edge(I_CLK1) then + VCO_CTR <= VCO_CTR + (not I_DAC); + end if; + end process; + + -- modulator frequency lookup tables for the three VCOs + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + elsif rising_edge(I_CLK1) then + case VCO_CTR(23 downto 19) is + when "00000" => W_VCO1_STEP <= x"2A"; W_VCO2_STEP <= x"3A"; W_VCO3_STEP <= x"54"; + when "00001" => W_VCO1_STEP <= x"29"; W_VCO2_STEP <= x"39"; W_VCO3_STEP <= x"53"; + when "00010" => W_VCO1_STEP <= x"29"; W_VCO2_STEP <= x"38"; W_VCO3_STEP <= x"52"; + when "00011" => W_VCO1_STEP <= x"28"; W_VCO2_STEP <= x"37"; W_VCO3_STEP <= x"50"; + when "00100" => W_VCO1_STEP <= x"28"; W_VCO2_STEP <= x"37"; W_VCO3_STEP <= x"4F"; + when "00101" => W_VCO1_STEP <= x"27"; W_VCO2_STEP <= x"36"; W_VCO3_STEP <= x"4E"; + when "00110" => W_VCO1_STEP <= x"27"; W_VCO2_STEP <= x"35"; W_VCO3_STEP <= x"4D"; + when "00111" => W_VCO1_STEP <= x"26"; W_VCO2_STEP <= x"34"; W_VCO3_STEP <= x"4C"; + when "01000" => W_VCO1_STEP <= x"25"; W_VCO2_STEP <= x"33"; W_VCO3_STEP <= x"4A"; + when "01001" => W_VCO1_STEP <= x"25"; W_VCO2_STEP <= x"33"; W_VCO3_STEP <= x"49"; + when "01010" => W_VCO1_STEP <= x"24"; W_VCO2_STEP <= x"32"; W_VCO3_STEP <= x"48"; + when "01011" => W_VCO1_STEP <= x"24"; W_VCO2_STEP <= x"31"; W_VCO3_STEP <= x"47"; + when "01100" => W_VCO1_STEP <= x"23"; W_VCO2_STEP <= x"30"; W_VCO3_STEP <= x"46"; + when "01101" => W_VCO1_STEP <= x"23"; W_VCO2_STEP <= x"2F"; W_VCO3_STEP <= x"44"; + when "01110" => W_VCO1_STEP <= x"22"; W_VCO2_STEP <= x"2F"; W_VCO3_STEP <= x"43"; + when "01111" => W_VCO1_STEP <= x"21"; W_VCO2_STEP <= x"2E"; W_VCO3_STEP <= x"42"; + when "10000" => W_VCO1_STEP <= x"21"; W_VCO2_STEP <= x"2D"; W_VCO3_STEP <= x"41"; + when "10001" => W_VCO1_STEP <= x"20"; W_VCO2_STEP <= x"2C"; W_VCO3_STEP <= x"40"; + when "10010" => W_VCO1_STEP <= x"20"; W_VCO2_STEP <= x"2B"; W_VCO3_STEP <= x"3F"; + when "10011" => W_VCO1_STEP <= x"1F"; W_VCO2_STEP <= x"2B"; W_VCO3_STEP <= x"3D"; + when "10100" => W_VCO1_STEP <= x"1F"; W_VCO2_STEP <= x"2A"; W_VCO3_STEP <= x"3C"; + when "10101" => W_VCO1_STEP <= x"1E"; W_VCO2_STEP <= x"29"; W_VCO3_STEP <= x"3B"; + when "10110" => W_VCO1_STEP <= x"1E"; W_VCO2_STEP <= x"28"; W_VCO3_STEP <= x"3A"; + when "10111" => W_VCO1_STEP <= x"1D"; W_VCO2_STEP <= x"28"; W_VCO3_STEP <= x"39"; + when "11000" => W_VCO1_STEP <= x"1C"; W_VCO2_STEP <= x"27"; W_VCO3_STEP <= x"37"; + when "11001" => W_VCO1_STEP <= x"1C"; W_VCO2_STEP <= x"26"; W_VCO3_STEP <= x"36"; + when "11010" => W_VCO1_STEP <= x"1B"; W_VCO2_STEP <= x"25"; W_VCO3_STEP <= x"35"; + when "11011" => W_VCO1_STEP <= x"1B"; W_VCO2_STEP <= x"24"; W_VCO3_STEP <= x"34"; + when "11100" => W_VCO1_STEP <= x"1A"; W_VCO2_STEP <= x"24"; W_VCO3_STEP <= x"33"; + when "11101" => W_VCO1_STEP <= x"1A"; W_VCO2_STEP <= x"23"; W_VCO3_STEP <= x"32"; + when "11110" => W_VCO1_STEP <= x"19"; W_VCO2_STEP <= x"22"; W_VCO3_STEP <= x"30"; + when "11111" => W_VCO1_STEP <= x"18"; W_VCO2_STEP <= x"21"; W_VCO3_STEP <= x"2F"; + when others => null; + end case; + end if; + end process; + +-- 8R VCO 240Hz - 140Hz (8) + mc_vco1 : entity work.MC_SOUND_VCO + port map ( + I_CLK => I_CLK1, + I_RSTn => I_RSTn, + I_FS => I_FS(0), + I_STEP => W_VCO1_STEP, + O_WAV => W_VCO1_OUT + ); + +-- 8S VCO 330Hz - 190Hz (11) + mc_vco2 : entity work.MC_SOUND_VCO + port map ( + I_CLK => I_CLK1, + I_RSTn => I_RSTn, + I_FS => I_FS(1), + I_STEP => W_VCO2_STEP, + O_WAV => W_VCO2_OUT + ); + +-- 8T VCO 480Hz - 270Hz (16) + mc_vco3 : entity work.MC_SOUND_VCO + port map ( + I_CLK => I_CLK1, + I_RSTn => I_RSTn, + I_FS => I_FS(2), + I_STEP => W_VCO3_STEP, + O_WAV => W_VCO3_OUT + ); +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_sound_vco.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_sound_vco.vhd new file mode 100644 index 00000000..e2a63e85 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_sound_vco.vhd @@ -0,0 +1,49 @@ +-------------------------------------------------------------------------------- +---- FPGA VCO +-------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +use work.sine_package.all; + +-- O_CLK = (I_CLK / 2^20) * I_STEP +entity MC_SOUND_VCO is + port( + I_CLK : in std_logic; + I_RSTn : in std_logic; + I_FS : in std_logic; + I_STEP : in std_logic_vector( 7 downto 0); + O_WAV : out std_logic_vector( 7 downto 0) + ); +end; + +architecture RTL of MC_SOUND_VCO is + signal VCO1_CTR : std_logic_vector(19 downto 0) := (others => '0'); + signal sine : std_logic_vector(14 downto 0) := (others => '0'); + +begin + O_WAV <= sine(14 downto 7); + process(I_CLK, I_RSTn) + begin + if (I_RSTn = '0') then + VCO1_CTR <= (others=>'0'); + elsif rising_edge(I_CLK) then + if I_FS = '1' then + VCO1_CTR <= VCO1_CTR + I_STEP; + case VCO1_CTR(19 downto 18) is + when "00" => + sine <= "100000000000000" + std_logic_vector( to_signed(get_table_value( VCO1_CTR(17 downto 11)), 15)); + when "01" => + sine <= "100000000000000" + std_logic_vector( to_signed(get_table_value( not VCO1_CTR(17 downto 11)), 15)); + when "10" => + sine <= "100000000000000" + std_logic_vector(-to_signed(get_table_value( VCO1_CTR(17 downto 11)), 15)); + when "11" => + sine <= "100000000000000" + std_logic_vector(-to_signed(get_table_value( not VCO1_CTR(17 downto 11)), 15)); + when others => null; + end case; + end if; + end if; + end process; +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_stars.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_stars.vhd new file mode 100644 index 00000000..b91197b3 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_stars.vhd @@ -0,0 +1,90 @@ +------------------------------------------------------------------------------ +-- FPGA MOONCRESTA STARS +-- +-- Version : 2.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +------------------------------------------------------------------------------ +library ieee; + use ieee.std_logic_1164.all; + use ieee.numeric_std.all; + +entity MC_STARS is + port ( + I_CLK_18M : in std_logic; + I_CLK_6M : in std_logic; + I_H_FLIP : in std_logic; + I_V_SYNC : in std_logic; + I_8HF : in std_logic; + I_256HnX : in std_logic; + I_1VF : in std_logic; + I_2V : in std_logic; + I_STARS_ON : in std_logic; + I_STARS_OFFn : in std_logic; + + O_R : out std_logic_vector(1 downto 0); + O_G : out std_logic_vector(1 downto 0); + O_B : out std_logic_vector(1 downto 0); + O_NOISE : out std_logic + ); +end; + +architecture RTL of MC_STARS is + signal CLK_1C : std_logic := '0'; + signal W_2D_Qn : std_logic := '0'; + + signal W_3B : std_logic := '0'; + signal noise : std_logic := '0'; + signal W_2A : std_logic := '0'; + signal W_4P : std_logic := '0'; + signal CLK_1AB : std_logic := '0'; + signal W_1AB_Q : std_logic_vector(15 downto 0) := (others => '0'); + signal W_1C_Q : std_logic_vector( 1 downto 0) := (others => '0'); +begin + O_R <= (W_1AB_Q( 9) & W_1AB_Q (8) ) when (W_2A = '0' and W_4P = '0') else (others => '0'); + O_G <= (W_1AB_Q(11) & W_1AB_Q(10) ) when (W_2A = '0' and W_4P = '0') else (others => '0'); + O_B <= (W_1AB_Q(13) & W_1AB_Q(12) ) when (W_2A = '0' and W_4P = '0') else (others => '0'); + + CLK_1C <= not (I_CLK_18M and (not I_CLK_6M )and (not I_V_SYNC) and I_256HnX); + CLK_1AB <= not (CLK_1C or (not (I_H_FLIP or W_1C_Q(1)))); + W_3B <= W_2D_Qn xor W_1AB_Q(4); + + W_2A <= '0' when (W_1AB_Q(7 downto 0) = x"ff") else '1'; + W_4P <= not (( I_8HF xor I_1VF ) and W_2D_Qn and I_STARS_OFFn); + + O_NOISE <= noise ; + + process(I_2V) + begin + if rising_edge(I_2V) then + noise <= W_2D_Qn; + end if; + end process; + + process(CLK_1C, I_V_SYNC) + begin + if(I_V_SYNC = '1') then + W_1C_Q <= (others => '0'); + elsif rising_edge(CLK_1C) then + W_1C_Q <= W_1C_Q(0) & '1'; + end if; + end process; + + process(CLK_1AB, I_STARS_ON) + begin + if(I_STARS_ON = '0') then + W_1AB_Q <= (others => '0'); + W_2D_Qn <= '1'; + elsif rising_edge(CLK_1AB) then + W_1AB_Q <= W_1AB_Q(14 downto 0) & W_3B; + W_2D_Qn <= not W_1AB_Q(15); + end if; + end process; +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_video.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_video.vhd new file mode 100644 index 00000000..30030bb2 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mc_video.vhd @@ -0,0 +1,440 @@ +-------------------------------------------------------------------------------- +---- FPGA GALAXIAN VIDEO +---- +---- Version : 2.50 +---- +---- Copyright(c) 2004 Katsumi Degawa , All rights reserved +---- +---- Important ! +---- +---- This program is freeware for non-commercial use. +---- The author does not guarantee this program. +---- You can use this at your own risk. +---- +---- 2004- 4-30 galaxian modify by K.DEGAWA +---- 2004- 5- 6 first release. +---- 2004- 8-23 Improvement with T80-IP. +---- 2004- 9-22 The problem where missile sometimes didn't come out was fixed. +-------------------------------------------------------------------------------- + +------------------------------------------------------------------------------------------- +-- H_CNT(0), H_CNT(1), H_CNT(2), H_CNT(3), H_CNT(4), H_CNT(5), H_CNT(6), H_CNT(7), H_CNT(8), +-- 1 H 2 H 4 H 8 H 16 H 32H 64 H 128 H 256 H +------------------------------------------------------------------------------------------- +-- V_CNT(0), V_CNT(1), V_CNT(2), V_CNT(3), V_CNT(4), V_CNT(5), V_CNT(6), V_CNT(7) +-- 1 V 2 V 4 V 8 V 16 V 32 V 64 V 128 V +------------------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_VIDEO is + port( + I_CLK_18M : in std_logic; + I_CLK_12M : in std_logic; + I_CLK_6M : in std_logic; + I_H_CNT : in std_logic_vector(8 downto 0); + I_V_CNT : in std_logic_vector(7 downto 0); + I_H_FLIP : in std_logic; + I_V_FLIP : in std_logic; + I_V_BLn : in std_logic; + I_C_BLn : in std_logic; + + I_A : in std_logic_vector(9 downto 0); + I_BD : in std_logic_vector(7 downto 0); + I_OBJ_SUB_A : in std_logic_vector(2 downto 0); + I_OBJ_RAM_RQ : in std_logic; + I_OBJ_RAM_RD : in std_logic; + I_OBJ_RAM_WR : in std_logic; + I_VID_RAM_RD : in std_logic; + I_VID_RAM_WR : in std_logic; + I_DRIVER_WR : in std_logic; + I_BANK : in std_logic; + + O_C_BLnX : out std_logic; + O_8HF : out std_logic; + O_256HnX : out std_logic; + O_1VF : out std_logic; + O_MISSILEn : out std_logic; + O_SHELLn : out std_logic; + + O_BD : out std_logic_vector(7 downto 0); + O_VID : out std_logic_vector(1 downto 0); + O_COL : out std_logic_vector(2 downto 0) + ); +end; + +architecture RTL of MC_VIDEO is + + signal WB_LDn : std_logic := '0'; + signal WB_CNTRLDn : std_logic := '0'; + signal WB_CNTRCLRn : std_logic := '0'; + signal WB_COLLn : std_logic := '0'; + signal WB_VPLn : std_logic := '0'; + signal WB_OBJDATALn : std_logic := '0'; + signal WB_MLDn : std_logic := '0'; + signal WB_SLDn : std_logic := '0'; + signal W_3D : std_logic := '0'; + signal W_LDn : std_logic := '0'; + signal W_CNTRLDn : std_logic := '0'; + signal W_CNTRCLRn : std_logic := '0'; + signal W_COLLn : std_logic := '0'; + signal W_VPLn : std_logic := '0'; + signal W_OBJDATALn : std_logic := '0'; + signal W_MLDn : std_logic := '0'; + signal W_SLDn : std_logic := '0'; + signal W_VID : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_COL : std_logic_vector( 2 downto 0) := (others => '0'); + + signal W_H_POSI : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_2M_Q : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_6K_Q : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_6P_Q : std_logic_vector( 6 downto 0) := (others => '0'); + signal W_45T_Q : std_logic_vector( 7 downto 0) := (others => '0'); + signal reg_2KL : std_logic_vector( 7 downto 0) := (others => '0'); + signal reg_2HJ : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_RV : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_RC : std_logic_vector( 2 downto 0) := (others => '0'); + + signal W_O_OBJ_ROM_A : std_logic_vector(10 downto 0) := (others => '0'); + signal W_VID_RAM_A : std_logic_vector(11 downto 0) := (others => '0'); + signal W_VID_RAM_AA : std_logic_vector(11 downto 0) := (others => '0'); + signal W_VID_RAM_AB : std_logic_vector(11 downto 0) := (others => '0'); + signal C_2HJ : std_logic_vector( 1 downto 0) := (others => '0'); + signal C_2KL : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_CD : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_1M : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_3L_A : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_3L_B : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_3L_Y : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_LRAM_DI : std_logic_vector( 4 downto 0) := (others => '0'); + signal W_LRAM_DO : std_logic_vector( 4 downto 0) := (others => '0'); + signal W_1H_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_1K_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_LRAM_A : std_logic_vector( 7 downto 0) := (others => '0'); +-- signal W_OBJ_RAM_A : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_RAM_AB : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_RAM_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_RAM_DOA : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_RAM_DOB : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_ROM_A : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_ROM_AB : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_VF_CNT : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_VID_RAM_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_VID_RAM_DI : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_VID_RAM_DOA : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_VID_RAM_DOB : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_HF_CNT : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_45N_Q : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_6J_Q : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_6J_DA : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_6J_DB : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_256HnX : std_logic := '0'; + signal W_2N : std_logic := '0'; + signal W_45T_CLR : std_logic := '0'; + signal W_C_BLnX : std_logic := '0'; + signal W_H_FLIP1 : std_logic := '0'; + signal W_H_FLIP2 : std_logic := '0'; + signal W_H_FLIP1X : std_logic := '0'; + signal W_H_FLIP2X : std_logic := '0'; + signal W_LRAM_AND : std_logic := '0'; + signal W_RAW0 : std_logic := '0'; + signal W_RAW1 : std_logic := '0'; + signal W_RAW_OR : std_logic := '0'; + signal W_SRCLK : std_logic := '0'; + signal W_SRLD : std_logic := '0'; + signal W_VID_RAM_CS : std_logic := '0'; + signal W_CLK_6Mn : std_logic := '0'; + +begin + ld_pls : entity work.MC_LD_PLS + port map( + I_CLK_6M => I_CLK_6M, + I_H_CNT => I_H_CNT, + I_3D_DI => W_3D, + + O_LDn => WB_LDn, + O_CNTRLDn => WB_CNTRLDn, + O_CNTRCLRn => WB_CNTRCLRn, + O_COLLn => WB_COLLn, + O_VPLn => WB_VPLn, + O_OBJDATALn => WB_OBJDATALn, + O_MLDn => WB_MLDn, + O_SLDn => WB_SLDn + ); + + obj_ram : entity work.MC_OBJ_RAM + port map( + I_CLKA => I_CLK_12M, + I_ADDRA => I_A(7 downto 0), + I_WEA => I_OBJ_RAM_WR, + I_CEA => I_OBJ_RAM_RQ, + I_DA => I_BD, + O_DA => W_OBJ_RAM_DOA, + + I_CLKB => I_CLK_12M, + I_ADDRB => W_OBJ_RAM_AB, + I_WEB => '0', + I_CEB => '1', + I_DB => x"00", + O_DB => W_OBJ_RAM_DOB + ); + + lram : entity work.MC_LRAM + port map( + I_CLK => I_CLK_18M, + I_ADDR => W_LRAM_A, + I_WE => W_CLK_6Mn, + I_D => W_LRAM_DI, + O_Dn => W_LRAM_DO + ); + + missile : entity work.MC_MISSILE + port map( + I_CLK_18M => I_CLK_18M, + I_CLK_6M => I_CLK_6M, + I_C_BLn_X => W_C_BLnX, + I_MLDn => W_MLDn, + I_SLDn => W_SLDn, + I_HPOS => W_H_POSI, + O_MISSILEn => O_MISSILEn, + O_SHELLn => O_SHELLn + ); + + vid_ram : entity work.MC_VID_RAM + port map ( + I_CLKA => I_CLK_12M, + I_ADDRA => I_A(9 downto 0), + I_DA => W_VID_RAM_DI, + I_WEA => I_VID_RAM_WR, + I_CEA => W_VID_RAM_CS, + O_DA => W_VID_RAM_DOA, + + I_CLKB => I_CLK_12M, + I_ADDRB => W_VID_RAM_A(9 downto 0), + I_DB => x"00", + I_WEB => '0', + I_CEB => '1', + O_DB => W_VID_RAM_DOB + ); + + k_rom : entity work.sprom + generic map ( + init_file => "./ROM/h.hex", + widthad_a => 11, + width_a => 8) + port map ( + address => W_O_OBJ_ROM_A, + clock => I_CLK_12M, + q => W_1K_D + ); + + h_rom : entity work.sprom + generic map ( + init_file => "./ROM/k.hex", + widthad_a => 11, + width_a => 8) + port map ( + address => W_O_OBJ_ROM_A, + clock => I_CLK_12M, + q => W_1H_D + ); + + +----------------------------------------------------------------------------------- + + process(I_CLK_12M) + begin + if falling_edge(I_CLK_12M) then + W_LDn <= WB_LDn; + W_CNTRLDn <= WB_CNTRLDn; + W_CNTRCLRn <= WB_CNTRCLRn; + W_COLLn <= WB_COLLn; + W_VPLn <= WB_VPLn; + W_OBJDATALn <= WB_OBJDATALn; + W_MLDn <= WB_MLDn; + W_SLDn <= WB_SLDn; + end if; + end process; + + W_CLK_6Mn <= not I_CLK_6M; + + W_6J_DA <= I_H_FLIP & W_HF_CNT(7) & W_HF_CNT(3) & I_H_CNT(2); + W_6J_DB <= W_OBJ_D(6) & ( W_HF_CNT(3) and I_H_CNT(1) ) & I_H_CNT(2) & I_H_CNT(1); + W_6J_Q <= W_6J_DB when I_H_CNT(8) = '1' else W_6J_DA; + + W_H_FLIP1 <= (not I_H_CNT(8)) and I_H_FLIP; + + W_HF_CNT(7 downto 3) <= not I_H_CNT(7 downto 3) when W_H_FLIP1 = '1' else I_H_CNT(7 downto 3); + W_VF_CNT <= not I_V_CNT when I_V_FLIP = '1' else I_V_CNT; + + O_8HF <= W_HF_CNT(3); + O_1VF <= W_VF_CNT(0); + W_H_FLIP2 <= W_6J_Q(3); + +-- Parts 4F,5F + W_OBJ_RAM_AB <= "0" & I_H_CNT(8) & W_6J_Q(2) & W_HF_CNT(6 downto 4) & W_6J_Q(1 downto 0); +-- W_OBJ_RAM_A <= W_OBJ_RAM_AB when I_OBJ_RAM_RQ = '0' else I_A(7 downto 0) ; + + process(I_CLK_12M) + begin + if rising_edge(I_CLK_12M) then + W_H_POSI <= W_OBJ_RAM_DOB; + end if; + end process; + + W_OBJ_RAM_D <= W_OBJ_RAM_DOA when I_OBJ_RAM_RD = '1' else (others => '0'); + +-- Parts 4L + process(W_OBJDATALn) + begin + if rising_edge(W_OBJDATALn) then + W_OBJ_D <= W_H_POSI; + end if; + end process; + +-- Parts 4,5N + W_45N_Q <= W_VF_CNT + W_H_POSI; + W_3D <= '0' when W_45N_Q = x"FF" else '1'; + + process(W_VPLn, I_V_BLn) + begin + if (I_V_BLn = '0') then + W_2M_Q <= (others => '0'); + elsif rising_edge(W_VPLn) then + W_2M_Q <= W_45N_Q; + end if; + end process; + + W_2N <= I_H_CNT(8) and W_OBJ_D(7); + W_1M <= W_2M_Q(3 downto 0) xor (W_2N & W_2N & W_2N & W_2N); + W_VID_RAM_CS <= I_VID_RAM_RD or I_VID_RAM_WR; + W_VID_RAM_DI <= I_BD when I_VID_RAM_WR = '1' else (others => '0'); + W_VID_RAM_AA <= (not ( W_2M_Q(7) and W_2M_Q(6) and W_2M_Q(5) and W_2M_Q(4))) & (not W_VID_RAM_CS) & "0000000000"; -- I_A(9:0) + W_VID_RAM_AB <= "00" & W_2M_Q(7 downto 4) & W_1M(3) & W_HF_CNT(7 downto 3); + W_VID_RAM_A <= W_VID_RAM_AB when I_C_BLn = '1' else W_VID_RAM_AA; + W_VID_RAM_D <= W_VID_RAM_DOA when I_VID_RAM_RD = '1' else (others => '0'); + +---- VIDEO DATA OUTPUT -------------- + + O_BD <= W_OBJ_RAM_D or W_VID_RAM_D; + W_SRLD <= not (W_LDn or W_VID_RAM_A(11)); + W_OBJ_ROM_AB <= W_OBJ_D(5 downto 0) & W_1M(3) & (W_OBJ_D(6) xor I_H_CNT(3)); + W_OBJ_ROM_A <= W_OBJ_ROM_AB when I_H_CNT(8) = '1' else W_VID_RAM_DOB; + W_O_OBJ_ROM_A <= W_OBJ_ROM_A & W_1M(2 downto 0); + ----------------------------------------------------------------------------------- + + W_3L_A <= reg_2HJ(7) & reg_2KL(7) & "1" & W_SRLD; + W_3L_B <= reg_2HJ(0) & reg_2KL(0) & W_SRLD & "1"; + W_3L_Y <= W_3L_B when W_H_FLIP2X = '1' else W_3L_A; -- (3)=RAW1,(2)=RAW0 + C_2HJ <= W_3L_Y(1 downto 0); + C_2KL <= W_3L_Y(1 downto 0); + W_RAW0 <= W_3L_Y(2); + W_RAW1 <= W_3L_Y(3); + W_SRCLK <= I_CLK_6M; + +-------- PARTS 2KL ---------------------------------------------- + + process(W_SRCLK) + begin + if rising_edge(W_SRCLK) then + case(C_2KL) is + when "00" => reg_2KL <= reg_2KL; + when "10" => reg_2KL <= reg_2KL(6 downto 0) & "0"; + when "01" => reg_2KL <= "0" & reg_2KL(7 downto 1); + when "11" => reg_2KL <= W_1K_D; + when others => null; + end case; + end if; + end process; + +-------- PARTS 2HJ ---------------------------------------------- + + process(W_SRCLK) + begin + if rising_edge(W_SRCLK) then + case(C_2HJ) is + when "00" => reg_2HJ <= reg_2HJ; + when "10" => reg_2HJ <= reg_2HJ(6 downto 0) & "0"; + when "01" => reg_2HJ <= "0" & reg_2HJ(7 downto 1); + when "11" => reg_2HJ <= W_1H_D; + when others => null; + end case; + end if; + end process; + +------- SHT2 ----------------------------------------------------- + +-- Parts 6K + process(W_COLLn) + begin + if rising_edge(W_COLLn) then + W_6K_Q <= W_H_POSI(2 downto 0); + end if; + end process; + +-- Parts 6P + process(I_CLK_6M) + begin + if rising_edge(I_CLK_6M) then + if (W_LDn = '0') then + W_6P_Q <= W_H_FLIP2 & W_H_FLIP1 & I_C_BLn & (not I_H_CNT(8)) & W_6K_Q(2 downto 0); + else + W_6P_Q <= W_6P_Q; + end if; + end if; + end process; + + W_H_FLIP2X <= W_6P_Q(6); + W_H_FLIP1X <= W_6P_Q(5); + W_C_BLnX <= W_6P_Q(4); + W_256HnX <= W_6P_Q(3); + W_CD <= W_6P_Q(2 downto 0); + O_256HnX <= W_256HnX; + O_C_BLnX <= W_C_BLnX; + W_45T_CLR <= W_CNTRCLRn or W_256HnX ; + + process(I_CLK_6M, W_45T_CLR) + begin + if (W_45T_CLR = '0') then + W_45T_Q <= (others => '0'); + elsif rising_edge(I_CLK_6M) then + if (W_CNTRLDn = '0') then + W_45T_Q <= W_H_POSI; + else + W_45T_Q <= W_45T_Q + 1; + end if; + end if; + end process; + + W_LRAM_A <= (not W_45T_Q) when W_H_FLIP1X = '1' else W_45T_Q; + + process(I_CLK_6M) + begin + if falling_edge(I_CLK_6M) then + W_RV <= W_LRAM_DO(1 downto 0); + W_RC <= W_LRAM_DO(4 downto 2); + end if; + end process; + + W_LRAM_AND <= not (not ((W_LRAM_A(4) or W_LRAM_A(5)) or (W_LRAM_A(6) or W_LRAM_A(7))) or W_256HnX ); + W_RAW_OR <= W_RAW0 or W_RAW1 ; + + W_VID(0) <= not (not (W_RAW0 and W_RV(1)) and W_RV(0)); + W_VID(1) <= not (not (W_RAW1 and W_RV(0)) and W_RV(1)); + W_COL(0) <= not (not (W_RAW_OR and W_CD(0) and W_RC(1) and W_RC(2)) and W_RC(0)); + W_COL(1) <= not (not (W_RAW_OR and W_CD(1) and W_RC(2) and W_RC(0)) and W_RC(1)); + W_COL(2) <= not (not (W_RAW_OR and W_CD(2) and W_RC(0) and W_RC(1)) and W_RC(2)); + + O_VID <= W_VID; + O_COL <= W_COL; + + W_LRAM_DI(0) <= W_LRAM_AND and W_VID(0); + W_LRAM_DI(1) <= W_LRAM_AND and W_VID(1); + W_LRAM_DI(2) <= W_LRAM_AND and W_COL(0); + W_LRAM_DI(3) <= W_LRAM_AND and W_COL(1); + W_LRAM_DI(4) <= W_LRAM_AND and W_COL(2); + +end RTL; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/mist_io.v b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mist_io.v similarity index 100% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/mist_io.v rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/mist_io.v diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/osd.v b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/osd.v similarity index 100% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/osd.v rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/osd.v diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/pll.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/pll.vhd new file mode 100644 index 00000000..2822d752 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/pll.vhd @@ -0,0 +1,451 @@ +-- megafunction wizard: %ALTPLL% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altpll + +-- ============================================================ +-- File Name: pll.vhd +-- Megafunction Name(s): +-- altpll +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 13.1.0 Build 162 10/23/2013 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2013 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY pll IS + PORT + ( + areset : IN STD_LOGIC := '0'; + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + c2 : OUT STD_LOGIC ; + c3 : OUT STD_LOGIC + ); +END pll; + + +ARCHITECTURE SYN OF pll IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC ; + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC ; + SIGNAL sub_wire6 : STD_LOGIC_VECTOR (1 DOWNTO 0); + SIGNAL sub_wire7_bv : BIT_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altpll + GENERIC ( + bandwidth_type : STRING; + clk0_divide_by : NATURAL; + clk0_duty_cycle : NATURAL; + clk0_multiply_by : NATURAL; + clk0_phase_shift : STRING; + clk1_divide_by : NATURAL; + clk1_duty_cycle : NATURAL; + clk1_multiply_by : NATURAL; + clk1_phase_shift : STRING; + clk2_divide_by : NATURAL; + clk2_duty_cycle : NATURAL; + clk2_multiply_by : NATURAL; + clk2_phase_shift : STRING; + clk3_divide_by : NATURAL; + clk3_duty_cycle : NATURAL; + clk3_multiply_by : NATURAL; + clk3_phase_shift : STRING; + compensate_clock : STRING; + inclk0_input_frequency : NATURAL; + intended_device_family : STRING; + lpm_hint : STRING; + lpm_type : STRING; + operation_mode : STRING; + pll_type : STRING; + port_activeclock : STRING; + port_areset : STRING; + port_clkbad0 : STRING; + port_clkbad1 : STRING; + port_clkloss : STRING; + port_clkswitch : STRING; + port_configupdate : STRING; + port_fbin : STRING; + port_inclk0 : STRING; + port_inclk1 : STRING; + port_locked : STRING; + port_pfdena : STRING; + port_phasecounterselect : STRING; + port_phasedone : STRING; + port_phasestep : STRING; + port_phaseupdown : STRING; + port_pllena : STRING; + port_scanaclr : STRING; + port_scanclk : STRING; + port_scanclkena : STRING; + port_scandata : STRING; + port_scandataout : STRING; + port_scandone : STRING; + port_scanread : STRING; + port_scanwrite : STRING; + port_clk0 : STRING; + port_clk1 : STRING; + port_clk2 : STRING; + port_clk3 : STRING; + port_clk4 : STRING; + port_clk5 : STRING; + port_clkena0 : STRING; + port_clkena1 : STRING; + port_clkena2 : STRING; + port_clkena3 : STRING; + port_clkena4 : STRING; + port_clkena5 : STRING; + port_extclk0 : STRING; + port_extclk1 : STRING; + port_extclk2 : STRING; + port_extclk3 : STRING; + width_clock : NATURAL + ); + PORT ( + areset : IN STD_LOGIC ; + clk : OUT STD_LOGIC_VECTOR (4 DOWNTO 0); + inclk : IN STD_LOGIC_VECTOR (1 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + sub_wire7_bv(0 DOWNTO 0) <= "0"; + sub_wire7 <= To_stdlogicvector(sub_wire7_bv); + sub_wire4 <= sub_wire0(2); + sub_wire3 <= sub_wire0(0); + sub_wire2 <= sub_wire0(3); + sub_wire1 <= sub_wire0(1); + c1 <= sub_wire1; + c3 <= sub_wire2; + c0 <= sub_wire3; + c2 <= sub_wire4; + sub_wire5 <= inclk0; + sub_wire6 <= sub_wire7(0 DOWNTO 0) & sub_wire5; + + altpll_component : altpll + GENERIC MAP ( + bandwidth_type => "AUTO", + clk0_divide_by => 9, + clk0_duty_cycle => 50, + clk0_multiply_by => 8, + clk0_phase_shift => "0", + clk1_divide_by => 3, + clk1_duty_cycle => 50, + clk1_multiply_by => 2, + clk1_phase_shift => "0", + clk2_divide_by => 9, + clk2_duty_cycle => 50, + clk2_multiply_by => 4, + clk2_phase_shift => "0", + clk3_divide_by => 9, + clk3_duty_cycle => 50, + clk3_multiply_by => 2, + clk3_phase_shift => "0", + compensate_clock => "CLK0", + inclk0_input_frequency => 37037, + intended_device_family => "Cyclone III", + lpm_hint => "CBX_MODULE_PREFIX=pll", + lpm_type => "altpll", + operation_mode => "NORMAL", + pll_type => "AUTO", + port_activeclock => "PORT_UNUSED", + port_areset => "PORT_USED", + port_clkbad0 => "PORT_UNUSED", + port_clkbad1 => "PORT_UNUSED", + port_clkloss => "PORT_UNUSED", + port_clkswitch => "PORT_UNUSED", + port_configupdate => "PORT_UNUSED", + port_fbin => "PORT_UNUSED", + port_inclk0 => "PORT_USED", + port_inclk1 => "PORT_UNUSED", + port_locked => "PORT_UNUSED", + port_pfdena => "PORT_UNUSED", + port_phasecounterselect => "PORT_UNUSED", + port_phasedone => "PORT_UNUSED", + port_phasestep => "PORT_UNUSED", + port_phaseupdown => "PORT_UNUSED", + port_pllena => "PORT_UNUSED", + port_scanaclr => "PORT_UNUSED", + port_scanclk => "PORT_UNUSED", + port_scanclkena => "PORT_UNUSED", + port_scandata => "PORT_UNUSED", + port_scandataout => "PORT_UNUSED", + port_scandone => "PORT_UNUSED", + port_scanread => "PORT_UNUSED", + port_scanwrite => "PORT_UNUSED", + port_clk0 => "PORT_USED", + port_clk1 => "PORT_USED", + port_clk2 => "PORT_USED", + port_clk3 => "PORT_USED", + port_clk4 => "PORT_UNUSED", + port_clk5 => "PORT_UNUSED", + port_clkena0 => "PORT_UNUSED", + port_clkena1 => "PORT_UNUSED", + port_clkena2 => "PORT_UNUSED", + port_clkena3 => "PORT_UNUSED", + port_clkena4 => "PORT_UNUSED", + port_clkena5 => "PORT_UNUSED", + port_extclk0 => "PORT_UNUSED", + port_extclk1 => "PORT_UNUSED", + port_extclk2 => "PORT_UNUSED", + port_extclk3 => "PORT_UNUSED", + width_clock => 5 + ) + PORT MAP ( + areset => areset, + inclk => sub_wire6, + clk => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0" +-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "9" +-- Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "3" +-- Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "9" +-- Retrieval info: PRIVATE: DIV_FACTOR3 NUMERIC "9" +-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE2 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE3 STRING "50.00000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "24.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "18.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "12.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE3 STRING "6.000000" +-- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "27.000" +-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0" +-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "ps" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT2 STRING "ps" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT3 STRING "ps" +-- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK2 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK3 STRING "0" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "8" +-- Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "2" +-- Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "4" +-- Retrieval info: PRIVATE: MULT_FACTOR3 NUMERIC "2" +-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "24.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "18.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "12.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ3 STRING "6.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE3 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT2 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT3 STRING "MHz" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT2 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT3 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT2 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT3 STRING "deg" +-- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1" +-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +-- Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll.mif" +-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +-- Retrieval info: PRIVATE: SPREAD_USE STRING "0" +-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0" +-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK1 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK2 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK3 STRING "1" +-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_CLK0 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK1 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK2 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK3 STRING "1" +-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA1 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA2 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA3 STRING "0" +-- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "9" +-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "8" +-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "3" +-- Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "2" +-- Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "9" +-- Retrieval info: CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "4" +-- Retrieval info: CONSTANT: CLK2_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK3_DIVIDE_BY NUMERIC "9" +-- Retrieval info: CONSTANT: CLK3_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK3_MULTIPLY_BY NUMERIC "2" +-- Retrieval info: CONSTANT: CLK3_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "37037" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL" +-- Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +-- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +-- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT_CLK_EXT VCC "@inclk[1..0]" +-- Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset" +-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +-- Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT_CLK_EXT VCC "c1" +-- Retrieval info: USED_PORT: c2 0 0 0 0 OUTPUT_CLK_EXT VCC "c2" +-- Retrieval info: USED_PORT: c3 0 0 0 0 OUTPUT_CLK_EXT VCC "c3" +-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +-- Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +-- Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1 +-- Retrieval info: CONNECT: c2 0 0 0 0 @clk 0 0 1 2 +-- Retrieval info: CONNECT: c3 0 0 0 0 @clk 0 0 1 3 +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.cmp FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.bsf FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_inst.vhd FALSE +-- Retrieval info: LIB_FILE: altera_mf +-- Retrieval info: CBX_MODULE_PREFIX: ON diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/scandoubler.v b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/scandoubler.v similarity index 94% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/scandoubler.v rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/scandoubler.v index e85cba43..36e71ed2 100644 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/scandoubler.v +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/scandoubler.v @@ -46,6 +46,17 @@ module scandoubler #(parameter LENGTH, parameter HALF_DEPTH) output [DWIDTH:0] b_out ); +`define BITS_TO_FIT(N) ( \ + N <= 2 ? 0 : \ + N <= 4 ? 1 : \ + N <= 8 ? 2 : \ + N <= 16 ? 3 : \ + N <= 32 ? 4 : \ + N <= 64 ? 5 : \ + N <= 128 ? 6 : \ + N <= 256 ? 7 : \ + N <= 512 ? 8 : \ + N <=1024 ? 9 : 10 ) localparam DWIDTH = HALF_DEPTH ? 2 : 5; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/sine_package.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/sine_package.vhd new file mode 100644 index 00000000..473caa04 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/sine_package.vhd @@ -0,0 +1,152 @@ +library ieee; +use ieee.std_logic_1164.all; + +package sine_package is + + subtype table_value_type is integer range 0 to 16383; + subtype table_index_type is std_logic_vector( 6 downto 0 ); + + function get_table_value (table_index: table_index_type) return table_value_type; + +end; + +package body sine_package is + + function get_table_value (table_index: table_index_type) return table_value_type is + variable table_value: table_value_type; + begin + case table_index is + when "0000000" => table_value := 101; + when "0000001" => table_value := 302; + when "0000010" => table_value := 503; + when "0000011" => table_value := 703; + when "0000100" => table_value := 904; + when "0000101" => table_value := 1105; + when "0000110" => table_value := 1305; + when "0000111" => table_value := 1506; + when "0001000" => table_value := 1706; + when "0001001" => table_value := 1906; + when "0001010" => table_value := 2105; + when "0001011" => table_value := 2304; + when "0001100" => table_value := 2503; + when "0001101" => table_value := 2702; + when "0001110" => table_value := 2900; + when "0001111" => table_value := 3098; + when "0010000" => table_value := 3295; + when "0010001" => table_value := 3491; + when "0010010" => table_value := 3688; + when "0010011" => table_value := 3883; + when "0010100" => table_value := 4078; + when "0010101" => table_value := 4273; + when "0010110" => table_value := 4466; + when "0010111" => table_value := 4659; + when "0011000" => table_value := 4852; + when "0011001" => table_value := 5044; + when "0011010" => table_value := 5234; + when "0011011" => table_value := 5425; + when "0011100" => table_value := 5614; + when "0011101" => table_value := 5802; + when "0011110" => table_value := 5990; + when "0011111" => table_value := 6177; + when "0100000" => table_value := 6362; + when "0100001" => table_value := 6547; + when "0100010" => table_value := 6731; + when "0100011" => table_value := 6914; + when "0100100" => table_value := 7095; + when "0100101" => table_value := 7276; + when "0100110" => table_value := 7456; + when "0100111" => table_value := 7634; + when "0101000" => table_value := 7811; + when "0101001" => table_value := 7988; + when "0101010" => table_value := 8162; + when "0101011" => table_value := 8336; + when "0101100" => table_value := 8509; + when "0101101" => table_value := 8680; + when "0101110" => table_value := 8850; + when "0101111" => table_value := 9018; + when "0110000" => table_value := 9185; + when "0110001" => table_value := 9351; + when "0110010" => table_value := 9515; + when "0110011" => table_value := 9678; + when "0110100" => table_value := 9840; + when "0110101" => table_value := 10000; + when "0110110" => table_value := 10158; + when "0110111" => table_value := 10315; + when "0111000" => table_value := 10471; + when "0111001" => table_value := 10625; + when "0111010" => table_value := 10777; + when "0111011" => table_value := 10927; + when "0111100" => table_value := 11076; + when "0111101" => table_value := 11224; + when "0111110" => table_value := 11369; + when "0111111" => table_value := 11513; + when "1000000" => table_value := 11655; + when "1000001" => table_value := 11796; + when "1000010" => table_value := 11934; + when "1000011" => table_value := 12071; + when "1000100" => table_value := 12206; + when "1000101" => table_value := 12339; + when "1000110" => table_value := 12471; + when "1000111" => table_value := 12600; + when "1001000" => table_value := 12728; + when "1001001" => table_value := 12853; + when "1001010" => table_value := 12977; + when "1001011" => table_value := 13099; + when "1001100" => table_value := 13219; + when "1001101" => table_value := 13336; + when "1001110" => table_value := 13452; + when "1001111" => table_value := 13566; + when "1010000" => table_value := 13678; + when "1010001" => table_value := 13787; + when "1010010" => table_value := 13895; + when "1010011" => table_value := 14000; + when "1010100" => table_value := 14104; + when "1010101" => table_value := 14205; + when "1010110" => table_value := 14304; + when "1010111" => table_value := 14401; + when "1011000" => table_value := 14496; + when "1011001" => table_value := 14588; + when "1011010" => table_value := 14679; + when "1011011" => table_value := 14767; + when "1011100" => table_value := 14853; + when "1011101" => table_value := 14936; + when "1011110" => table_value := 15018; + when "1011111" => table_value := 15097; + when "1100000" => table_value := 15174; + when "1100001" => table_value := 15249; + when "1100010" => table_value := 15321; + when "1100011" => table_value := 15391; + when "1100100" => table_value := 15459; + when "1100101" => table_value := 15524; + when "1100110" => table_value := 15587; + when "1100111" => table_value := 15648; + when "1101000" => table_value := 15706; + when "1101001" => table_value := 15762; + when "1101010" => table_value := 15816; + when "1101011" => table_value := 15867; + when "1101100" => table_value := 15916; + when "1101101" => table_value := 15963; + when "1101110" => table_value := 16007; + when "1101111" => table_value := 16048; + when "1110000" => table_value := 16088; + when "1110001" => table_value := 16124; + when "1110010" => table_value := 16159; + when "1110011" => table_value := 16191; + when "1110100" => table_value := 16220; + when "1110101" => table_value := 16247; + when "1110110" => table_value := 16272; + when "1110111" => table_value := 16294; + when "1111000" => table_value := 16314; + when "1111001" => table_value := 16331; + when "1111010" => table_value := 16346; + when "1111011" => table_value := 16358; + when "1111100" => table_value := 16368; + when "1111101" => table_value := 16375; + when "1111110" => table_value := 16380; + when "1111111" => table_value := 16383; + when others => null; + end case; + return table_value; + end; + +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/spram.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/spram.vhd new file mode 100644 index 00000000..ad6b58b5 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/spram.vhd @@ -0,0 +1,55 @@ +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.altera_mf_components.all; + +ENTITY spram IS + generic ( + addr_width_g : integer := 8; + data_width_g : integer := 8 + ); + PORT + ( + address : IN STD_LOGIC_VECTOR (addr_width_g-1 DOWNTO 0); + clken : IN STD_LOGIC := '1'; + clock : IN STD_LOGIC := '1'; + data : IN STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0); + wren : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0) + ); +END spram; + + +ARCHITECTURE SYN OF spram IS + +BEGIN + altsyncram_component : altsyncram + GENERIC MAP ( + clock_enable_input_a => "NORMAL", + clock_enable_output_a => "BYPASS", + intended_device_family => "Cyclone V", + lpm_hint => "ENABLE_RUNTIME_MOD=NO", + lpm_type => "altsyncram", + numwords_a => 2**addr_width_g, + operation_mode => "SINGLE_PORT", + outdata_aclr_a => "NONE", + outdata_reg_a => "UNREGISTERED", + power_up_uninitialized => "FALSE", + read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ", + widthad_a => addr_width_g, + width_a => data_width_g, + width_byteena_a => 1 + ) + PORT MAP ( + address_a => address, + clock0 => clock, + clocken0 => clken, + data_a => data, + wren_a => wren, + q_a => q + ); + + + +END SYN; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/sprom.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/sprom.vhd similarity index 100% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/sprom.vhd rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/sprom.vhd diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/tripledrawpoker.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/tripledrawpoker.vhd new file mode 100644 index 00000000..327691de --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/tripledrawpoker.vhd @@ -0,0 +1,447 @@ +------------------------------------------------------------------------------ +-- FPGA TripleDrawPoker +-- +-- Version downto 2.50 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important not +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004- 4-30 galaxian modify by K.DEGAWA +-- 2004- 5- 6 first release. +-- 2004- 8-23 Improvement with T80-IP. +-- 2004- 9-22 The problem which missile didn't sometimes come out from was improved. +------------------------------------------------------------------------------ +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +--use work.pkg_galaxian.all; + +entity tripledrawpoker is + port( + W_CLK_18M : in std_logic; + W_CLK_12M : in std_logic; + W_CLK_6M : in std_logic; + + P1_CSJUDLR : in std_logic_vector(7 downto 0); + P2_CSJUDLR : in std_logic_vector(7 downto 0); + I_RESET : in std_logic; + + W_R : out std_logic_vector(2 downto 0); + W_G : out std_logic_vector(2 downto 0); + W_B : out std_logic_vector(2 downto 0); + HBLANK : out std_logic; + VBLANK : out std_logic; + W_H_SYNC : out std_logic; + W_V_SYNC : out std_logic; + W_SDAT_A : out std_logic_vector( 7 downto 0); + W_SDAT_B : out std_logic_vector( 7 downto 0); + O_CMPBL : out std_logic + ); +end; + +architecture RTL of tripledrawpoker is + -- CPU ADDRESS BUS + signal W_A : std_logic_vector(15 downto 0) := (others => '0'); + -- CPU IF + signal W_CPU_CLK : std_logic := '0'; + signal W_CPU_MREQn : std_logic := '0'; + signal W_CPU_NMIn : std_logic := '0'; + signal W_CPU_RDn : std_logic := '0'; + signal W_CPU_RFSHn : std_logic := '0'; + signal W_CPU_WAITn : std_logic := '0'; + signal W_CPU_WRn : std_logic := '0'; + signal W_CPU_WR : std_logic := '0'; + signal W_RESETn : std_logic := '0'; + -------- H and V COUNTER ------------------------- + signal W_C_BLn : std_logic := '0'; + signal W_C_BLnX : std_logic := '0'; + signal W_C_BLXn : std_logic := '0'; + signal W_H_BL : std_logic := '0'; + signal W_H_SYNC_int : std_logic := '0'; + signal W_V_BLn : std_logic := '0'; + signal W_V_BL2n : std_logic := '0'; + signal W_V_SYNC_int : std_logic := '0'; + signal W_H_CNT : std_logic_vector(8 downto 0) := (others => '0'); + signal W_V_CNT : std_logic_vector(7 downto 0) := (others => '0'); + -------- CPU RAM ---------------------------- + signal W_CPU_RAM_DO : std_logic_vector(7 downto 0) := (others => '0'); + -------- ADDRESS DECDER ---------------------- + signal W_BD_G : std_logic := '0'; + signal W_CPU_RAM_CS : std_logic := '0'; + signal W_CPU_RAM_RD : std_logic := '0'; +-- signal W_CPU_RAM_WR : std_logic := '0'; + signal W_CPU_ROM_CS : std_logic := '0'; + signal W_DIP_OE : std_logic := '0'; + signal W_H_FLIP : std_logic := '0'; + signal W_DRIVER_WE : std_logic := '0'; + signal W_OBJ_RAM_RD : std_logic := '0'; + signal W_OBJ_RAM_RQ : std_logic := '0'; + signal W_OBJ_RAM_WR : std_logic := '0'; + signal W_PITCH : std_logic := '0'; + signal W_SOUND_WE : std_logic := '0'; + signal W_STARS_ON : std_logic := '0'; + signal W_STARS_OFFn : std_logic := '0'; + signal W_SW0_OE : std_logic := '0'; + signal W_SW1_OE : std_logic := '0'; + signal W_V_FLIP : std_logic := '0'; + signal W_VID_RAM_RD : std_logic := '0'; + signal W_VID_RAM_WR : std_logic := '0'; + signal W_WDR_OE : std_logic := '0'; + --------- INPORT ----------------------------- + signal W_SW_DO : std_logic_vector( 7 downto 0) := (others => '0'); + --------- VIDEO ----------------------------- + signal W_VID_DO : std_logic_vector( 7 downto 0) := (others => '0'); + ----- DATA I/F ------------------------------------- + signal W_CPU_ROM_DO : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_CPU_ROM_DOB : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_BDO : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_BDI : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_CPU_RAM_CLK : std_logic := '0'; + signal W_VOL1 : std_logic := '0'; + signal W_VOL2 : std_logic := '0'; + signal W_FIRE : std_logic := '0'; + signal W_HIT : std_logic := '0'; + signal W_FS : std_logic_vector( 2 downto 0) := (others => '0'); + + signal blx_comb : std_logic := '0'; + signal W_1VF : std_logic := '0'; + signal W_256HnX : std_logic := '0'; + signal W_8HF : std_logic := '0'; + signal W_DAC_A : std_logic := '0'; + signal W_DAC_B : std_logic := '0'; + signal W_MISSILEn : std_logic := '0'; + signal W_SHELLn : std_logic := '0'; + signal W_MS_D : std_logic := '0'; + signal W_MS_R : std_logic := '0'; + signal W_MS_G : std_logic := '0'; + signal W_MS_B : std_logic := '0'; + + signal new_sw : std_logic_vector( 2 downto 0) := (others => '0'); + signal in_game : std_logic_vector( 1 downto 0) := (others => '0'); + signal ROM_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal rst_count : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_COL : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_STARS_B : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_STARS_G : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_STARS_R : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_VID : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_VIDEO_B : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_VIDEO_G : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_VIDEO_R : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_WAV_A0 : std_logic_vector(18 downto 0) := (others => '0'); + signal W_WAV_A1 : std_logic_vector(18 downto 0) := (others => '0'); + signal W_WAV_A2 : std_logic_vector(18 downto 0) := (others => '0'); + signal W_WAV_D0 : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_WAV_D1 : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_WAV_D2 : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_DAC : std_logic_vector( 3 downto 0) := (others => '0'); + signal gfx_bank : std_logic; + +begin + mc_vid : entity work.MC_VIDEO + port map( + I_CLK_18M => W_CLK_18M, + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_H_CNT => W_H_CNT, + I_V_CNT => W_V_CNT, + I_H_FLIP => W_H_FLIP, + I_V_FLIP => W_V_FLIP, + I_V_BLn => W_V_BLn, + I_C_BLn => W_C_BLn, + I_A => W_A(9 downto 0), + I_OBJ_SUB_A => "000", + I_BD => W_BDI, + I_OBJ_RAM_RQ => W_OBJ_RAM_RQ, + I_OBJ_RAM_RD => W_OBJ_RAM_RD, + I_OBJ_RAM_WR => W_OBJ_RAM_WR, + I_VID_RAM_RD => W_VID_RAM_RD, + I_VID_RAM_WR => W_VID_RAM_WR, + I_DRIVER_WR => W_DRIVER_WE, + I_BANK => gfx_bank, + O_C_BLnX => W_C_BLnX, + O_8HF => W_8HF, + O_256HnX => W_256HnX, + O_1VF => W_1VF, + O_MISSILEn => W_MISSILEn, + O_SHELLn => W_SHELLn, + O_BD => W_VID_DO, + O_VID => W_VID, + O_COL => W_COL + ); + + cpu : entity work.T80as + port map ( + RESET_n => W_RESETn, + CLK_n => W_CPU_CLK, + WAIT_n => W_CPU_WAITn, + INT_n => '1', + NMI_n => W_CPU_NMIn, + BUSRQ_n => '1', + MREQ_n => W_CPU_MREQn, + RD_n => W_CPU_RDn, + WR_n => W_CPU_WRn, + RFSH_n => W_CPU_RFSHn, + A => W_A, + DI => W_BDO, + DO => W_BDI, + M1_n => open, + IORQ_n => open, + HALT_n => open, + BUSAK_n => open, + DOE => open + ); + + mc_cpu_ram : entity work.MC_CPU_RAM + port map ( + I_CLK => W_CPU_RAM_CLK, + I_ADDR => W_A(9 downto 0), + I_D => W_BDI, + I_WE => W_CPU_WR, + I_OE => W_CPU_RAM_RD, + O_D => W_CPU_RAM_DO + ); + + mc_adec : entity work.MC_ADEC + port map( + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_CPU_CLK => W_CPU_CLK, + I_RSTn => W_RESETn, + + I_CPU_A => W_A, + I_CPU_D => W_BDI(0), + I_MREQn => W_CPU_MREQn, + I_RFSHn => W_CPU_RFSHn, + I_RDn => W_CPU_RDn, + I_WRn => W_CPU_WRn, + I_H_BL => W_H_BL, + I_V_BLn => W_V_BLn, + + O_WAITn => W_CPU_WAITn, + O_NMIn => W_CPU_NMIn, + O_CPU_ROM_CS => W_CPU_ROM_CS, + O_CPU_RAM_RD => W_CPU_RAM_RD, +-- O_CPU_RAM_WR => W_CPU_RAM_WR, + O_CPU_RAM_CS => W_CPU_RAM_CS, + O_OBJ_RAM_RD => W_OBJ_RAM_RD, + O_OBJ_RAM_WR => W_OBJ_RAM_WR, + O_OBJ_RAM_RQ => W_OBJ_RAM_RQ, + O_VID_RAM_RD => W_VID_RAM_RD, + O_VID_RAM_WR => W_VID_RAM_WR, + O_SW0_OE => W_SW0_OE, + O_SW1_OE => W_SW1_OE, + O_DIP_OE => W_DIP_OE, + O_WDR_OE => W_WDR_OE, + O_DRIVER_WE => W_DRIVER_WE, + O_SOUND_WE => W_SOUND_WE, + O_PITCH => W_PITCH, + O_H_FLIP => W_H_FLIP, + O_V_FLIP => W_V_FLIP, + O_BD_G => W_BD_G, + O_STARS_ON => W_STARS_ON + ); + +-- active high buttons + mc_inport : entity work.MC_INPORT + port map ( + I_COIN1 => P1_CSJUDLR(7), + I_COIN2 => P1_CSJUDLR(6), + I_1P_START => P2_CSJUDLR(0), + I_2P_START => P2_CSJUDLR(1), + I_1P_SH => P1_CSJUDLR(3), +-- I_2P_SH => P2_CSJUDLR(4), + I_1P_UP => P1_CSJUDLR(0), +-- I_2P_UP => P2_CSJUDLR(3), + I_1P_DW => P1_CSJUDLR(2), +-- I_2P_DW => P2_CSJUDLR(2), + I_1P_LE => P1_CSJUDLR(5), +-- I_2P_LE => P2_CSJUDLR(1), + I_1P_RI => P1_CSJUDLR(4), +-- I_2P_RI => P2_CSJUDLR(0), + I_SW0_OE => W_SW0_OE, + I_SW1_OE => W_SW1_OE, + I_DIP_OE => W_DIP_OE, + O_D => W_SW_DO + + ); + + mc_hv : entity work.MC_HV_COUNT + port map( + I_CLK => W_CLK_6M, + I_RSTn => W_RESETn, + O_H_CNT => W_H_CNT, + O_H_SYNC => W_H_SYNC_int, + O_H_BL => W_H_BL, + O_V_CNT => W_V_CNT, + O_V_SYNC => W_V_SYNC_int, + O_V_BL2n => W_V_BL2n, + O_V_BLn => W_V_BLn, + O_C_BLn => W_C_BLn + ); + + mc_col_pal : entity work.MC_COL_PAL + port map( + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_VID => W_VID, + I_COL => W_COL, + I_C_BLnX => W_C_BLnX, + O_C_BLXn => W_C_BLXn, + O_STARS_OFFn => W_STARS_OFFn, + O_R => W_VIDEO_R, + O_G => W_VIDEO_G, + O_B => W_VIDEO_B + ); + + mc_stars : entity work.MC_STARS + port map ( + I_CLK_18M => W_CLK_18M, + I_CLK_6M => W_CLK_6M, + I_H_FLIP => W_H_FLIP, + I_V_SYNC => W_V_SYNC_int, + I_8HF => W_8HF, + I_256HnX => W_256HnX, + I_1VF => W_1VF, + I_2V => W_V_CNT(1), + I_STARS_ON => W_STARS_ON, + I_STARS_OFFn => W_STARS_OFFn, + O_R => W_STARS_R, + O_G => W_STARS_G, + O_B => W_STARS_B, + O_NOISE => open + ); + + mc_sound_a : entity work.MC_SOUND_A + port map( + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_H_CNT1 => W_H_CNT(1), + I_BD => W_BDI, + I_PITCH => W_PITCH, + I_VOL1 => W_VOL1, + I_VOL2 => W_VOL2, + O_SDAT => W_SDAT_A, + O_DO => open + ); + +--------- ROM ------------------------------------------------------- + mc_roms : entity work.sprom + generic map ( + init_file => "./ROM/prog.hex", + widthad_a => 14, + width_a => 8) + port map ( + address => W_A(13 downto 0), + clock => W_CLK_12M, + q => W_CPU_ROM_DO + ); + +-------- VIDEO ----------------------------- + blx_comb <= not ( W_C_BLXn and W_V_BL2n ); + W_V_SYNC <= not W_V_SYNC_int; + W_H_SYNC <= not W_H_SYNC_int; + O_CMPBL <= W_C_BLnX; + + -- MISSILE => Yellow ; + -- SHELL => White ; + W_MS_D <= not (W_MISSILEn and W_SHELLn); + W_MS_R <= not blx_comb and W_MS_D; + W_MS_G <= not blx_comb and W_MS_D; + W_MS_B <= not blx_comb and W_MS_D and not W_SHELLn ; + + W_R <= W_VIDEO_R or (W_STARS_R & "0") or (W_MS_R & W_MS_R & "0"); + W_G <= W_VIDEO_G or (W_STARS_G & "0") or (W_MS_G & W_MS_G & "0"); + W_B <= W_VIDEO_B or (W_STARS_B & "0") or (W_MS_B & W_MS_B & "0"); + + process(W_CLK_6M) + begin + if rising_edge(W_CLK_6M) then + HBLANK <= not W_C_BLXn; + VBLANK <= not W_V_BL2n; + end if; + end process; + + +----- CPU I/F ------------------------------------- + + W_CPU_CLK <= W_H_CNT(0); + W_CPU_RAM_CLK <= W_CLK_12M and W_CPU_RAM_CS; + + W_CPU_ROM_DOB <= W_CPU_ROM_DO when W_CPU_ROM_CS = '1' else (others=>'0'); + + W_RESETn <= not I_RESET; + W_BDO <= W_SW_DO or W_VID_DO or W_CPU_RAM_DO or W_CPU_ROM_DOB ; + W_CPU_WR <= not W_CPU_WRn; + + new_sw <= (W_FS(2) or W_FS(1) or W_FS(0)) & W_HIT & W_FIRE; + + process(W_CPU_CLK, I_RESET) + begin + if (I_RESET = '1') then + rst_count <= (others => '0'); + elsif rising_edge( W_CPU_CLK) then + if ( rst_count /= x"f") then + rst_count <= rst_count + 1; + end if; + end if; + end process; + +----- Parts 9L --------- + process(W_CLK_12M, I_RESET) + begin + if (I_RESET = '1') then + W_FS <= (others=>'0'); + W_HIT <= '0'; + W_FIRE <= '0'; + W_VOL1 <= '0'; + W_VOL2 <= '0'; + elsif rising_edge(W_CLK_12M) then + if (W_SOUND_WE = '1') then + case(W_A(2 downto 0)) is + when "000" => W_FS(0) <= W_BDI(0); + when "001" => W_FS(1) <= W_BDI(0); + when "010" => W_FS(2) <= W_BDI(0); + when "011" => W_HIT <= W_BDI(0); +-- when "100" => UNUSED <= W_BDI(0); + when "101" => W_FIRE <= W_BDI(0); + when "110" => W_VOL1 <= W_BDI(0); + when "111" => W_VOL2 <= W_BDI(0); + when others => null; + end case; + end if; + end if; + end process; + +----- Parts 9M --------- + process(W_CLK_12M, I_RESET) + begin + if (I_RESET = '1') then + W_DAC <= (others=>'0'); + elsif rising_edge(W_CLK_12M) then + if (W_DRIVER_WE = '1') then + case(W_A(2 downto 0)) is + -- next 4 outputs go off board via ULN2075 buffer +-- when "000" => 1P START <= W_BDI(0); +-- when "001" => 2P START <= W_BDI(0); + when "010" => gfx_bank <= W_BDI(0); +-- when "011" => COIN CTR <= W_BDI(0); + when "100" => W_DAC(0) <= W_BDI(0); -- 1M + when "101" => W_DAC(1) <= W_BDI(0); -- 470K + when "110" => W_DAC(2) <= W_BDI(0); -- 220K + when "111" => W_DAC(3) <= W_BDI(0); -- 100K + when others => null; + end case; + end if; + end if; + end process; + +------------------------------------------------------------------------------- +end RTL; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/video_mixer.sv b/Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/video_mixer.sv similarity index 100% rename from Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/video_mixer.sv rename to Arcade_MiST/Galaxian Hardware/Z80 Based/TripleDrawPoker_MiST/rtl/video_mixer.sv diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/Triple_Draw_Poker.jpg b/Arcade_MiST/Galaxian Hardware/Z80 Based/Triple_Draw_Poker.jpg new file mode 100644 index 00000000..0457fe55 Binary files /dev/null and b/Arcade_MiST/Galaxian Hardware/Z80 Based/Triple_Draw_Poker.jpg differ diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/Snapshot/Birdiy.rbf b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/Snapshot/Birdiy.rbf deleted file mode 100644 index e036c779..00000000 Binary files a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/Snapshot/Birdiy.rbf and /dev/null differ diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/Birdiy.sv b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/Birdiy.sv deleted file mode 100644 index 4bd4a1df..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/Birdiy.sv +++ /dev/null @@ -1,253 +0,0 @@ -//============================================================================ -// Arcade: Birdiy -// -// Version for MiSTer -// Copyright (C) 2017 Sorgelig -// -// This program is free software; you can redistribute it and/or modify it -// under the terms of the GNU General Public License as published by the Free -// Software Foundation; either version 2 of the License, or (at your option) -// any later version. -// -// This program is distributed in the hope that it will be useful, but WITHOUT -// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or -// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for -// more details. -// -// You should have received a copy of the GNU General Public License along -// with this program; if not, write to the Free Software Foundation, Inc., -// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. -//============================================================================ - -module Birdiy( - output LED, - output [5:0] VGA_R, - output [5:0] VGA_G, - output [5:0] VGA_B, - output VGA_HS, - output VGA_VS, - output AUDIO_L, - output AUDIO_R, - input SPI_SCK, - output SPI_DO, - input SPI_DI, - input SPI_SS2, - input SPI_SS3, - input CONF_DATA0, - input CLOCK_27 -); - -`include "rtl\build_id.v" - -localparam CONF_STR = { - "Birdiy;;", - "O1,Rack Test,off,on;", - "O2,Rotate Controls,Off,On;", - "O34,Scanlines,Off,25%,50%,75%;", - "T6,Reset;", - "V,v0.00.",`BUILD_DATE -}; - -assign LED = 1; -assign AUDIO_R = AUDIO_L; - -wire clk_sys, clk_snd; -wire pll_locked; -pll pll( - .inclk0(CLOCK_27), - .areset(0), - .c0(clk_sys), - .locked(pll_locked) - ); - -reg ce_6m; -always @(posedge clk_sys) begin -reg [1:0] div; - div <= div + 1'd1; - ce_6m <= !div; -end - -wire [31:0] status; -wire [1:0] buttons; -wire [1:0] switches; -wire [7:0] joystick_0; -wire [7:0] joystick_1; -wire scandoublerD; -wire ypbpr; -wire [10:0] ps2_key; -wire [7:0] audio; -wire hs, vs; -wire hb, vb; -wire blankn = ~(hb | vb); -wire [2:0] r,g; -wire [1:0] b; - -pacmant pacmant( - .O_VIDEO_R(r), - .O_VIDEO_G(g), - .O_VIDEO_B(b), - .O_HSYNC(hs), - .O_VSYNC(vs), - .O_HBLANK(hb), - .O_VBLANK(vb), - .O_AUDIO(audio), - .I_JOYSTICK_A(~{m_fire,m_right,m_left,m_down,m_up}), - .I_JOYSTICK_B(~{m_fire,m_right,m_left,m_down,m_up}), - .I_SW({status[1], btn_two_players, btn_coin, status[1], btn_one_player}), - .RESET(status[0] | status[6] | buttons[1]), - .CLK(clk_sys), - .ENA_6(ce_6m) - ); - -video_mixer video_mixer( - .clk_sys(clk_sys), - .ce_pix(ce_6m), - .ce_pix_actual(ce_6m), - .SPI_SCK(SPI_SCK), - .SPI_SS3(SPI_SS3), - .SPI_DI(SPI_DI), - .R(blankn ? {r} : "000"), - .G(blankn ? {g} : "000"), - .B(blankn ? {b,b[1]} : "000"), - .HSync(hs), - .VSync(vs), - .VGA_R(VGA_R), - .VGA_G(VGA_G), - .VGA_B(VGA_B), - .VGA_VS(VGA_VS), - .VGA_HS(VGA_HS), - .rotate({1'b1,status[2]}), - .scandoublerD(scandoublerD), - .scanlines(scandoublerD ? 2'b00 : status[4:3]), - .ypbpr(ypbpr), - .ypbpr_full(1), - .line_start(0), - .mono(0) - ); - -mist_io #( - .STRLEN(($size(CONF_STR)>>3))) -mist_io( - .clk_sys (clk_sys ), - .conf_str (CONF_STR ), - .SPI_SCK (SPI_SCK ), - .CONF_DATA0 (CONF_DATA0 ), - .SPI_SS2 (SPI_SS2 ), - .SPI_DO (SPI_DO ), - .SPI_DI (SPI_DI ), - .buttons (buttons ), - .switches (switches ), - .scandoublerD (scandoublerD ), - .ypbpr (ypbpr ), - .ps2_key (ps2_key ), - .joystick_0 (joystick_0 ), - .joystick_1 (joystick_1 ), - .status (status ) - ); - -dac #( - .C_bits(15)) -dac( - .clk_i(clk_sys), - .res_n_i(1), - .dac_i({audio,audio}), - .dac_o(AUDIO_L) - ); - - // Rotated Normal -wire m_up = ~status[2] ? btn_left | joystick_0[1] | joystick_1[1] : btn_up | joystick_0[3] | joystick_1[3]; -wire m_down = ~status[2] ? btn_right | joystick_0[0] | joystick_1[0] : btn_down | joystick_0[2] | joystick_1[2]; -wire m_left = ~status[2] ? btn_down | joystick_0[2] | joystick_1[2] : btn_left | joystick_0[1] | joystick_1[1]; -wire m_right = ~status[2] ? btn_up | joystick_0[3] | joystick_1[3] : btn_right | joystick_0[0] | joystick_1[0]; -wire m_fire = btn_fire1 | joystick_0[4] | joystick_1[4]; -wire m_bomb = btn_fire2 | joystick_0[5] | joystick_1[5]; - -reg btn_one_player = 0; -reg btn_two_players = 0; -reg btn_left = 0; -reg btn_right = 0; -reg btn_down = 0; -reg btn_up = 0; -reg btn_fire1 = 0; -reg btn_fire2 = 0; -reg btn_fire3 = 0; -reg btn_coin = 0; -wire pressed = ps2_key[9]; -wire [7:0] code = ps2_key[7:0]; - -always @(posedge clk_sys) begin - reg old_state; - old_state <= ps2_key[10]; - if(old_state != ps2_key[10]) begin - case(code) - 'h75: btn_up <= pressed; // up - 'h72: btn_down <= pressed; // down - 'h6B: btn_left <= pressed; // left - 'h74: btn_right <= pressed; // right - 'h76: btn_coin <= pressed; // ESC - 'h05: btn_one_player <= pressed; // F1 - 'h06: btn_two_players <= pressed; // F2 - 'h14: btn_fire3 <= pressed; // ctrl - 'h11: btn_fire2 <= pressed; // alt - 'h29: btn_fire1 <= pressed; // Space - endcase - end -end - -endmodule - -//wire m_up = status[2] ? kbjoy[6] | joystick_0[1] | joystick_1[1] : kbjoy[4] | joystick_0[3] | joystick_1[3]; -//wire m_down = status[2] ? kbjoy[7] | joystick_0[0] | joystick_1[0] : kbjoy[5] | joystick_0[2] | joystick_1[2]; -//wire m_left = status[2] ? kbjoy[5] | joystick_0[2] | joystick_1[2] : kbjoy[6] | joystick_0[1] | joystick_1[1]; -//wire m_right = status[2] ? kbjoy[4] | joystick_0[3] | joystick_1[3] : kbjoy[7] | joystick_0[0] | joystick_1[0]; - - -//TODO -/* -VIDEO_START_MEMBER(pacman_state,birdiy) -{ - VIDEO_START_CALL_MEMBER( pacman ); - m_xoffsethack = 0; - m_inv_spr = 1; // sprites are mirrored in X-axis compared to normal behaviour -} - -void pacman_state::pacman_map(address_map &map) -{ - //A lot of games don't have an a15 at the cpu. Generally only games with a cpu daughter board can access the full 32k of romspace. - map(0x0000, 0x3fff).mirror(0x8000).rom(); - map(0x4000, 0x43ff).mirror(0xa000).ram().w(FUNC(pacman_state::pacman_videoram_w)).share("videoram"); - map(0x4400, 0x47ff).mirror(0xa000).ram().w(FUNC(pacman_state::pacman_colorram_w)).share("colorram"); - map(0x4800, 0x4bff).mirror(0xa000).r(FUNC(pacman_state::pacman_read_nop)).nopw(); - map(0x4c00, 0x4fef).mirror(0xa000).ram(); - map(0x4ff0, 0x4fff).mirror(0xa000).ram().share("spriteram"); - map(0x5000, 0x5007).mirror(0xaf38).w(m_mainlatch, FUNC(addressable_latch_device::write_d0)); - map(0x5040, 0x505f).mirror(0xaf00).w(m_namco_sound, FUNC(namco_device::pacman_sound_w)); - map(0x5060, 0x506f).mirror(0xaf00).writeonly().share("spriteram2"); - map(0x5070, 0x507f).mirror(0xaf00).nopw(); - map(0x5080, 0x5080).mirror(0xaf3f).nopw(); - map(0x50c0, 0x50c0).mirror(0xaf3f).w(m_watchdog, FUNC(watchdog_timer_device::reset_w)); - map(0x5000, 0x5000).mirror(0xaf3f).portr("IN0"); - map(0x5040, 0x5040).mirror(0xaf3f).portr("IN1"); - map(0x5080, 0x5080).mirror(0xaf3f).portr("DSW1"); - map(0x50c0, 0x50c0).mirror(0xaf3f).portr("DSW2"); -} - -void pacman_state::birdiy_map(address_map &map) -{ - map(0x0000, 0x3fff).mirror(0x8000).rom(); - map(0x4000, 0x43ff).mirror(0xa000).ram().w(FUNC(pacman_state::pacman_videoram_w)).share("videoram"); - map(0x4400, 0x47ff).mirror(0xa000).ram().w(FUNC(pacman_state::pacman_colorram_w)).share("colorram"); -// AM_RANGE(0x4800, 0x4bff) AM_MIRROR(0xa000) AM_READ(pacman_read_nop) AM_WRITENOP - map(0x4c00, 0x4fef).mirror(0xa000).ram(); - map(0x4ff0, 0x4fff).mirror(0xa000).ram().share("spriteram"); - map(0x5000, 0x5007).mirror(0xaf38).w(m_mainlatch, FUNC(ls259_device::write_d0)); - map(0x5080, 0x509f).mirror(0xaf00).w(m_namco_sound, FUNC(namco_device::pacman_sound_w)); - map(0x50a0, 0x50af).mirror(0xaf00).writeonly().share("spriteram2"); -// AM_RANGE(0x5070, 0x507f) AM_MIRROR(0xaf00) AM_WRITENOP -// AM_RANGE(0x5080, 0x5080) AM_MIRROR(0xaf3f) AM_WRITENOP - map(0x50c0, 0x50c0).mirror(0xaf3f).w(m_watchdog, FUNC(watchdog_timer_device::reset_w)); - map(0x5000, 0x5000).mirror(0xaf3f).portr("IN0"); - map(0x5040, 0x5040).mirror(0xaf3f).portr("IN1"); - map(0x5080, 0x5080).mirror(0xaf3f).portr("DSW1"); - map(0x50c0, 0x50c0).mirror(0xaf3f).portr("DSW2"); -}*/ diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80_Pack.vhd b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80_Pack.vhd deleted file mode 100644 index 42cf6105..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/T80/T80_Pack.vhd +++ /dev/null @@ -1,217 +0,0 @@ --- **** --- T80(b) core. In an effort to merge and maintain bug fixes .... --- --- --- Ver 300 started tidyup --- MikeJ March 2005 --- Latest version from www.fpgaarcade.com (original www.opencores.org) --- --- **** --- --- Z80 compatible microprocessor core --- --- Version : 0242 --- --- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) --- --- All rights reserved --- --- Redistribution and use in source and synthezised forms, with or without --- modification, are permitted provided that the following conditions are met: --- --- Redistributions of source code must retain the above copyright notice, --- this list of conditions and the following disclaimer. --- --- Redistributions in synthesized form must reproduce the above copyright --- notice, this list of conditions and the following disclaimer in the --- documentation and/or other materials provided with the distribution. --- --- Neither the name of the author nor the names of other contributors may --- be used to endorse or promote products derived from this software without --- specific prior written permission. --- --- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" --- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, --- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR --- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE --- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR --- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF --- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS --- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN --- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) --- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE --- POSSIBILITY OF SUCH DAMAGE. --- --- Please report bugs to the author, but before you do so, please --- make sure that this is not a derivative work and that --- you have the latest version of this file. --- --- The latest version of this file can be found at: --- http://www.opencores.org/cvsweb.shtml/t80/ --- --- Limitations : --- --- File history : --- - -library IEEE; -use IEEE.std_logic_1164.all; - -package T80_Pack is - - component T80 - generic( - Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB - IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle - Flag_C : integer := 0; - Flag_N : integer := 1; - Flag_P : integer := 2; - Flag_X : integer := 3; - Flag_H : integer := 4; - Flag_Y : integer := 5; - Flag_Z : integer := 6; - Flag_S : integer := 7 - ); - port( - RESET_n : in std_logic; - CLK_n : in std_logic; - CEN : in std_logic; - WAIT_n : in std_logic; - INT_n : in std_logic; - NMI_n : in std_logic; - BUSRQ_n : in std_logic; - M1_n : out std_logic; - IORQ : out std_logic; - NoRead : out std_logic; - Write : out std_logic; - RFSH_n : out std_logic; - HALT_n : out std_logic; - BUSAK_n : out std_logic; - A : out std_logic_vector(15 downto 0); - DInst : in std_logic_vector(7 downto 0); - DI : in std_logic_vector(7 downto 0); - DO : out std_logic_vector(7 downto 0); - MC : out std_logic_vector(2 downto 0); - TS : out std_logic_vector(2 downto 0); - IntCycle_n : out std_logic; - IntE : out std_logic; - Stop : out std_logic - ); - end component; - - component T80_Reg - port( - Clk : in std_logic; - CEN : in std_logic; - WEH : in std_logic; - WEL : in std_logic; - AddrA : in std_logic_vector(2 downto 0); - AddrB : in std_logic_vector(2 downto 0); - AddrC : in std_logic_vector(2 downto 0); - DIH : in std_logic_vector(7 downto 0); - DIL : in std_logic_vector(7 downto 0); - DOAH : out std_logic_vector(7 downto 0); - DOAL : out std_logic_vector(7 downto 0); - DOBH : out std_logic_vector(7 downto 0); - DOBL : out std_logic_vector(7 downto 0); - DOCH : out std_logic_vector(7 downto 0); - DOCL : out std_logic_vector(7 downto 0) - ); - end component; - - component T80_MCode - generic( - Mode : integer := 0; - Flag_C : integer := 0; - Flag_N : integer := 1; - Flag_P : integer := 2; - Flag_X : integer := 3; - Flag_H : integer := 4; - Flag_Y : integer := 5; - Flag_Z : integer := 6; - Flag_S : integer := 7 - ); - port( - IR : in std_logic_vector(7 downto 0); - ISet : in std_logic_vector(1 downto 0); - MCycle : in std_logic_vector(2 downto 0); - F : in std_logic_vector(7 downto 0); - NMICycle : in std_logic; - IntCycle : in std_logic; - MCycles : out std_logic_vector(2 downto 0); - TStates : out std_logic_vector(2 downto 0); - Prefix : out std_logic_vector(1 downto 0); -- None,BC,ED,DD/FD - Inc_PC : out std_logic; - Inc_WZ : out std_logic; - IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc - Read_To_Reg : out std_logic; - Read_To_Acc : out std_logic; - Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F - Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 - ALU_Op : out std_logic_vector(3 downto 0); - -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None - Save_ALU : out std_logic; - PreserveC : out std_logic; - Arith16 : out std_logic; - Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI - IORQ : out std_logic; - Jump : out std_logic; - JumpE : out std_logic; - JumpXY : out std_logic; - Call : out std_logic; - RstP : out std_logic; - LDZ : out std_logic; - LDW : out std_logic; - LDSPHL : out std_logic; - Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None - ExchangeDH : out std_logic; - ExchangeRp : out std_logic; - ExchangeAF : out std_logic; - ExchangeRS : out std_logic; - I_DJNZ : out std_logic; - I_CPL : out std_logic; - I_CCF : out std_logic; - I_SCF : out std_logic; - I_RETN : out std_logic; - I_BT : out std_logic; - I_BC : out std_logic; - I_BTR : out std_logic; - I_RLD : out std_logic; - I_RRD : out std_logic; - I_INRC : out std_logic; - SetDI : out std_logic; - SetEI : out std_logic; - IMode : out std_logic_vector(1 downto 0); - Halt : out std_logic; - NoRead : out std_logic; - Write : out std_logic - ); - end component; - - component T80_ALU - generic( - Mode : integer := 0; - Flag_C : integer := 0; - Flag_N : integer := 1; - Flag_P : integer := 2; - Flag_X : integer := 3; - Flag_H : integer := 4; - Flag_Y : integer := 5; - Flag_Z : integer := 6; - Flag_S : integer := 7 - ); - port( - Arith16 : in std_logic; - Z16 : in std_logic; - ALU_Op : in std_logic_vector(3 downto 0); - IR : in std_logic_vector(5 downto 0); - ISet : in std_logic_vector(1 downto 0); - BusA : in std_logic_vector(7 downto 0); - BusB : in std_logic_vector(7 downto 0); - F_In : in std_logic_vector(7 downto 0); - Q : out std_logic_vector(7 downto 0); - F_Out : out std_logic_vector(7 downto 0) - ); - end component; - -end; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/build_id.v b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/build_id.v deleted file mode 100644 index 6f2645d0..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/build_id.v +++ /dev/null @@ -1,2 +0,0 @@ -`define BUILD_DATE "190310" -`define BUILD_TIME "105929" diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/dac.vhd b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/dac.vhd deleted file mode 100644 index 47b2185e..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/dac.vhd +++ /dev/null @@ -1,48 +0,0 @@ -------------------------------------------------------------------------------- --- --- Delta-Sigma DAC --- --- Refer to Xilinx Application Note XAPP154. --- --- This DAC requires an external RC low-pass filter: --- --- dac_o 0---XXXXX---+---0 analog audio --- 3k3 | --- === 4n7 --- | --- GND --- -------------------------------------------------------------------------------- - -library ieee; - use ieee.std_logic_1164.all; - use ieee.numeric_std.all; - -entity dac is - generic ( - C_bits : integer := 10 - ); - port ( - clk_i : in std_logic; - res_n_i : in std_logic; - dac_i : in std_logic_vector(C_bits-1 downto 0); - dac_o : out std_logic - ); -end dac; - -architecture rtl of dac is - signal sig_in: unsigned(C_bits downto 0); -begin - seq: process(clk_i, res_n_i) - begin - if res_n_i = '0' then - sig_in <= to_unsigned(2**C_bits, sig_in'length); - dac_o <= '0'; - elsif rising_edge(clk_i) then - -- not dac_i(C_bits-1) effectively adds 0x8..0 to dac_i - --sig_in <= sig_in + unsigned(sig_in(C_bits) & (not dac_i(C_bits-1)) & dac_i(C_bits-2 downto 0)); - sig_in <= sig_in + unsigned(sig_in(C_bits) & dac_i); - dac_o <= sig_in(C_bits); - end if; - end process seq; -end rtl; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/dpram.vhd b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/dpram.vhd deleted file mode 100644 index 78823ec4..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/dpram.vhd +++ /dev/null @@ -1,58 +0,0 @@ -------------------------------------------------------------------------------- --- $Id: dpram.vhd,v 1.1 2006/02/23 21:46:45 arnim Exp $ -------------------------------------------------------------------------------- - -library ieee; -use ieee.std_logic_1164.all; - -entity dpram is - -generic ( - addr_width_g : integer := 8; - data_width_g : integer := 8 -); -port ( - clk_a_i : in std_logic; - en_a_i : in std_logic; - we_i : in std_logic; - addr_a_i : in std_logic_vector(addr_width_g-1 downto 0); - data_a_i : in std_logic_vector(data_width_g-1 downto 0); - data_a_o : out std_logic_vector(data_width_g-1 downto 0); - clk_b_i : in std_logic; - addr_b_i : in std_logic_vector(addr_width_g-1 downto 0); - data_b_o : out std_logic_vector(data_width_g-1 downto 0) -); - -end dpram; - - -library ieee; -use ieee.numeric_std.all; - -architecture rtl of dpram is - - type ram_t is array (natural range 2**addr_width_g-1 downto 0) of std_logic_vector(data_width_g-1 downto 0); - signal ram_q : ram_t; - -begin - - mem_a: process (clk_a_i) - begin - if rising_edge(clk_a_i) then - if we_i = '1' and en_a_i = '1' then - ram_q(to_integer(unsigned(addr_a_i))) <= data_a_i; - data_a_o <= data_a_i; - else - data_a_o <= ram_q(to_integer(unsigned(addr_a_i))); - end if; - end if; - end process mem_a; - - mem_b: process (clk_b_i) - begin - if rising_edge(clk_b_i) then - data_b_o <= ram_q(to_integer(unsigned(addr_b_i))); - end if; - end process mem_b; - -end rtl; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman.vhd b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman.vhd deleted file mode 100644 index ca5945a6..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman.vhd +++ /dev/null @@ -1,672 +0,0 @@ --- --- A simulation model of Pacman hardware --- Copyright (c) MikeJ - January 2006 --- --- All rights reserved --- --- Redistribution and use in source and synthezised forms, with or without --- modification, are permitted provided that the following conditions are met: --- --- Redistributions of source code must retain the above copyright notice, --- this list of conditions and the following disclaimer. --- --- Redistributions in synthesized form must reproduce the above copyright --- notice, this list of conditions and the following disclaimer in the --- documentation and/or other materials provided with the distribution. --- --- Neither the name of the author nor the names of other contributors may --- be used to endorse or promote products derived from this software without --- specific prior written permission. --- --- THIS CODE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" --- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, --- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR --- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE --- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR --- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF --- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS --- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN --- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) --- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE --- POSSIBILITY OF SUCH DAMAGE. --- --- You are responsible for any legal issues arising from your use of this code. --- --- The latest version of this file can be found at: www.fpgaarcade.com --- --- Email pacman@fpgaarcade.com --- --- Revision list --- --- version 005 Papilio release by Jack Gassett --- version 004 spartan3e release --- version 003 Jan 2006 release, general tidy up --- version 002 optional vga scan doubler --- version 001 initial release --- -library ieee; - use ieee.std_logic_1164.all; - use ieee.std_logic_unsigned.all; - use ieee.numeric_std.all; - -entity pacmant is - port ( - O_VIDEO_R : out std_logic_vector(2 downto 0); - O_VIDEO_G : out std_logic_vector(2 downto 0); - O_VIDEO_B : out std_logic_vector(1 downto 0); - O_HSYNC : out std_logic; - O_VSYNC : out std_logic; - O_HBLANK : out std_logic; - O_VBLANK : out std_logic; - -- - O_AUDIO : out std_logic_vector(7 downto 0); - -- - I_JOYSTICK_A : in std_logic_vector(4 downto 0); - I_JOYSTICK_B : in std_logic_vector(4 downto 0); - - I_SW : in std_logic_vector(4 downto 0); -- active high - -- - RESET : in std_logic; - CLK : in std_logic; - ENA_6 : in std_logic - ); -end; - -architecture RTL of pacmant is - - - -- timing - signal hcnt : std_logic_vector(8 downto 0) := "010000000"; -- 80 - signal vcnt : std_logic_vector(8 downto 0) := "011111000"; -- 0F8 - - signal do_hsync : boolean; - signal hsync : std_logic; - signal vsync : std_logic; - signal hblank : std_logic; - signal vblank : std_logic := '1'; - - -- cpu - signal cpu_ena : std_logic; - signal cpu_m1_l : std_logic; - signal cpu_mreq_l : std_logic; - signal cpu_iorq_l : std_logic; - signal cpu_rd_l : std_logic; - signal cpu_rfsh_l : std_logic; - signal cpu_wait_l : std_logic; - signal cpu_int_l : std_logic; - signal cpu_nmi_l : std_logic; - signal cpu_busrq_l : std_logic; - signal cpu_addr : std_logic_vector(15 downto 0); - signal cpu_data_out : std_logic_vector(7 downto 0); - signal cpu_data_in : std_logic_vector(7 downto 0); - - signal rom_data : std_logic_vector(7 downto 0); - signal sync_bus_cs_l : std_logic; - - signal control_reg : std_logic_vector(7 downto 0); - -- - signal vram_addr_ab : std_logic_vector(11 downto 0); - signal ab : std_logic_vector(11 downto 0); - - signal sync_bus_db : std_logic_vector(7 downto 0); - signal sync_bus_r_w_l : std_logic; - signal sync_bus_wreq_l : std_logic; - signal sync_bus_stb : std_logic; - - signal cpu_vec_reg : std_logic_vector(7 downto 0); - signal sync_bus_reg : std_logic_vector(7 downto 0); - - signal vram_l : std_logic; - signal rams_data_out : std_logic_vector(7 downto 0); - -- more decode - signal wr0_l : std_logic; - signal wr1_l : std_logic; - signal wr2_l : std_logic; - signal iodec_out_l : std_logic; - signal iodec_wdr_l : std_logic; - signal iodec_in0_l : std_logic; - signal iodec_in1_l : std_logic; - signal iodec_dipsw_l : std_logic; - - -- watchdog - signal watchdog_cnt : std_logic_vector(3 downto 0); - signal watchdog_reset_l : std_logic; - signal freeze : std_logic; - - -- ip registers - signal button_in : std_logic_vector(14 downto 0); - signal button_debounced : std_logic_vector(14 downto 0); - signal in0_reg : std_logic_vector(7 downto 0); - signal in1_reg : std_logic_vector(7 downto 0); - signal dipsw_reg : std_logic_vector(7 downto 0); - signal joystick_reg : std_logic_vector(4 downto 0); - signal joystick_reg2 : std_logic_vector(4 downto 0); - - -begin - joystick_reg <= I_JOYSTICK_A; - joystick_reg2 <= I_JOYSTICK_B; - - -- - -- video timing - -- - p_hvcnt : process - variable hcarry,vcarry : boolean; - begin - wait until rising_edge(clk); - if (ena_6 = '1') then - hcarry := (hcnt = "111111111"); - if hcarry then - hcnt <= "010000000"; -- 080 - else - hcnt <= hcnt +"1"; - end if; - -- hcnt 8 on circuit is 256H_L - vcarry := (vcnt = "111111111"); - if do_hsync then - if vcarry then - vcnt <= "011111000"; -- 0F8 - else - vcnt <= vcnt +"1"; - end if; - end if; - end if; - end process; - - p_sync_comb : process(hcnt, vcnt) - begin - vsync <= not vcnt(8); - do_hsync <= (hcnt = "010101111"); -- 0AF - end process; - - p_sync : process - begin - wait until rising_edge(clk); - if (ena_6 = '1') then - -- Timing hardware is coded differently to the real hw - -- to avoid the use of multiple clocks. Result is identical. - - if (hcnt = "010010111") then -- 097 - O_HBLANK <= '1'; - elsif (hcnt = "010001111") then -- 08F - hblank <= '1'; - elsif (hcnt = "011101111") then - hblank <= '0'; -- 0EF - O_HBLANK <= '0'; - end if; - - if do_hsync then - hsync <= '1'; - elsif (hcnt = "011001111") then -- 0CF - hsync <= '0'; - end if; - - if do_hsync then - if (vcnt = "111101111") then -- 1EF - vblank <= '1'; - elsif (vcnt = "100001111") then -- 10F - vblank <= '0'; - end if; - end if; - end if; - end process; - - -- - -- cpu - -- - p_cpu_wait_comb : process(freeze, sync_bus_wreq_l) - begin - cpu_wait_l <= '1'; - if (freeze = '1') or (sync_bus_wreq_l = '0') then - cpu_wait_l <= '0'; - end if; - end process; - - p_irq_req_watchdog : process - variable rising_vblank : boolean; - begin - wait until rising_edge(clk); - if (ena_6 = '1') then - rising_vblank := do_hsync and (vcnt = "111101111"); -- 1EF - --rising_vblank := do_hsync; -- debug - -- interrupt 8c - - if (control_reg(0) = '0') then - cpu_int_l <= '1'; - elsif rising_vblank then -- 1EF - cpu_int_l <= '0'; - end if; - - -- watchdog 8c - -- note sync reset - if (reset = '1') then - watchdog_cnt <= "1111"; - elsif (iodec_wdr_l = '0') then - watchdog_cnt <= "0000"; - elsif rising_vblank and (freeze = '0') then - watchdog_cnt <= watchdog_cnt + "1"; - end if; - - - watchdog_reset_l <= '1'; - if (watchdog_cnt = "1111") then - watchdog_reset_l <= '0'; - end if; - - -- simulation - -- pragma translate_off - -- synopsys translate_off - watchdog_reset_l <= not reset; -- watchdog disable - -- synopsys translate_on - -- pragma translate_on - end if; - end process; - - -- other cpu signals - cpu_busrq_l <= '1'; - cpu_nmi_l <= '1'; - - p_cpu_ena : process(hcnt, ena_6) - begin - cpu_ena <= '0'; - if (ena_6 = '1') then - cpu_ena <= hcnt(0); - end if; - end process; - - u_cpu : entity work.T80sed - port map ( - RESET_n => watchdog_reset_l, - CLK_n => clk, - CLKEN => cpu_ena, - WAIT_n => cpu_wait_l, - INT_n => cpu_int_l, - NMI_n => cpu_nmi_l, - BUSRQ_n => cpu_busrq_l, - M1_n => cpu_m1_l, - MREQ_n => cpu_mreq_l, - IORQ_n => cpu_iorq_l, - RD_n => cpu_rd_l, - WR_n => open, - RFSH_n => cpu_rfsh_l, - HALT_n => open, - BUSAK_n => open, - A => cpu_addr, - DI => cpu_data_in, - DO => cpu_data_out - ); - -- - -- primary addr decode - -- - p_mem_decode_comb : process(cpu_rfsh_l, cpu_rd_l, cpu_mreq_l, cpu_addr) - begin - -- rom 0x0000 - 0x3FFF - -- syncbus 0x4000 - 0x7FFF - - -- 7M - -- 7N - sync_bus_cs_l <= '1'; --- program_rom_cs_l <= '1'; - - if (cpu_mreq_l = '0') and (cpu_rfsh_l = '1') then - --- if (cpu_addr(14) = '0') and (cpu_rd_l = '0') then --- program_rom_cs_l <= '0'; --- end if; - - if (cpu_addr(14) = '1') then - sync_bus_cs_l <= '0'; - end if; - - end if; - end process; - -- - -- sync bus custom ic - -- - p_sync_bus_reg : process - begin - wait until rising_edge(clk); - if (ena_6 = '1') then - -- register on sync bus module that is used to store interrupt vector - if (cpu_iorq_l = '0') and (cpu_m1_l = '1') then - cpu_vec_reg <= cpu_data_out; - end if; - - -- read holding reg - if (hcnt(1 downto 0) = "01") then - sync_bus_reg <= cpu_data_in; - end if; - end if; - end process; - - p_sync_bus_comb : process(cpu_rd_l, sync_bus_cs_l, hcnt) - begin - -- sync_bus_stb is now an active low clock enable signal - sync_bus_stb <= '1'; - sync_bus_r_w_l <= '1'; - - if (sync_bus_cs_l = '0') and (hcnt(1) = '0') then - if (cpu_rd_l = '1') then - sync_bus_r_w_l <= '0'; - end if; - sync_bus_stb <= '0'; - end if; - - sync_bus_wreq_l <= '1'; - if (sync_bus_cs_l = '0') and (hcnt(1) = '1') and (cpu_rd_l = '0') then - sync_bus_wreq_l <= '0'; - end if; - end process; - -- - -- vram addr custom ic - -- - u_vram_addr : entity work.PACMAN_VRAM_ADDR - port map ( - AB => vram_addr_ab, - H256_L => hcnt(8), - H128 => hcnt(7), - H64 => hcnt(6), - H32 => hcnt(5), - H16 => hcnt(4), - H8 => hcnt(3), - H4 => hcnt(2), - H2 => hcnt(1), - H1 => hcnt(0), - V128 => vcnt(7), - V64 => vcnt(6), - V32 => vcnt(5), - V16 => vcnt(4), - V8 => vcnt(3), - V4 => vcnt(2), - V2 => vcnt(1), - V1 => vcnt(0), - FLIP => control_reg(3) - ); - - p_ab_mux_comb : process(hcnt, cpu_addr, vram_addr_ab) - begin - --When 2H is low, the CPU controls the bus. - if (hcnt(1) = '0') then - ab <= cpu_addr(11 downto 0); - else - ab <= vram_addr_ab; - end if; - end process; - - p_vram_comb : process(hcnt, cpu_addr, sync_bus_stb) - variable a,b : std_logic; - begin - - a := not (cpu_addr(12) or sync_bus_stb); - b := hcnt(1) and hcnt(0); - vram_l <= not (a or b); - end process; - - p_io_decode_comb : process(sync_bus_r_w_l, sync_bus_stb, ab, cpu_addr) - variable sel : std_logic_vector(2 downto 0); - variable dec : std_logic_vector(7 downto 0); - variable selb : std_logic_vector(1 downto 0); - variable decb : std_logic_vector(3 downto 0); - begin - -- WRITE - - -- out_l 0x5000 - 0x503F control space - - -- wr0_l 0x5040 - 0x504F sound - -- wr1_l 0x5050 - 0x505F sound - -- wr2_l 0x5060 - 0x506F sprite - - -- 0x5080 - 0x50BF unused - - -- wdr_l 0x50C0 - 0x50FF watchdog reset - - -- READ - - -- in0_l 0x5000 - 0x503F in port 0 - -- in1_l 0x5040 - 0x507F in port 1 - -- dipsw_l 0x5080 - 0x50BF dip switches - - -- 7J - dec := "11111111"; - sel := sync_bus_r_w_l & ab(7) & ab(6); - if (cpu_addr(12) = '1') and ( sync_bus_stb = '0') then - case sel is - when "000" => dec := "11111110"; - when "001" => dec := "11111101"; - when "010" => dec := "11111011"; - when "011" => dec := "11110111"; - when "100" => dec := "11101111"; - when "101" => dec := "11011111"; - when "110" => dec := "10111111"; - when "111" => dec := "01111111"; - when others => null; - end case; - end if; - iodec_out_l <= dec(0); - iodec_wdr_l <= dec(3); - - iodec_in0_l <= dec(4); - iodec_in1_l <= dec(5); - iodec_dipsw_l <= dec(6); - - -- 7M - decb := "1111"; - selb := ab(5) & ab(4); - if (dec(1) = '0') then - case selb is - when "00" => decb := "1110"; - when "01" => decb := "1101"; - when "10" => decb := "1011"; - when "11" => decb := "0111"; - when others => null; - end case; - end if; - wr0_l <= decb(0); - wr1_l <= decb(1); - wr2_l <= decb(2); - end process; - - p_control_reg : process - variable ena : std_logic_vector(7 downto 0); - begin - -- 8 bit addressable latch 7K - -- (made into register) - - -- 0 interrupt ena - -- 1 sound ena - -- 2 not used - -- 3 flip - -- 4 1 player start lamp - -- 5 2 player start lamp - -- 6 coin lockout - -- 7 coin counter - - wait until rising_edge(clk); - if (ena_6 = '1') then - ena := "00000000"; - if (iodec_out_l = '0') then - case ab(2 downto 0) is - when "000" => ena := "00000001"; - when "001" => ena := "00000010"; - when "010" => ena := "00000100"; - when "011" => ena := "00001000"; - when "100" => ena := "00010000"; - when "101" => ena := "00100000"; - when "110" => ena := "01000000"; - when "111" => ena := "10000000"; - when others => null; - end case; - end if; - - if (watchdog_reset_l = '0') then - control_reg <= (others => '0'); - else - for i in 0 to 7 loop - if (ena(i) = '1') then - control_reg(i) <= cpu_data_out(0); - end if; - end loop; - end if; - end if; - end process; - - p_db_mux_comb : process(hcnt, cpu_data_out, rams_data_out) - begin - -- simplified data source for video subsystem - -- only cpu or ram are sources of interest - if (hcnt(1) = '0') then - sync_bus_db <= cpu_data_out; - else - sync_bus_db <= rams_data_out; - end if; - end process; - - p_cpu_data_in_mux_comb : process(cpu_addr, cpu_iorq_l, cpu_m1_l, sync_bus_wreq_l, - iodec_in0_l, iodec_in1_l, iodec_dipsw_l, cpu_vec_reg, sync_bus_reg, rom_data, - rams_data_out, in0_reg, in1_reg, dipsw_reg) - begin - -- simplifed again - if (cpu_iorq_l = '0') and (cpu_m1_l = '0') then - cpu_data_in <= cpu_vec_reg; - elsif (sync_bus_wreq_l = '0') then - cpu_data_in <= sync_bus_reg; - else - if (cpu_addr(15 downto 14) = "00") then -- ROM at 0000 - 3fff - cpu_data_in <= rom_data; - elsif (cpu_addr(15 downto 13) = "100") then -- ROM at 8000 - 9fff - cpu_data_in <= rom_data; - else - cpu_data_in <= rams_data_out; - if (iodec_in0_l = '0') then cpu_data_in <= in0_reg; end if; - if (iodec_in1_l = '0') then cpu_data_in <= in1_reg; end if; - if (iodec_dipsw_l = '0') then cpu_data_in <= dipsw_reg; end if; - end if; - end if; - end process; - - u_rams : work.dpram generic map (12,8) - port map - ( - clk_a_i => clk, - en_a_i => ena_6, - we_i => not sync_bus_r_w_l and not vram_l, - addr_a_i => ab(11 downto 0), - data_a_i => cpu_data_out, -- cpu only source of ram data - - clk_b_i => clk, - addr_b_i => ab(11 downto 0), - data_b_o => rams_data_out - ); - - u_program_rom0 : entity work.sprom - generic map ( - init_file => "./roms/prog.hex", - widthad_a => 14, - width_a => 8) - port map ( - address => cpu_addr(13 downto 0), - clock => clk, - q => rom_data - ); - - -- video subsystem - -- - u_video : entity work.PACMAN_VIDEO - port map ( - I_HCNT => hcnt, - I_VCNT => vcnt, - -- - I_AB => ab, - I_DB => sync_bus_db, - -- - I_HBLANK => hblank, - I_VBLANK => vblank, - I_FLIP => control_reg(3), - I_WR2_L => wr2_l, - -- - O_RED => O_VIDEO_R, - O_GREEN => O_VIDEO_G, - O_BLUE => O_VIDEO_B, - -- - ENA_6 => ena_6, - CLK => clk - ); - - O_HSYNC <= hSync; - O_VSYNC <= vSync; - - --O_HBLANK <= hblank; - O_VBLANK <= vblank; - - -- - -- - -- audio subsystem - -- - u_audio : entity work.PACMAN_AUDIO - port map ( - I_HCNT => hcnt, - -- - I_AB => ab, - I_DB => sync_bus_db, - -- - I_WR1_L => wr1_l, - I_WR0_L => wr0_l, - I_SOUND_ON => control_reg(1), - -- - O_AUDIO => O_AUDIO, - ENA_6 => ena_6, - CLK => clk - ); - - button_in(9 downto 5) <= I_SW(4 downto 0); - button_in(4 downto 0) <= joystick_reg(4 downto 0); - button_in(14 downto 10) <= joystick_reg2(4 downto 0); - - button_debounced <= button_in; - ---button_debounced Arcade MegaWing Location --- 8 RIGHT PushButton --- 7 DOWN PushButton --- 6 UP PushButton --- 5 LEFT PushButton --- 4 Fire Joystick --- 3 RIGHT Joystick --- 2 LEFT Joystick --- 1 DOWN Joystick --- 0 UP Joystick - - p_input_registers : process - begin - wait until rising_edge(clk); - if (ena_6 = '1') then - -- on is low - in0_reg(7) <= '0'; -- IPT_SERVICE1 - in0_reg(6) <= not button_debounced(7); -- coin2 - in0_reg(5) <= not button_debounced(7); -- coin1 - in0_reg(4) <= not button_debounced(9); -- "Rack Test (Cheat)" - in0_reg(3) <= button_debounced(1); -- p1 down - in0_reg(2) <= button_debounced(3); -- p1 right - in0_reg(1) <= button_debounced(2); -- p1 left - in0_reg(0) <= button_debounced(0); -- p1 up - - in1_reg(7) <= '1'; -- unused - in1_reg(6) <= not button_debounced(8); -- start2 RIGHT PushButton - in1_reg(5) <= not button_debounced(5); -- start1 LEFT PushButton - in1_reg(4) <= not button_debounced(6); -- Service Mode - in1_reg(3) <= button_debounced(11); -- p2 down - in1_reg(2) <= button_debounced(13); -- p2 right - in1_reg(1) <= button_debounced(12); -- p2 left - in1_reg(0) <= button_debounced(10); -- p2 up - - -- on is low - freeze <= '0'; - dipsw_reg(7) <= '1'; -- Stop Screen - dipsw_reg(5) <= '1'; -- Unused - dipsw_reg(5) <= '1'; -- Skip Screen - dipsw_reg(4) <= '0'; -- Cabinet - dipsw_reg(3 downto 2) <= "10"; -- Lives (3) - dipsw_reg(1 downto 0) <= "01"; -- cost (1 coin, 1 play) - end if; - end process; - -end RTL; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman_audio.vhd b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman_audio.vhd deleted file mode 100644 index e0b3b341..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman_audio.vhd +++ /dev/null @@ -1,213 +0,0 @@ --- --- A simulation model of Pacman hardware --- Copyright (c) MikeJ - January 2006 --- --- All rights reserved --- --- Redistribution and use in source and synthezised forms, with or without --- modification, are permitted provided that the following conditions are met: --- --- Redistributions of source code must retain the above copyright notice, --- this list of conditions and the following disclaimer. --- --- Redistributions in synthesized form must reproduce the above copyright --- notice, this list of conditions and the following disclaimer in the --- documentation and/or other materials provided with the distribution. --- --- Neither the name of the author nor the names of other contributors may --- be used to endorse or promote products derived from this software without --- specific prior written permission. --- --- THIS CODE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" --- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, --- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR --- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE --- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR --- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF --- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS --- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN --- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) --- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE --- POSSIBILITY OF SUCH DAMAGE. --- --- You are responsible for any legal issues arising from your use of this code. --- --- The latest version of this file can be found at: www.fpgaarcade.com --- --- Email pacman@fpgaarcade.com --- --- Revision list --- --- version 003 Jan 2006 release, general tidy up --- version 002 added volume multiplier --- version 001 initial release --- -library ieee; - use ieee.std_logic_1164.all; - use ieee.std_logic_unsigned.all; - use ieee.numeric_std.all; - -library UNISIM; - -entity PACMAN_AUDIO is - port ( - I_HCNT : in std_logic_vector(8 downto 0); - -- - I_AB : in std_logic_vector(11 downto 0); - I_DB : in std_logic_vector( 7 downto 0); - -- - I_WR1_L : in std_logic; - I_WR0_L : in std_logic; - I_SOUND_ON : in std_logic; - -- - O_AUDIO : out std_logic_vector(7 downto 0); - ENA_6 : in std_logic; - CLK : in std_logic - ); -end; - -architecture RTL of PACMAN_AUDIO is - - signal addr : std_logic_vector(3 downto 0); - signal data : std_logic_vector(3 downto 0); - signal vol_ram_dout : std_logic_vector(3 downto 0); - signal frq_ram_dout : std_logic_vector(3 downto 0); - - signal sum : std_logic_vector(5 downto 0); - signal accum_reg : std_logic_vector(5 downto 0); - signal rom3m_n : std_logic_vector(15 downto 0); - signal rom3m_w : std_logic_vector(3 downto 0); - signal rom3m : std_logic_vector(3 downto 0); - - signal rom1m_addr : std_logic_vector(7 downto 0); - signal rom1m_data : std_logic_vector(7 downto 0); - -begin - p_sel_com : process(I_HCNT, I_AB, I_DB, accum_reg) - begin - if (I_HCNT(1) = '0') then -- 2h, - addr <= I_AB(3 downto 0); - data <= I_DB(3 downto 0); -- removed invert - else - addr <= I_HCNT(5 downto 2); - data <= accum_reg(4 downto 1); - end if; - end process; - - vol_ram : work.dpram generic map (4,4) - port map - ( - clk_a_i => CLK, - en_a_i => ENA_6, - we_i => not I_WR1_L, - addr_a_i => addr(3 downto 0), - data_a_i => data, - - clk_b_i => CLK, - addr_b_i => addr(3 downto 0), - data_b_o => vol_ram_dout - ); - - frq_ram : work.dpram generic map (4,4) - port map - ( - clk_a_i => CLK, - en_a_i => ENA_6, - we_i => rom3m(1), - addr_a_i => addr(3 downto 0), - data_a_i => data, - - clk_b_i => CLK, - addr_b_i => addr(3 downto 0), - data_b_o => frq_ram_dout - ); - - p_control_rom_comb : process(I_HCNT) - begin - rom3m_n <= x"0000"; rom3m_w <= x"0"; -- default assign - case I_HCNT(3 downto 0) is - when x"0" => rom3m_n <= x"0008"; rom3m_w <= x"0"; - when x"1" => rom3m_n <= x"0000"; rom3m_w <= x"2"; - when x"2" => rom3m_n <= x"1111"; rom3m_w <= x"0"; - when x"3" => rom3m_n <= x"2222"; rom3m_w <= x"0"; - when x"4" => rom3m_n <= x"0000"; rom3m_w <= x"0"; - when x"5" => rom3m_n <= x"0000"; rom3m_w <= x"2"; - when x"6" => rom3m_n <= x"1101"; rom3m_w <= x"0"; - when x"7" => rom3m_n <= x"2242"; rom3m_w <= x"0"; - when x"8" => rom3m_n <= x"0080"; rom3m_w <= x"0"; - when x"9" => rom3m_n <= x"0000"; rom3m_w <= x"2"; - when x"A" => rom3m_n <= x"1011"; rom3m_w <= x"0"; - when x"B" => rom3m_n <= x"2422"; rom3m_w <= x"0"; - when x"C" => rom3m_n <= x"0800"; rom3m_w <= x"0"; - when x"D" => rom3m_n <= x"0000"; rom3m_w <= x"2"; - when x"E" => rom3m_n <= x"0111"; rom3m_w <= x"0"; - when x"F" => rom3m_n <= x"4222"; rom3m_w <= x"0"; - when others => null; - end case; - end process; - - p_control_rom_op_comb : process(I_HCNT, I_WR0_L, rom3m_n, rom3m_w) - begin - rom3m <= rom3m_w; - if (I_WR0_L = '1') then - case I_HCNT(5 downto 4) is - when "00" => rom3m <= rom3m_n( 3 downto 0); - when "01" => rom3m <= rom3m_n( 7 downto 4); - when "10" => rom3m <= rom3m_n(11 downto 8); - when "11" => rom3m <= rom3m_n(15 downto 12); - when others => null; - end case; - end if; - end process; - - p_adder : process(vol_ram_dout, frq_ram_dout, accum_reg) - begin - -- 1K 4 bit adder - sum <= ('0' & vol_ram_dout & '1') + ('0' & frq_ram_dout & accum_reg(5)); - end process; - - p_accum_reg : process - begin - -- 1L - wait until rising_edge(CLK); - if (ENA_6 = '1') then - if (rom3m(3) = '1') then -- clear - accum_reg <= "000000"; - elsif (rom3m(0) = '1') then -- rising edge clk - accum_reg <= sum(5 downto 1) & accum_reg(4); - end if; - end if; - end process; - - p_rom_1m_addr_comb : process(accum_reg, frq_ram_dout) - begin - rom1m_addr(7 downto 5) <= frq_ram_dout(2 downto 0); - rom1m_addr(4 downto 0) <= accum_reg(4 downto 0); - - end process; - - audio_rom_1m : entity work.sprom - generic map ( - init_file => "./roms/prom1.hex", - widthad_a => 8, - width_a => 8) - port map ( - address => rom1m_addr, - clock => CLK, - q => rom1m_data - ); - - p_original_output_reg : process - begin - -- 2m used to use async clear - wait until rising_edge(CLK); - if (ENA_6 = '1') then - if (I_SOUND_ON = '0') then - O_AUDIO <= "00000000"; - elsif (rom3m(2) = '1') then - O_AUDIO <= vol_ram_dout(3 downto 0) * rom1m_data(3 downto 0); - end if; - end if; - end process; - -end architecture RTL; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman_video.vhd b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman_video.vhd deleted file mode 100644 index 39bb6c1d..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman_video.vhd +++ /dev/null @@ -1,372 +0,0 @@ --- --- A simulation model of Pacman hardware --- Copyright (c) MikeJ - January 2006 --- --- All rights reserved --- --- Redistribution and use in source and synthezised forms, with or without --- modification, are permitted provided that the following conditions are met: --- --- Redistributions of source code must retain the above copyright notice, --- this list of conditions and the following disclaimer. --- --- Redistributions in synthesized form must reproduce the above copyright --- notice, this list of conditions and the following disclaimer in the --- documentation and/or other materials provided with the distribution. --- --- Neither the name of the author nor the names of other contributors may --- be used to endorse or promote products derived from this software without --- specific prior written permission. --- --- THIS CODE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" --- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, --- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR --- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE --- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR --- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF --- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS --- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN --- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) --- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE --- POSSIBILITY OF SUCH DAMAGE. --- --- You are responsible for any legal issues arising from your use of this code. --- --- The latest version of this file can be found at: www.fpgaarcade.com --- --- Email pacman@fpgaarcade.com --- --- Revision list --- --- version 003 Jan 2006 release, general tidy up --- version 001 initial release --- -library ieee; - use ieee.std_logic_1164.all; - use ieee.std_logic_unsigned.all; - use ieee.numeric_std.all; - -library UNISIM; - -entity PACMAN_VIDEO is - port ( - I_HCNT : in std_logic_vector(8 downto 0); - I_VCNT : in std_logic_vector(8 downto 0); - -- - I_AB : in std_logic_vector(11 downto 0); - I_DB : in std_logic_vector( 7 downto 0); - -- - I_HBLANK : in std_logic; - I_VBLANK : in std_logic; - I_FLIP : in std_logic; - I_WR2_L : in std_logic; - -- - O_RED : out std_logic_vector(2 downto 0); - O_GREEN : out std_logic_vector(2 downto 0); - O_BLUE : out std_logic_vector(1 downto 0); - ENA_6 : in std_logic; - CLK : in std_logic - ); -end; - -architecture RTL of PACMAN_VIDEO is - - signal sprite_xy_ram_temp : std_logic_vector(7 downto 0); - signal dr : std_logic_vector(7 downto 0); - - signal char_reg : std_logic_vector(7 downto 0); - signal char_sum_reg : std_logic_vector(3 downto 0); - signal char_match_reg : std_logic; - signal char_hblank_reg : std_logic; - signal char_hblank_reg_t1 : std_logic; - signal db_reg : std_logic_vector(7 downto 0); - - signal xflip : std_logic; - signal yflip : std_logic; - signal obj_on : std_logic; - - signal ca : std_logic_vector(12 downto 0); - signal char_rom_5ef_dout : std_logic_vector(7 downto 0); - - signal shift_regl : std_logic_vector(3 downto 0); - signal shift_regu : std_logic_vector(3 downto 0); - signal shift_op : std_logic_vector(1 downto 0); - signal shift_sel : std_logic_vector(1 downto 0); - - signal vout_obj_on : std_logic; - signal vout_yflip : std_logic; - signal vout_hblank : std_logic; - signal vout_db : std_logic_vector(4 downto 0); - - signal cntr_ld : std_logic; - signal ra : std_logic_vector(7 downto 0); - signal sprite_ram_ip : std_logic_vector(3 downto 0); - signal sprite_ram_op : std_logic_vector(3 downto 0); - signal sprite_ram_addr : std_logic_vector(7 downto 0); - signal sprite_ram_addr_t1 : std_logic_vector(7 downto 0); - signal vout_obj_on_t1 : std_logic; - signal col_rom_addr : std_logic_vector(7 downto 0); - - signal lut_4a : std_logic_vector(7 downto 0); - signal lut_4a_t1 : std_logic_vector(7 downto 0); - signal vout_hblank_t1 : std_logic; - signal sprite_ram_reg : std_logic_vector(3 downto 0); - - signal video_out : std_logic_vector(7 downto 0); - signal video_op_sel : std_logic; - signal final_col : std_logic_vector(3 downto 0); - -begin - - -- ram enable is low when HBLANK_L is 0 (for sprite access) or - -- 2H is low (for cpu writes) - -- we can simplify this - dr <= not sprite_xy_ram_temp when I_HBLANK = '1' else "11111111"; -- pull ups on board - - sprite_xy_ram : work.dpram generic map (4,8) - port map - ( - clk_a_i => CLK, - en_a_i => ENA_6, - we_i => not I_WR2_L, - addr_a_i => I_AB(3 downto 0), - data_a_i => I_DB, - - clk_b_i => CLK, - addr_b_i => I_AB(3 downto 0), - data_b_o => sprite_xy_ram_temp - ); - - p_char_regs : process - variable inc : std_logic; - variable sum : std_logic_vector(8 downto 0); - variable match : std_logic; - begin - wait until rising_edge (CLK); - if (I_HCNT(2 downto 0) = "011") and (ENA_6 = '1') then -- rising 4h - inc := (not I_HBLANK); - - -- 1f, 2f - sum := (I_VCNT(7 downto 0) & '1') + (dr & inc); - - -- 3e - match := '0'; - - if (sum(8 downto 5) = "1111") then - match := '1'; - end if; - - -- 1h - char_sum_reg <= sum(4 downto 1); - char_match_reg <= match; - char_hblank_reg <= I_HBLANK; - - -- 4d - db_reg <= I_DB; -- character reg - end if; - end process; - - p_flip_comb : process(char_hblank_reg, I_FLIP, db_reg) - begin - if (char_hblank_reg = '0') then - xflip <= I_FLIP; - yflip <= I_FLIP; - else - xflip <= db_reg(1); - yflip <= db_reg(0); - end if; - end process; - - p_char_addr_comb : process(db_reg, I_HCNT, - char_match_reg, char_sum_reg, char_hblank_reg, - xflip, yflip) - begin - -- 2h, 4e - obj_on <= char_match_reg or I_HCNT(8); -- 256h not 256h_l - - ca(12) <= char_hblank_reg; - ca(11 downto 6) <= db_reg(7 downto 2); - - if (char_hblank_reg = '0') then - ca(5) <= db_reg(1); - ca(4) <= db_reg(0); - else - ca(5) <= char_sum_reg(3) xor xflip; - ca(4) <= I_HCNT(3); - end if; - - ca(3) <= I_HCNT(2) xor yflip; - ca(2) <= char_sum_reg(2) xor xflip; - ca(1) <= char_sum_reg(1) xor xflip; - ca(0) <= char_sum_reg(0) xor xflip; - end process; - - -- char roms - char_rom_5ef : entity work.sprom - generic map ( - init_file => "./roms/gfx.hex", - widthad_a => 13, - width_a => 8) - port map ( - address => ca, - clock => CLK, - q => char_rom_5ef_dout - ); - - p_char_shift : process - begin - -- 4 bit shift req - wait until rising_edge (CLK); - if (ENA_6 = '1') then - case shift_sel is - when "00" => null; - - when "01" => shift_regu <= '0' & shift_regu(3 downto 1); - shift_regl <= '0' & shift_regl(3 downto 1); - - when "10" => shift_regu <= shift_regu(2 downto 0) & '0'; - shift_regl <= shift_regl(2 downto 0) & '0'; - - when "11" => shift_regu <= char_rom_5ef_dout(7 downto 4); -- load - shift_regl <= char_rom_5ef_dout(3 downto 0); - when others => null; - end case; - end if; - end process; - - p_char_shift_comb : process(I_HCNT, vout_yflip, shift_regu, shift_regl) - variable ip : std_logic; - begin - ip := I_HCNT(0) and I_HCNT(1); - if (vout_yflip = '0') then - - shift_sel(0) <= ip; - shift_sel(1) <= '1'; - shift_op(0) <= shift_regl(3); - shift_op(1) <= shift_regu(3); - else - - shift_sel(0) <= '1'; - shift_sel(1) <= ip; - shift_op(0) <= shift_regl(0); - shift_op(1) <= shift_regu(0); - end if; - end process; - - p_video_out_reg : process - begin - wait until rising_edge (CLK); - if (ENA_6 = '1') then - if (I_HCNT(2 downto 0) = "111") then - vout_obj_on <= obj_on; - vout_yflip <= yflip; - vout_hblank <= I_HBLANK; - vout_db(4 downto 0) <= I_DB(4 downto 0); -- colour reg - end if; - end if; - end process; - - p_lut_4a_comb : process(vout_db, shift_op) - begin - col_rom_addr <= '0' & vout_db(4 downto 0) & shift_op(1 downto 0); - end process; - - col_rom_4a : entity work.sprom - generic map ( - init_file => "./roms/prom4.hex", - widthad_a => 8, - width_a => 8) - port map ( - address => col_rom_addr, - clock => CLK, - q => lut_4a - ); - - cntr_ld <= '1' when (I_HCNT(3 downto 0) = "0111") and (vout_hblank='1' or vout_obj_on='0') else '0'; - - p_ra_cnt : process - begin - wait until rising_edge (CLK); - if (ENA_6 = '1') then - if (cntr_ld = '1') then - ra <= dr; - else - ra <= ra + "1"; - end if; - end if; - end process; - - sprite_ram_addr <= ra; - - u_sprite_ram : work.dpram generic map (8,4) - port map - ( - clk_a_i => CLK, - en_a_i => ENA_6, - we_i => vout_obj_on, - addr_a_i => sprite_ram_addr, - data_a_i => sprite_ram_ip, - - clk_b_i => CLK, - addr_b_i => sprite_ram_addr, - data_b_o => sprite_ram_op - ); - - sprite_ram_reg <= sprite_ram_op when vout_obj_on_t1 = '1' else "0000"; - video_op_sel <= '1' when not (sprite_ram_reg = "0000") else '0'; - - p_sprite_ram_ip_reg : process - begin - wait until rising_edge (CLK); - if (ENA_6 = '1') then - vout_obj_on_t1 <= vout_obj_on; - vout_hblank_t1 <= vout_hblank; - lut_4a_t1 <= lut_4a; - end if; - end process; - - p_sprite_ram_ip_comb : process(vout_hblank_t1, video_op_sel, sprite_ram_reg, lut_4a_t1) - begin - -- 3a - if (vout_hblank_t1 = '0') then - sprite_ram_ip <= (others => '0'); - else - if (video_op_sel = '1') then - sprite_ram_ip <= sprite_ram_reg; - else - sprite_ram_ip <= lut_4a_t1(3 downto 0); - end if; - end if; - end process; - - p_video_op_comb : process(vout_hblank, I_VBLANK, video_op_sel, sprite_ram_reg, lut_4a) - begin - -- 3b - if (vout_hblank = '1') or (I_VBLANK = '1') then - final_col <= (others => '0'); - else - if (video_op_sel = '1') then - final_col <= sprite_ram_reg; -- sprite - else - final_col <= lut_4a(3 downto 0); - end if; - end if; - end process; - - col : entity work.sprom - generic map ( - init_file => "./roms/col.hex", - widthad_a => 4, - width_a => 8) - port map ( - address => final_col, - clock => CLK, - q => video_out - ); - - -- assign outputs - O_BLUE (1 downto 0) <= video_out(7 downto 6); - O_GREEN(2 downto 0) <= video_out(5 downto 3); - O_RED (2 downto 0) <= video_out(2 downto 0); - -end architecture; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman_vram_addr.vhd b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman_vram_addr.vhd deleted file mode 100644 index b26824c4..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pacman_vram_addr.vhd +++ /dev/null @@ -1,273 +0,0 @@ --- --- A simulation model of Pacman hardware --- Copyright (c) MikeJ & CarlW - January 2006 --- --- All rights reserved --- --- Redistribution and use in source and synthezised forms, with or without --- modification, are permitted provided that the following conditions are met: --- --- Redistributions of source code must retain the above copyright notice, --- this list of conditions and the following disclaimer. --- --- Redistributions in synthesized form must reproduce the above copyright --- notice, this list of conditions and the following disclaimer in the --- documentation and/or other materials provided with the distribution. --- --- Neither the name of the author nor the names of other contributors may --- be used to endorse or promote products derived from this software without --- specific prior written permission. --- --- THIS CODE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" --- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, --- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR --- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE --- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR --- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF --- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS --- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN --- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) --- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE --- POSSIBILITY OF SUCH DAMAGE. --- --- You are responsible for any legal issues arising from your use of this code. --- --- The latest version of this file can be found at: www.fpgaarcade.com --- --- Email pacman@fpgaarcade.com --- --- Revision list --- --- version 003 Jan 2006 release, general tidy up --- version 001 initial release --- -library ieee; - use ieee.std_logic_1164.all; - use ieee.std_logic_unsigned.all; - use ieee.numeric_std.all; - -entity X74_157 is - port ( - Y : out std_logic_vector (3 downto 0); - B : in std_logic_vector (3 downto 0); - A : in std_logic_vector (3 downto 0); - G : in std_logic; - S : in std_logic - ); -end; - -architecture RTL of X74_157 is -begin - p_y_comb : process(S,G,A,B) - begin - for i in 0 to 3 loop - -- quad 2 line to 1 line mux (true logic) - if (G = '1') then - Y(i) <= '0'; - else - if (S = '0') then - Y(i) <= A(i); - else - Y(i) <= B(i); - end if; - end if; - end loop; - end process; -end RTL; - -library ieee; - use ieee.std_logic_1164.all; - use ieee.std_logic_arith.all; - use ieee.std_logic_unsigned.all; - -entity X74_257 is - port ( - Y : out std_logic_vector (3 downto 0); - B : in std_logic_vector (3 downto 0); - A : in std_logic_vector (3 downto 0); - S : in std_logic - ); -end; - -architecture RTL of X74_257 is -signal ab : std_logic_vector (3 downto 0); -begin - - Y <= ab; -- no tristate - p_ab : process(S,A,B) - begin - for i in 0 to 3 loop - if (S = '0') then - AB(i) <= A(i); - else - AB(i) <= B(i); - end if; - end loop; - end process; -end RTL; - -library ieee; - use ieee.std_logic_1164.all; - use ieee.std_logic_unsigned.all; - use ieee.numeric_std.all; - -entity PACMAN_VRAM_ADDR is - port ( - AB : out std_logic_vector (11 downto 0); - H256_L : in std_logic; - H128 : in std_logic; - H64 : in std_logic; - H32 : in std_logic; - H16 : in std_logic; - H8 : in std_logic; - H4 : in std_logic; - H2 : in std_logic; - H1 : in std_logic; - V128 : in std_logic; - V64 : in std_logic; - V32 : in std_logic; - V16 : in std_logic; - V8 : in std_logic; - V4 : in std_logic; - V2 : in std_logic; - V1 : in std_logic; - FLIP : in std_logic - ); -end; - -architecture RTL of PACMAN_VRAM_ADDR is - -signal v128p : std_logic; -signal v64p : std_logic; -signal v32p : std_logic; -signal v16p : std_logic; -signal v8p : std_logic; -signal h128p : std_logic; -signal h64p : std_logic; -signal h32p : std_logic; -signal h16p : std_logic; -signal h8p : std_logic; -signal sel : std_logic; -signal y157 : std_logic_vector (11 downto 0); - -component X74_157 - port ( - Y : out std_logic_vector (3 downto 0); - B : in std_logic_vector (3 downto 0); - A : in std_logic_vector (3 downto 0); - G : in std_logic; - S : in std_logic - ); -end component; - -component X74_257 - port ( - Y : out std_logic_vector (3 downto 0); - B : in std_logic_vector (3 downto 0); - A : in std_logic_vector (3 downto 0); - S : in std_logic - ); -end component; - -begin - p_vp_comb : process(FLIP, V8, V16, V32, V64, V128) - begin - v128p <= FLIP xor V128; - v64p <= FLIP xor V64; - v32p <= FLIP xor V32; - v16p <= FLIP xor V16; - v8p <= FLIP xor V8; - end process; - - p_hp_comb : process(FLIP, H8, H16, H32, H64, H128) - begin - H128P <= FLIP xor H128; - H64P <= FLIP xor H64; - H32P <= FLIP xor H32; - H16P <= FLIP xor H16; - H8P <= FLIP xor H8; - end process; - - p_sel : process(H16, H32, H64) - begin - sel <= not((H32 xor H16) or (H32 xor H64)); - end process; - - --p_oe257 : process(H2) - --begin - -- oe <= not(H2); - --end process; - - U6 : X74_157 - port map( - Y => y157(11 downto 8), - B(3) => '0', - B(2) => H4, - B(1) => h64p, - B(0) => h64p, - A => "1111", - G => '0', - S => sel - ); - - U5 : X74_157 - port map( - Y => y157(7 downto 4), - B(3) => h64p, - B(2) => h64p, - B(1) => h8p, - B(0) => v128p, - A => "1111", - G => '0', - S => sel - ); - - U4 : X74_157 - port map( - Y => y157(3 downto 0), - B(3) => v64p, - B(2) => v32p, - B(1) => v16p, - B(0) => v8p, - A(3) => H64, - A(2) => H32, - A(1) => H16, - A(0) => H4, - G => '0', - S => sel - ); - - U3 : X74_257 - port map( - Y => AB(11 downto 8), - B(3) => '0', - B(2) => H4, - B(1) => v128p, - B(0) => v64p, - A => y157(11 downto 8), - S => H256_L - ); - - U2 : X74_257 - port map( - Y => AB(7 downto 4), - B(3) => v32p, - B(2) => v16p, - B(1) => v8p, - B(0) => h128p, - A => y157(7 downto 4), - S => H256_L - ); - - U1 : X74_257 - port map( - Y => AB(3 downto 0), - B(3) => h64p, - B(2) => h32p, - B(1) => h16p, - B(0) => h8p, - A => y157(3 downto 0), - S => H256_L - ); - -end RTL; diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pll.qip b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pll.qip deleted file mode 100644 index afd958be..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pll.qip +++ /dev/null @@ -1,4 +0,0 @@ -set_global_assignment -name IP_TOOL_NAME "ALTPLL" -set_global_assignment -name IP_TOOL_VERSION "13.1" -set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "pll.v"] -set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "pll.ppf"] diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pll.v b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pll.v deleted file mode 100644 index 60297687..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/pll.v +++ /dev/null @@ -1,320 +0,0 @@ -// megafunction wizard: %ALTPLL% -// GENERATION: STANDARD -// VERSION: WM1.0 -// MODULE: altpll - -// ============================================================ -// File Name: pll.v -// Megafunction Name(s): -// altpll -// -// Simulation Library Files(s): -// altera_mf -// ============================================================ -// ************************************************************ -// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! -// -// 13.1.0 Build 162 10/23/2013 SJ Web Edition -// ************************************************************ - - -//Copyright (C) 1991-2013 Altera Corporation -//Your use of Altera Corporation's design tools, logic functions -//and other software and tools, and its AMPP partner logic -//functions, and any output files from any of the foregoing -//(including device programming or simulation files), and any -//associated documentation or information are expressly subject -//to the terms and conditions of the Altera Program License -//Subscription Agreement, Altera MegaCore Function License -//Agreement, or other applicable license agreement, including, -//without limitation, that your use is for the sole purpose of -//programming logic devices manufactured by Altera and sold by -//Altera or its authorized distributors. Please refer to the -//applicable agreement for further details. - - -// synopsys translate_off -`timescale 1 ps / 1 ps -// synopsys translate_on -module pll ( - areset, - inclk0, - c0, - locked); - - input areset; - input inclk0; - output c0; - output locked; -`ifndef ALTERA_RESERVED_QIS -// synopsys translate_off -`endif - tri0 areset; -`ifndef ALTERA_RESERVED_QIS -// synopsys translate_on -`endif - - wire sub_wire0; - wire [4:0] sub_wire1; - wire [0:0] sub_wire5 = 1'h0; - wire locked = sub_wire0; - wire [0:0] sub_wire2 = sub_wire1[0:0]; - wire c0 = sub_wire2; - wire sub_wire3 = inclk0; - wire [1:0] sub_wire4 = {sub_wire5, sub_wire3}; - - altpll altpll_component ( - .areset (areset), - .inclk (sub_wire4), - .locked (sub_wire0), - .clk (sub_wire1), - .activeclock (), - .clkbad (), - .clkena ({6{1'b1}}), - .clkloss (), - .clkswitch (1'b0), - .configupdate (1'b0), - .enable0 (), - .enable1 (), - .extclk (), - .extclkena ({4{1'b1}}), - .fbin (1'b1), - .fbmimicbidir (), - .fbout (), - .fref (), - .icdrclk (), - .pfdena (1'b1), - .phasecounterselect ({4{1'b1}}), - .phasedone (), - .phasestep (1'b1), - .phaseupdown (1'b1), - .pllena (1'b1), - .scanaclr (1'b0), - .scanclk (1'b0), - .scanclkena (1'b1), - .scandata (1'b0), - .scandataout (), - .scandone (), - .scanread (1'b0), - .scanwrite (1'b0), - .sclkout0 (), - .sclkout1 (), - .vcooverrange (), - .vcounderrange ()); - defparam - altpll_component.bandwidth_type = "AUTO", - altpll_component.clk0_divide_by = 9, - altpll_component.clk0_duty_cycle = 50, - altpll_component.clk0_multiply_by = 8, - altpll_component.clk0_phase_shift = "0", - altpll_component.compensate_clock = "CLK0", - altpll_component.inclk0_input_frequency = 37037, - altpll_component.intended_device_family = "Cyclone III", - altpll_component.lpm_hint = "CBX_MODULE_PREFIX=pll", - altpll_component.lpm_type = "altpll", - altpll_component.operation_mode = "NORMAL", - altpll_component.pll_type = "AUTO", - altpll_component.port_activeclock = "PORT_UNUSED", - altpll_component.port_areset = "PORT_USED", - altpll_component.port_clkbad0 = "PORT_UNUSED", - altpll_component.port_clkbad1 = "PORT_UNUSED", - altpll_component.port_clkloss = "PORT_UNUSED", - altpll_component.port_clkswitch = "PORT_UNUSED", - altpll_component.port_configupdate = "PORT_UNUSED", - altpll_component.port_fbin = "PORT_UNUSED", - altpll_component.port_inclk0 = "PORT_USED", - altpll_component.port_inclk1 = "PORT_UNUSED", - altpll_component.port_locked = "PORT_USED", - altpll_component.port_pfdena = "PORT_UNUSED", - altpll_component.port_phasecounterselect = "PORT_UNUSED", - altpll_component.port_phasedone = "PORT_UNUSED", - altpll_component.port_phasestep = "PORT_UNUSED", - altpll_component.port_phaseupdown = "PORT_UNUSED", - altpll_component.port_pllena = "PORT_UNUSED", - altpll_component.port_scanaclr = "PORT_UNUSED", - altpll_component.port_scanclk = "PORT_UNUSED", - altpll_component.port_scanclkena = "PORT_UNUSED", - altpll_component.port_scandata = "PORT_UNUSED", - altpll_component.port_scandataout = "PORT_UNUSED", - altpll_component.port_scandone = "PORT_UNUSED", - altpll_component.port_scanread = "PORT_UNUSED", - altpll_component.port_scanwrite = "PORT_UNUSED", - altpll_component.port_clk0 = "PORT_USED", - altpll_component.port_clk1 = "PORT_UNUSED", - altpll_component.port_clk2 = "PORT_UNUSED", - altpll_component.port_clk3 = "PORT_UNUSED", - altpll_component.port_clk4 = "PORT_UNUSED", - altpll_component.port_clk5 = "PORT_UNUSED", - altpll_component.port_clkena0 = "PORT_UNUSED", - altpll_component.port_clkena1 = "PORT_UNUSED", - altpll_component.port_clkena2 = "PORT_UNUSED", - altpll_component.port_clkena3 = "PORT_UNUSED", - altpll_component.port_clkena4 = "PORT_UNUSED", - altpll_component.port_clkena5 = "PORT_UNUSED", - altpll_component.port_extclk0 = "PORT_UNUSED", - altpll_component.port_extclk1 = "PORT_UNUSED", - altpll_component.port_extclk2 = "PORT_UNUSED", - altpll_component.port_extclk3 = "PORT_UNUSED", - altpll_component.self_reset_on_loss_lock = "OFF", - altpll_component.width_clock = 5; - - -endmodule - -// ============================================================ -// CNX file retrieval info -// ============================================================ -// Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" -// Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" -// Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" -// Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" -// Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" -// Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" -// Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" -// Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" -// Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" -// Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" -// Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" -// Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" -// Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" -// Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" -// Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0" -// Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" -// Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "9" -// Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" -// Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "24.000000" -// Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" -// Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" -// Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" -// Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" -// Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" -// Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" -// Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" -// Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "27.000" -// Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" -// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" -// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" -// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" -// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" -// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" -// Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" -// Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1" -// Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" -// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available" -// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" -// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" -// Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" -// Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" -// Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "8" -// Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1" -// Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "24.00000000" -// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" -// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" -// Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" -// Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" -// Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" -// Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" -// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" -// Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" -// Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1" -// Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" -// Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" -// Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" -// Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" -// Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" -// Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" -// Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" -// Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" -// Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll.mif" -// Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" -// Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" -// Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" -// Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" -// Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" -// Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" -// Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" -// Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" -// Retrieval info: PRIVATE: SPREAD_USE STRING "0" -// Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0" -// Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" -// Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" -// Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" -// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" -// Retrieval info: PRIVATE: USE_CLK0 STRING "1" -// Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" -// Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" -// Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" -// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all -// Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" -// Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "9" -// Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" -// Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "8" -// Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" -// Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" -// Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "37037" -// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" -// Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" -// Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL" -// Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" -// Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED" -// Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" -// Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED" -// Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" -// Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" -// Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF" -// Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" -// Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" -// Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset" -// Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" -// Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" -// Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked" -// Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0 -// Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 -// Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 -// Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 -// Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0 -// Retrieval info: GEN_FILE: TYPE_NORMAL pll.v TRUE -// Retrieval info: GEN_FILE: TYPE_NORMAL pll.ppf TRUE -// Retrieval info: GEN_FILE: TYPE_NORMAL pll.inc FALSE -// Retrieval info: GEN_FILE: TYPE_NORMAL pll.cmp FALSE -// Retrieval info: GEN_FILE: TYPE_NORMAL pll.bsf FALSE -// Retrieval info: GEN_FILE: TYPE_NORMAL pll_inst.v FALSE -// Retrieval info: GEN_FILE: TYPE_NORMAL pll_bb.v FALSE -// Retrieval info: LIB_FILE: altera_mf -// Retrieval info: CBX_MODULE_PREFIX: ON diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/col.hex b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/col.hex deleted file mode 100644 index 29acfb95..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/col.hex +++ /dev/null @@ -1,2 +0,0 @@ -:10000000000766EF00F8EA6F003F00C938AAAFF6B4 -:00000001FF diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/gfx.hex b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/gfx.hex deleted file mode 100644 index 39440393..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/gfx.hex +++ /dev/null @@ -1,513 +0,0 @@ -:100000000000000000CCFFFF00000000EEFFFFFF3B -:10001000CCEEEEEEFFFFFFFFFFFFFFFFFFFFFFFF56 -:10002000FFFFFFFF772288CCFFFF7711CCFFFFFF98 -:1000300088CCEEEEEEEECC883377DFBFBFFF7733B0 -:10004000FFBFFFFFFFFFFFFF3367CF9FFFFF773348 -:100050002288CCCCEEEEFFFFEEFFFFFFFFFFFFFF9D -:10006000FFFF773311110000330000000000000093 -:10007000CCEEFFFFFFFFFF77FFFFFFFFFFFFFF005B -:100080003F7FFFFFEEFFFFFF333333777777FFFFCD -:10009000FFFFFFFFEECC00CCFFFFFFFF7700EEFF7E -:1000A0000000000088FF9F3F0000000011111111A7 -:1000B0000088CCEEEEFFFFFF00FF331111FF3FFF82 -:1000C000CCEEFFFFFFFFFF77BFBFFF777733110055 -:1000D000FFFFFFEEEECC88003377FFFFFFFFFFEE60 -:1000E000FFFFFFFFFFFFCCCCFFFFFFFF7777DFDFD6 -:1000F00088EEEEFFFFFFFFFFFFFFFFFFFFFF7733FD -:10010000FFFFFFFFEEEECC00FFFFFFFF777733002E -:10011000FFFFFFFFFFFFFFFF234757579FBFBFFFB3 -:100120000000000033FF9FBF0000000000001133FB -:10013000EEFFFFFFFFFFFF77FFFFFFFFFFFF330033 -:10014000FFFFFFFFFFFF77777733BB99DDCCEEFF33 -:10015000000000000088FFFF00008888CCDDCCEEA6 -:10016000000000000000000000000000000000EEA1 -:100170001133777777333300000000000000000070 -:10018000000000000000000000000000000088FFE8 -:10019000FFFFFF3311111100FFFFFFCC888888009B -:1001A000000000FFFFFFFFFF000000FFBF7FFFFF19 -:1001B000FFFF770000000000FF3300000000000098 -:1001C000FF3388FFFFFFFFFF00CCFFFFFFFFFFFFB4 -:1001D00000008888CCCCEEEECCFFFFFFFFFFFF775E -:1001E00000000000336747DF00000000CCEEEEEEB9 -:1001F000FFFFFFFFFF330000FFFFFFFF11000000C4 -:1002000000000000000000000000000000000000EE -:10021000000000BBBB000000000066FFFF6600009E -:10022000FFFFFF77FFFFFFFFFFFF33CCFFFFFFFF65 -:10023000FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFCD -:10024000FFFFFF00FFFFFFFFFFFFFFEEFFFFFFFFCE -:1002500099555533884422118855331100FF880081 -:10026000FFFFFFFFFFFFCCFFFFFFFFFFFFFFFFFFD1 -:10027000FFFFFFFF33CCFFFFFFFFFFFFCCFFFFFFC0 -:10028000FFCC77FFCC77FFFFFFFFEEBBFFEEDDFF7C -:10029000FFFF44FFFFFFFFFFFF33EEFFFFFFFFFF06 -:1002A000FFBBFFEEEE77BBFFFFFFFF33CCFFFFFF8F -:1002B000FFFFFFFFFFFFFFFFFFFFFFFFFF11FFFF3C -:1002C0000000EEDDDD000000000000000000000086 -:1002D000050A050A050A050A8D8A8D8A8D8A8D8A86 -:1002E0000000006666000000000000000000000042 -:1002F00000000000000000000000EEDDDD00000056 -:1003000088CC222266CC88003377CC88887733006B -:100310002222EEEE222200000000FFFF4400000037 -:100320002222AAAAEEEE660066FFBB9999CC440091 -:10033000CCEE22222266440088DDFFBB99880000B3 -:1003400088EEEE888888880000FFFFCC66331100B5 -:10035000CCEE22222266440011BBAAAAAAEEEE002D -:10036000CCEE222222EECC0000999999DD77330061 -:10037000000000EEEE000000CCEEBB9988CCCC0073 -:10038000CCEEAAAA2222CC0000669999BBFF660097 -:1003900088CC66222222000077FF999999FF660097 -:1003A000FFFFFFFFFFFFDDFFFFFFFFFFFFFF33FF4B -:1003B0007799EEFF77FFFFFFFF77BBCCFFFFFFFFD3 -:1003C000FFFF00FFFFFFFFFFFFFF00FFFFFFFFFF3B -:1003D000FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF2C -:1003E000FFFFFFFF66FFFFFFFFFFFFFF00FFFFFFB5 -:1003F000C0C8D5FFFFD9C0803071F0F3F4F0713080 -:10040000CC221155559922CC334488AAAA99443359 -:10041000EEEE888888EEEE003377CC88CC77330018 -:10042000CCEE222222EEEE0066FF999999FFFF00A2 -:100430004466222266CC880044CC8888CC7733007E -:1004400088CC662222EEEE003377CC8888FFFF004E -:1004500022222222EEEE000088999999FFFF0000E7 -:100460000000000000EEEE008899999999FFFF00C6 -:10047000EEEE222266CC880099999988CC773300D9 -:10048000EEEE000000EEEE00FFFF111111FFFF0085 -:100490002222EEEE222200008888FFFF88880000DA -:1004A000CCEE222222664400FFFF00000000000084 -:1004B0002266EECC88EEEE0088CC663311FFFF009A -:1004C00022222222EEEE000000000000FFFF0000CA -:1004D000EEEE008800EEEE00FFFF773377FFFF00BF -:1004E000EEEECC8800EEEE00FFFF113377FFFF0049 -:1004F000CCEE222222EECC0077FF888888FF77009E -:100500000088888888EEEE0077FF888888FFFF00E3 -:10051000AACCEEAA22EECC0077FF888888FF77006D -:100520002266EECC88EEEE0077FF998888FFFF0008 -:10053000CCEE2222226644000055DD9999FF660028 -:100540000000EEEE000000008888FFFF88880000B1 -:10055000CCEE222222EECC00FFFF000000FFFF00C5 -:100560000088CCEECC880000FFFF110011FFFF00D7 -:10057000EEEECC88CCEEEE00FFFF113311FFFF0052 -:1005800066EECC88CCEE6600CCEE773377EECC000E -:100590000000EEEE00000000EEFF1111FFEE000083 -:1005A000222222AAEEEE6600CCEEFFBB99888800DC -:1005B00077DDFFFFFFFFFFFF88FFFFFFFFFFFFFF6C -:1005C000FFFF00FFFFFFFFFFFFFFCCFF00FFFFFF6C -:1005D000EE11FFFFFFFFFFFFFFFF88FFFFFFFFFFA1 -:1005E000FFFFDDBBFFFFFFFF77FFFFFFCCFFFFFF3C -:1005F0000103050E050A050A88888888898B8D8E77 -:100600000000000C1F3F7FFF000001010000000000 -:10061000000000001F3F7FFF0000000003010000FA -:1006200000000000CCCCEE6E0404063FFFFFFFCFBD -:1006300000000000CCCCEE6E0103063FFFFFFFCFB1 -:100640006EEEEEEEEECC88088F0F0F0F8F8FCF017E -:100650006EEEEEEEEECC88008F0F0F0F1F3F7F0087 -:10066000DDFFFF77331100000000000000000000F4 -:10067000DDFFEF6723010101000000000000000022 -:100680000000113377FFFFDD0000000000000000D4 -:100690000101012367EFFFDD000000000000000002 -:1006A0000888CCEEEEEEEE6E01CF8F8F0F0F0F8F1E -:1006B0000088CCEEEEEEEE6E007F3F1F0F0F0F8F27 -:1006C0006EEECCCC00000000CFFFFFFF3F0604041D -:1006D0006EEECCCC00000000CFFFFFFF3F06030111 -:1006E000FF7F3F1F0C000000000000000101000020 -:1006F000FF7F3F1F0000000000000103000000001A -:1007000080C0C0C0C080A6847654F0F0D4F6F078E3 -:10071000C0E0E0E0E0C0D3860030765470705476DC -:100720001F0E0E0E0F0F0F060F0707070303010022 -:100730001F0F0F0E0E0E0C0801010103070F0F070C -:10074000060F0F0F0E0E0E1F000103030707070F02 -:10075000080C0E0E0E0F0F1F070F0F0703010101EC -:1007600084A680C0C0C0C08078F0F6D4F0F0547683 -:1007700086D3C0E0E0E0E0C076547070547630007C -:10078000F098AE8E9F8E8E063122EEE22222EEF19E -:10079000F098AE8E9F8E8E06F1EE2222E2EE22318E -:1007A00006061F0E3AF870F0F0F0E0C1838383C0B4 -:1007B0000606060E0E1C7C70F0F09006078F07A24E -:1007C000F070F83A0E1F0606C0838383C1E0F0F094 -:1007D000707C1C0E0E060606A2078F070690F0F02E -:1007E000068E8E9F8EAE98F0F1EE2222E2EE22313E -:1007F000068E8E9F8EAE98F03122EEE22222EEF12E -:10080000100E0F0F8FA2F0F0C08307070632F0F032 -:10081000F0F0A28F0F0F0E10F0F03206070783C022 -:100820007255DDD55555DD72E0E0751C0E0E178052 -:1008300072DD5555D5DD557280170E0E1C75E0E042 -:100840002288448822884488DDEEBBEEDDEEBBEED4 -:1008500000000000080C060B080C060B050A050A30 -:10086000070A0C0800000000050A050A070A0C0820 -:10087000070C000000000000050A070C080C060B1E -:1008800000000000011337360000000000000000E7 -:10089000031F9393D3800000000003179B9BCA8023 -:1008A00080C40AD632FCB67C938293C7395733038F -:1008B000B4B254BE7A54FABA37135636335732327A -:1008C0007CB6FC32D60AC48003335739C79382936F -:1008D000000080D393931F0380CA9B9B17030000E3 -:1008E0003637130100000000000000000000000087 -:1008F000DDEA556ABE5C3A370101010000000000E4 -:100900000000000103173F3F00000000000000004E -:100910000000080C8ECECECE0000073FFFFFFFFF89 -:10092000CECECE8E0C080000FFFFFFFF3F07000079 -:100930003F3F17030100000000000000000000001E -:10094000050A050A85C2E1F0050A050A143870F0A7 -:10095000F0E0C182050A050AF078341A050A050A92 -:10096000141A343834787078050A050A050A050A1D -:10097000707870383438141A050A050A050A050A11 -:10098000050A050A050A050A8582C1C2C1E0E1E03F -:10099000050A050A050A050AE1E0E1C2C1C285822D -:1009A000143870F0F078341A050A050A050A050AA9 -:1009B000050A050A050A050A85C2E1F0F0E0C182D0 -:1009C000050A050A0578F0F0050A050A050A34F05B -:1009D000050A050A050AC1F0050A050A05E0F0F056 -:1009E000F0F0700A050A050AF038050A050A050A3A -:1009F000F0C2050A050A050AF0F0E10A050A050A2F -:100A0000051B377F77FFFFFF050A050A050A377FB9 -:100A1000FFCC33FFEF8A050AFFFFFFDDBBFFEF8A44 -:100A2000EF8A050A050A050A11FFEF8A050A050A79 -:100A3000151B37B3F77FFFFF85C2F0F0F0F0C182DE -:100A4000EFCE8D82C1C2E1F0FFFFDDBB76FCF8F096 -:100A5000FEDCBC3834787078151B373B674E8D0A46 -:100A6000050A8DEE7799EEFF8DEEBBDDEEFFFFFF01 -:100A7000FFFF77F7B73B151B85C2F0F0F0F0C1829E -:100A8000F0E0C1C2858ACDEEF0F8FC76BBDDFFFF59 -:100A900077BBFFEE773B150A773B150A050A050A77 -:100AA000050A050A050A8DEE050A050A8DEE77117D -:100AB000050A050A0D0603010D06030100000000EA -:100AC000C71F939313000000CFE4E7970A000000CC -:100AD0000000001393931FC70000000A97E7E4CFBC -:100AE00093829382D9E8D9E8111111110101010112 -:100AF000373A5CBE6A55EADD0000000000010101E2 -:100B0000FFFFFFFFFFFFFFFF151B373B777FFFFF57 -:100B1000FEDCBC3834787078FFFFFFFFEFCE8D0A23 -:100B2000151B373B777FFFFF050A050A050A050AF3 -:100B3000FEFEFCFCBCF87078151B373B777FFFFF8F -:100B4000707870383438141AEFEECDCE8D8A050ADD -:100B5000EFEECDCE8D8A050A151B373B777FFFFF61 -:100B6000050A050A050A050AEFEECDCE8D8A050AAB -:100B7000050A050A050A050A050A8D8ACDCEEFEE9B -:100B8000050A8D8ACDCEEFEEFFFF777F373B151B31 -:100B9000FFFF777F373B151B050A050A050A050A83 -:100BA000050A050A058ACDEE058ACDEEFFFFFFFF97 -:100BB000FFFFFFFFFFFFFFFFFFFF777F373B151BA7 -:100BC0007078703834B8DCFE058ACD66BBDDFFFF77 -:100BD000141A343834787078050A8D8ACDCEEFEE49 -:100BE0007078F8B8FCFCFEFEFFFF777F373B151BE3 -:100BF00000000000000000008888888888888888B5 -:100C00000000000080C0E0F000000000103070F034 -:100C1000F0E0C08000000000F07030100000000024 -:100C200010103030307070700000000000000000C4 -:100C300070707030303010100000000000000000B4 -:100C400000000000000000008080C0C0C0E0E0E0C4 -:100C50000000000000000000E0E0E0C0C0C08080B4 -:100C6000103070F0F0703010000000000000000044 -:100C70000103070F0F070301888888888888888800 -:100C8000000000000070F0F000000000000030F0F4 -:100C9000000000000000C0F00000000000E0F0F0E4 -:100CA000F0F0700000000000F030000000000000D4 -:100CB000F0C0000000000000F0F0E00000000000C4 -:100CC0000F0F0F0F0F8FCFEF0F8FCFEFFFFFFFFF34 -:100CD000113377FFFFFFFFFF00000000113377FFA4 -:100CE000FFFFFFFFFF773311FF7733110000000094 -:100CF00000000000FFFFFFFFFFFFFFFFFFFFFFFF00 -:100D0000FFFF11000000000077000000000000005D -:100D1000FFFFFFFFFF773311FFFFFF771100000098 -:100D2000CCEEFFFFFF663311FF77331100000000A8 -:100D300077DDFFFFFFFFFFFF88FFFFFFFFFFFFFFE4 -:100D4000000000000011FFFF00000000000000771D -:100D5000113377EEDDBBFFFF0000001177FFFFFFCF -:100D6000113377FFFFFFBB7700000000113377FFDF -:100D7000FFFF77CCFF77CCFFFFDDEEFFBBEEFFFF81 -:100D8000FFFFFFFFFF44FFFFFFFFFFFFFFEE33FF0B -:100D9000FFBB77EEEEFFBBFFFFFFFFCC33FFFFFF94 -:100DA0001438F0F0F0F0341A8D8ACD567666773329 -:100DB000058A8DCECD6667BBBBDDDDEE66BBFFFF72 -:100DC000FFFFEEFFF7F3F1F0773B151A343870F0C0 -:100DD0001438F0F0F0F8FCFE058ACD76BBFFFFFF7B -:100DE000FFFFFF3B050A050AF7B3C1C2C1E0E1E01E -:100DF000F0F0700A058ACD2AF0B8CDEEFF3B050A67 -:100E0000EE8800000000000011FFEE8800000000E6 -:100E1000FFCC33FFEE880000FFFFFFDDBBFFEE8855 -:100E2000113377FF77FFFFFF00000000112277FFEB -:100E3000EECC8880C0C0E0F0FFFFDDBB76FCF8F0B0 -:100E4000111133B3F777FFFF80C0F0F0F0F0C080EE -:100E5000FEDCB83030707070111133336644880096 -:100E60007070703030B8DCFE008844663333111186 -:100E7000FFFF77F7B333111180C0F0F0F0F0C080BE -:100E8000F0E0C0C08088CCEEF0F8FC76BBDDFFFF60 -:100E900077BBFFEEFF773311FF77331100000000BF -:100EA000000088EE7799EEFF88EEBBDDEEFFFFFFD6 -:100EB00000000000000088EE0000000088EE7711BE -:100EC0000000000088EEFFFF8888CC66773399CC5D -:100ED0000000000000000088000000000000CCFFBF -:100EE0009977FFCC00000000FFFFAA7777EECC884F -:100EF000EE00000000000000FFFF8800000000007E -:100F0000000088FFBFFFFFFF00003377CF9FBFBF08 -:100F1000FFFFFFFFFFEECC00FF77111177FFFFFF10 -:100F2000FFFFEECC00CCEEFFFFFFFFFF0077770066 -:100F3000CCEEFFFFFFFF771177773333110000000E -:100F4000333399DDCCEEEEFFFF0077FFFFFFFFFFAD -:100F5000FF777733BB9988CCEEEEFFFFFFFF777703 -:100F6000070A0C08000000008D8A8D8A8F8A8C8801 -:100F700000000000080C060B888C8E8B8D8A8D8AF1 -:100F80000000000080C060B080C060B050A050A0E1 -:100F900070A0C0800000000050A050A070A0C080D1 -:100FA0000103050E050A050A000000000103050EF5 -:100FB000050A050A050A050A050A050A050A050AB9 -:100FC0000000000000000000000000000000000021 -:100FD0000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F21 -:100FE000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F001 -:100FF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01 -:1010000000000000000000000000000000000000E0 -:1010100000000000000000000000000000000000D0 -:1010200000000000000000000000000000000000C0 -:1010300000000000000000000000000000000000B0 -:101040000000080C0E0E0E0E000000000000000054 -:101050000000000103070F0F0000070F0F0F0F0F15 -:101060000E0E0E0E0C080000000000000000000034 -:101070000F0F0703010000000F0F0F0F0F070000F5 -:101080000000080C0E0E0E0E000000000000000014 -:101090000000000103070F050000070F0F0F0F0FDF -:1010A0000E0E0E0E0C0800000000000000000000F4 -:1010B0000A0F0703010000000F070F0F0F070000C2 -:1010C0000000080C060E0E0E0000000000000000DC -:1010D0000000000103070F050000070F0F0C0B05B0 -:1010E0000E0E060E0C0800000000000000000000BC -:1010F0000A0F0703010000000E060F0F0F07000084 -:101100000000080C060E0E0E00010008000400028C -:101110000A080401E0F070700000070F87C0C3C127 -:101120000E0E060E0C080000040200000000000075 -:101130005A0F0603010000000E060F0F0F070000F4 -:1011400002060A0D070E0E06000000703010100097 -:10115000010201F0F0F0F1F30800070FCFBFFFFF2D -:101160000A0E060E0C08000000010000020000003C -:10117000F75D3F0314103408FFDFE9E1C387040D76 -:101180000D0B01840F8E8E8F000000783403010058 -:10119000090003F0F0F0781E090C0CF0F0E1C397A1 -:1011A0008E8BCD00CD0B070A00000000010000006F -:1011B000CFEFBB77330801037FFFFFFFFF0E0E0C5D -:1011C00000080C4AFDF0FDFB00000000000010705C -:1011D0000000112275F8F0F0000389EEFFFFF3F034 -:1011E000F7FBFDF0FD4A0C08F07010000000000055 -:1011F000F0F0F0F875221100F0F0F3FFFFEE890334 -:1012000000070E0CFEFCFEFF0000000000000011B5 -:101210000000112277DEDE9E0000CCEFFFFF7F7F13 -:10122000FFFFFEFCFE0C0E07111100000000000085 -:101230009E9EDEDE772211007F7F7FFFFFEFCC00D6 -:101240000088CCEE2E0E0E0E6010701060000003B1 -:101250000032F13376773F1FFFFCF3F5FDCFEFFD52 -:101260008E8B0301010000000F000000060F0F0627 -:101270001F01050109090101F8FD7F0E0C08080096 -:101280004040E080FEFEF9FD000003010000000088 -:101290000000000E0F03010120100077FFFFFFFF89 -:1012A000FAFF7F2E0C0C0E0E0F0300000000000052 -:1012B0000F1F3F1100000000EFEBE1EBCF03010037 -:1012C000405020B8E6FBF1FB0000000000000000E9 -:1012D00000080C0E0707131700000077FFFFFCFF44 -:1012E000F5FF7F2E4C00000001070F0000000000FA -:1012F0003F7EFC7633000107BE8F878F0F0F0E0CE9 -:101300000000000088CCEEEE0007008040F073B3D0 -:10131000000E0F33FFFFFFFF00000CFFFFFFFFFF7A -:10132000EEEECC8800000000B373F04080000700B0 -:10133000FFFFFFFF330F0E00FFFFFFFFFF0C00005A -:101340000E4A2CF0ACC888883333331100000000FB -:10135000BCBCDA691F270100A7A77FFFFFFF7F370B -:10136000000000000000000000000000000000007D -:1013700000000000000000003F6E4C08000000006C -:101380000C0C0C48B8205000777777230100000040 -:10139000ADADA5D33F5F1301CFCFEFFFFBFDEEEE69 -:1013A0000000000800000000000000000000000035 -:1013B00000000000000000006E7F17010000000028 -:1013C0000E0E1EACBCA89800333333110000000091 -:1013D000BCBCDA691F270113A7A77FFFFFFFFFFF30 -:1013E00000000000000000000000000001000000FC -:1013F0001313373F6E000000FFFFCC000000000019 -:10140000080808806040A000FFFFFE5603010000AE -:101410005B5B5BB77FBF37378F8FCFEFF7EACCCC03 -:1014200000000000080000000000000000000000B4 -:101430001313010000000000CCEE7F170100000034 -:10144000008888CCCCEEEEEE000000000000111108 -:1014500001035676EFCFDEFE083EB6F67E3EB6F6C8 -:10146000EEEEEECECE8E0E0C11110000000000004C -:10147000FFFFFFFF77331100FEFEFFFFFFFFFF01BD -:1014800000001010F01C1C0C010000000000000106 -:101490000F77331133373F3F0088CCFFCF8F0F0FCB -:1014A0000C0C0C8000000000010000000000000196 -:1014B0003F3F37321133770F874BADF0ECC88000D8 -:1014C0000CEEFFFFFFFFFFFF0010000030000010D8 -:1014D00001008040F04080000F13171F3F3F373757 -:1014E000FFFFFFFFFFFFEE0C1000003000001000B8 -:1014F000008040F04080000037373F3F1F17130F38 -:101500002226B73F5F5FCE8C000000000013173F1C -:10151000000000111199BABB30274F5AD25EC7EFB5 -:101520008C8ECEDFDF5F5F143F3F1F1F070300007D -:10153000CCCCCCEEFF7F0F076FEF6775FCDE0C00A5 -:10154000000000084C4E2EC3000000000000000008 -:101550000000013223237477604E9FA7A7BF9FDF4F -:101560008CC22ECE8C8800003377EFDF8FCF77339D -:1015700089EE3FCF4C6EEECCCFEFEFEF7F37000020 -:10158000C1DB5BB75E4E9EBC00000003070F1F1F50 -:101590000000004CEEEEEEEE000113745657F9FF1A -:1015A0002DD33FCE0C0000003F3F1F171703010053 -:1015B000DF9F9FDFFF7F0F001ECFEF9FCF7F0E00CB -:1015C0000000080C0C0C864A0000010312010707FA -:1015D000000C0E874B0F0F0F04040D4B870F0FC32A -:1015E0000C0E0E860E0C0800070716030301000000 -:1015F0001E2D1E874B0901002D1E1E0F1E2D0D00D6 -:10160000000CC0C0000CC0C00000000000000000C2 -:1016100000001133777F7F7F0225ADADAD2D2D0A00 -:1016200000000000000000000000000000000000BA -:101630007F7F7F7777331100080808FFFFEEEE0009 -:10164000000000000000000000000000000000009A -:10165000000011111111111177FFEECCCCCC8800D4 -:1016600000000000000000006061070161610700E8 -:101670001995B7B7B7A684080088CC888800000001 -:10168000000CC0C0000CC0C0000000000000000042 -:1016900000001133337777770225ADADADAD25EE80 -:1016A000000000000000000000000000000000003A -:1016B0007F7F000000000000FFFF770000000000B7 -:1016C000000000000000000000000000000000001A -:1016D0000000000000007F7F000000000077FFFF97 -:1016E000C0C00C00C0C00C000000000000000000E2 -:1016F0007777773333110000CE25ADADADAD250240 -:1017000000000000000000000000000000000000D9 -:101710007676F0F0F6FEF8BC80C0C0C0C08888883D -:1017200000000000000000000000000000000000B9 -:101730008F8F8F0F0F070703888888080C0C0C0CFD -:101740000000000000000000000000000000000099 -:1017500000010303070707070E0E0E0C0C0C080010 -:101760000000000000000000000000000000000079 -:10177000347076F6F0F073330080C0C0C0C08000D3 -:101780000000000000000000000000000000000059 -:10179000000000003043070700000000800C0C0C24 -:1017A0000000000000000000000000000000000039 -:1017B0008F8F0000000000000C0C000000000000F3 -:1017C0000000000000000000000000000000000019 -:1017D000000000000000FBFB00000000000084C0CF -:1017E00000000000000000000000000000000000F9 -:1017F0007070733300000000C0C0C08000000000A3 -:101800000040602038781C0C000000101247EFFFE9 -:10181000080805D7B73F7FEF0808CCCFCFCFEFFF41 -:101820001C1C1C7828A8C800FFFFFF777733110025 -:10183000EFEFDFDFDFDFDF03FDFDFDFBFDFDFE1F63 -:101840000000000028181C1C000000101247EFFFC9 -:10185000050505D7B73F7FEF00008C8FCFCFEFFF97 -:101860003C1C1C0808888800FFFFFF7777331100B5 -:10187000EFDFDFBFBFBFBF03FDFDFDFBFBFDFE0FC5 -:1018800000001098F89C9C8C010011337777FFFFC3 -:101890000F7FEFCFCFEFFFFF0FCC7F3FD3A5ADADD5 -:1018A0008C9C9CF898100000FFFF777733110001A3 -:1018B000FFFFEFCFCFEF7F0FADADA5D33F7FCC0FB5 -:1018C000000018D0F05CDECF0711001133BBFFFF22 -:1018D0000FFFF1FFFFFFFFFF088CEFCFCFEFFFFF00 -:1018E000CFDE5CF0D0180000FFFFBB331100110702 -:1018F000FFFFFFFFFFF1FF0FFFFFEFCFCFEF8C08E0 -:101900000C0C0C484040E050FFFFEF470301000083 -:101910007878A5D32F5F13374F6FFFFFFBECEEFEF8 -:101920004000000000000000000001010000000075 -:101930007F7FFFFF7F7F1701EECCCC8888CCEE0E37 -:101940000C0C0C4840302050FFFFEF470301000013 -:10195000ADADA5D32F5F1301CFEFFFFFFBECEEFF83 -:1019600040008888CCEEFF0F00000000000000005F -:101970000113131301000000FFFFFFFFFF7F0700AB -:10198000FFFFDDCCC8A830303F37233030010000E6 -:10199000FFFF7F3F3F7F1317FFFFFFFFFFF8FFEEC3 -:1019A00030000000000000000001131337377F0FE4 -:1019B0007FFFFFFFFFEECC00CCCC8888000000004A -:1019C000FFFFDDCCD8B810103F37233030010000C6 -:1019D000FFFF7F3F3F7F1313FFFFFFFFFFF8FFEE87 -:1019E00010000088CCCCEE0E0000000000000000CB -:1019F0001301010100000000EEFFFFFF7F7F3703AE -:101A000000000000000000000000000000000000D6 -:101A100000000000000000000000000000000000C6 -:101A200000000000080C0C0E000000101247EFFF31 -:101A3000080805D7B73F7FFF0808CCCFCFCFEFFF0F -:101A40000000000000000000000000000000000096 -:101A50000000000000000000000000000000000086 -:101A600000000000080C0C0E000000101247EFFFF1 -:101A7000050505D7B73F7FFF00008C8FCFCFEFFF65 -:101A80000E0E0C4828A8B870FFFFFF7777331100BF -:101A9000FFEFDFDFDFDFBF37FFFFFFFFFFFDFEFFF1 -:101AA0005000000000000000000000010113370F8B -:101AB000377F7FFFFFFFFF4CFFFFEEEECCCC000037 -:101AC0000E0E0E2C28A8B830FFFFFF7777331100D9 -:101AD000FFFFFFDFDFDFDF13FFFFFFFFFBFDFEEE9A -:101AE000600000008888CC0C0000000000000000AE -:101AF0003737131313010000EEEEFFFFFFFF7F0FD8 -:101B000000001010781C2C0C0000010356FEFFFF93 -:101B10000F375F2FB7F578780FEEECFBFFFF6F4FB5 -:101B20000C1C1C781020880CFFFFEF4712100000DF -:101B300078787D3FA7D713034F6FFFFFFBECFF0FB4 -:101B400000001010781C1C0C0B11013074EFFFFF0B -:101B50000FFF7F3F3F7D78780CCCCCFBFFFF6F4FB2 -:101B60000C0C0C482070A028FFFFEF470B0104006D -:101B700078787DF3E35F13074F6FFFFFFBECFF0FF8 -:101B80000C0C0C484040E050FFFFEF470301000001 -:101B90007878A5D32F5F13374F6FFFFFFBECEEFE76 -:101BA0004000000000000000000001011313370F87 -:101BB0007F7FFFFFFFFFEE0CEECCCC88880000009B -:101BC0000C0C0C48403020500F0F1E0703100C085F -:101BD0002D2D2DC3C32D03010F0F0F0F4B2C0E0FF7 -:101BE000400008080C0E0F0F01020008010200005F -:101BF00001030303010000000F0F0F0F0F0F070079 -:101C0000008888CCCCEEEEEE000000000000111140 -:101C100010124767FEDECFEF80B63E7EF6B63E7E00 -:101C2000EEEEEECECF8F010111110000000000009A -:101C3000FFFFFFFF77331100FEFEFFFFFFFFFF00F6 -:101C4000008888CCCCEEEEEE000000000000111100 -:101C500001035676EFCFDEFE083EB6F67E3EB6F6C0 -:101C6000EEEEEECECE8E0E0C111100000000000044 -:101C7000FFFFFFFF77331100FEFEFFFFFFFFFF01B5 -:101C80000000000088888C8E00113317C3C31777BB -:101C900077FFFFFFFFFFFFFF88EEFFFFFFFFFFFF64 -:101CA0008E8F8B89010200007717C3C31733110091 -:101CB000FFFFFFFFFFFFFF77FFFFFFFFFFFFEE8844 -:101CC0000000000088888E8E00001117C3C31777AC -:101CD0000077FFFFFFFFFFFF0088EEFFFFFFFFFF22 -:101CE0008F8F8988000000007717C3C31711000089 -:101CF000FFFFFFFFFFFF7700FFFFFFFFFFEE880002 -:101D0000008888C4C42E2EA6000000000000111117 -:101D100000315656ADAD1E1E00FA96874B5A968777 -:101D2000A62E2EC44C4C8F0611110000000000009E -:101D30002D0F8F8F472311004B1E1E0F0F0FFF001B -:101D40000088884C4C2EA6A600000000000011114F -:101D500000315656ADAD1E1E00FA96965A5A968719 -:101D6000A6A6A64E4E8E0C08111100000000000021 -:101D70002D0F8F8F472311004B0F0F0F0F0FFF01F8 -:101D80000000000000884C2E000000000033437467 -:101D900000000033CF0FC33C000000CC3F0F870F83 -:101DA0002E2E2E2E2FCF0302744347617611000092 -:101DB0003CC30F69968F77000F870F69961FEE005F -:101DC0000000000000884C2E000000000033437427 -:101DD00000000033CF0FC33C000000CC3F0F870F43 -:101DE0002E2E2E2F4F8E0C0074434770671100006B -:101DF0003CC30FE13C8F77000F870F0FE11FEF000F -:101E000000008888888888880000332222222222C5 -:101E10000000FF00000000000000FF0000000000C4 -:101E2000888888888800000022222222330000004F -:101E300000000000FF00000000000000FF000000A4 -:101E4000CC2222EE00EE44880000000000000000DA -:101E500000000000000000001122223300330000C7 -:101E600000EE0022AAAAEE00000000000000000020 -:101E70000000000000000000113300222222330085 -:101E80000044446666EEEEEE000011111133333368 -:101E900060690F9FF9690F9F00888888888888CCBF -:101EA000EEEEEECECE8E060C3333111100000000A4 -:101EB000FFFFFFFFFF771100CCDDDDDDFFFFFF003F -:101EC000008888CCCCEEEEEE00000000000011117E -:101ED00010124767FEDECFEF80B63E7EF6B63E7E3E -:101EE000EEEEEECECE8E060C1111000000000000CA -:101EF000FFFFFFFF77331100FEFEFEFEFFFFFF0036 -:101F000000000088CCCCEEEE17C3C3177711000099 -:101F10009FC3C39FFFFF771188EEFFFFFFFFFFFF07 -:101F2000EEEE66EECD8F0E000000000000003300E4 -:101F3000000000000033FF007711001177FFEF0071 -:101F40000000000088CCCCEE000017C3C317770058 -:101F500000779FC3C39FFFFF0000CCFFFFFFFFFF81 -:101F6000EEEEEEEECD8F0E0000000000000033001C -:101F70001100000011FFFF00FF330033FFFFEF00EF -:101F80000000000088CCCCEE0000003317C3C3175C -:101F9000000077FF9FC3C39F0000CCFFFFFFFFFF40 -:101FA000EEEEEEEECD8F0E00770000000077110010 -:101FB000FF11000077FFFF00FFFF0077FFFFEF003A -:101FC00000000088CCCCEEEE00000011337717C380 -:101FD000000077FFFFFF9FC30000EEFFFFFFFFFF42 -:101FE000EEEEEEEECD8F0E00C31777707711000086 -:101FF000C39FFFF0FFFF7700FFFFFFF0FFFFEF0041 -:00000001FF diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/prog.hex b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/prog.hex deleted file mode 100644 index c52bd31e..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/prog.hex +++ /dev/null @@ -1,1025 +0,0 @@ -:1000000031B04FED56C38100DFDFDFDFDFDFDFDF41 -:100010000F0F0F0FC9DFDFDFE1D1C10000C7DFDF46 -:10002000E10716005F195E2356EBE9EBE9DFDFDF3E -:10003000E1225A4CC9DFDFDFF5C5D5E5DDE5FDE599 -:10004000D9C5D5E508F5210150360032C0502E073C -:100050003601CD4D06CD6305CD6004CDE803CD005E -:1000600020CDF205CDE0033EFF32224C2101503677 -:1000700001F108E1D1C1D9FDE1DDE1E1D1C1F1FB3F -:10008000C921075036002B7CFE3F32C05020F516A8 -:1000900000D92100403600237C32C050FE5120F5AB -:1000A000210040555DDD21AC00C30B01210044DD82 -:1000B00021B600C30B0121004CDD21C000C30B01A0 -:1000C0002100403640237CFE4420F83603237CFE8A -:1000D0004820F87AB3CA670101E0FF21A642364200 -:1000E0000936410936440936400936520936410974 -:1000F000364D093640DD21FC00C34A010941DD21AE -:100100000501C34A0116FFD9C367017EB7FD21135C -:1001100001202E3E014777AEFD211E0120237837B6 -:100120008F32C05030EF237D064F32075010FBB79F -:1001300020D97CFE442808FE482804FE5020CCDD4F -:10014000E9B35F7AB7200154FDE9097A0F0F0F0F69 -:10015000E60FFE0A3802C63777097AE60FFE0A383C -:1001600002C6377709DDE921000011080101000806 -:100170003EFFAE32075032C050230D20F510F3B7CA -:10018000FD2186010000141D20E3CB7A2008D97AD6 -:10019000B72003C3220221002010FE32C0502D20C0 -:1001A000F8D921BA4201E0FF3644093649093650F0 -:1001B00009093653093657093A005057DD21C30162 -:1001C000C34A013A405057DD21CD0118F33A80501F -:1001D00057DD21D70118E9D92520BEC72520BAC788 -:1001E000087A87CBFAE63FD921A842856F300124EF -:1001F00001E0FF3642093641093644090936500903 -:10020000365209364F09364D09D97AD9E60F57DDEE -:10021000211602C34A010857DD211F02C34A01D932 -:10022000FDE91816C3B602C38003C3B303C3C603F4 -:10023000C3CB03C3D8056D068D0621004C360011D3 -:10024000014C01FF03EDB0CD80033A005032124C57 -:100250003AC050A720023EFF32134CFB3E01320150 -:10026000503A0050CB67C20C07CDC603A4424144AC -:10027000445245535320204441544124CDC6036683 -:100280004230303030241100000E00CD33033A00EC -:1002900050CB472841CB5F2841CB4F2870CB572804 -:1002A0007C3A4050CB6F281CCB77281E0614CDB665 -:1002B0000210FBC38E02AF32224C3A224CB732C03E -:1002C0005028F7C93AFF4F1218E2C5D521D202E5EE -:1002D000D5C9D1C118D60601180206FFCB59201F77 -:1002E000CB4920097ACD5103572E6618077BCD5193 -:1002F000035F2E262642CD6403ED53F04F18A23A39 -:10030000FF4FCD510332FF4FCD660618940DF21505 -:10031000030E091818CB5128140E0318100CCB51DA -:1003200028040E08180779FE0A38020E00CD3303A0 -:10033000C3A102C5D57932FE4F0C214741112000DF -:10034000060A79B83EFF28023E20771910F4D1C181 -:10035000C9CB412001D7F580E60F47F1E6F0B0CBDD -:1003600041C0D7C9C547D7CD74037801E0FF09CD97 -:100370007403C1C9E60FC630FE3A3802C60777C912 -:10038000AF320050CDB3030080503001CDB3030035 -:10039000D04F3001CDB303FC00400004CDB30303C4 -:1003A0000044000421014CCB8621000022064D228E -:1003B000084DC9E17E235E23562346234E121310B7 -:1003C000FC0D20F923E901E0FF180301FFFFE15EC6 -:1003D000235623EB1A13FE242804770918F6EBE9B9 -:1003E00021104C34C02334C93A014C0FD03A164C7A -:1003F0000E1FFE0630070E0F3D20020E073A104C6E -:10040000A1C02A484C5E237E23A7283A571AFEF043 -:1004100030F3EE01123A164CA728EAFE0630E6E564 -:10042000210004197EFE0F2808FE152008360F183B -:10043000123615180EFE162808FE14200636161859 -:10044000023614E118BF2A064D7CA7C80E2ECD56E1 -:10045000042A084D0E037EFEFC7928023EFC77C973 -:100460003A1D4CA7C83A004CFE50D0E6F0FE40CAF8 -:10047000FA04CD8003AF320450CD03074C441C0274 -:10048000CD030751441C07CD030758441C05CDB3C9 -:100490000300234C0601CD000706CDC6030C4350D4 -:1004A00055534820535441525420425554544F4EB2 -:1004B0002E2421869022E64F21881322D64FCDC6C6 -:1004C0000398434144444954494F4E414C202A2A01 -:1004D000204154203130303030205054532E2421CC -:1004E00060622217422166642237422102022217EB -:1004F0004622374621400022004C3A104CE60F209D -:100500000721D64F7EEE04773A1D4C3D2018CDC60C -:1005100003D1423120504C41594552204F4E4C5945 -:10052000243A40501825CDC603D14231204F5220E5 -:100530003220504C4159455253243A4050CB7720F9 -:100540000A3A1D4CD602115080180BE620C03A1D05 -:100550004CD60111500027321D4CED53004CCD06F6 -:100560000718753A8050E60320073E99321D4C1853 -:10057000673A0050CB77211F4CCD8F053A0050CB06 -:100580006F211E4CCD8F053A0050CB7F211E4C7E33 -:100590002805E60FC835C9E60FCBD6CB8EC03A800A -:1005A00050E603473A1D4C0528180520033C181255 -:1005B0007EC6807721334038043625180F36203A1E -:1005C0001D4CC6012730023E99321D4C3A004CFEAC -:1005D0005030053E01324A4C111D4C1A213440E680 -:1005E0000FC630771AD723E60F2804C63077C936EE -:1005F00020C93A014CE620201721D24F11F24F01B9 -:100600000C00EDB021E24F11A250010C00EDB0C979 -:10061000DD21D24FFD213350010206260C110200CC -:10062000DD7E00EE03FD77BFDD7E01FD77C0DD7E60 -:1006300010ED4484FD776FDD7E11ED44C610FD772B -:10064000700D2002260EDD19FD1910D4C93A005094 -:10065000CB67C03AFE4FCB5F28053AFF4F18072AF9 -:10066000F04F7E32FF4F216641CD6403C9ED41EE6C -:10067000410D420E42DF40BF405F413F41DF42BF7C -:10068000425F433F43BF41DF413F425F428240837D -:100690004093409440A540C540A840A940B640D6EC -:1006A00040CC40EC400A412A412641274141414289 -:1006B00041C341C441E1410142C342E3424143429B -:1006C0004305432543C742C84249434A430D432D8E -:1006D000437343744336435643B441B5417741971E -:1006E000415542564278429842000072CB683EDC47 -:1006F00028023E787718671871CD521DCD602DCD38 -:10070000C3440AC33F0FC31C0AC37D09C31207C3F6 -:10071000860E3A80500F0FE6033C321A4C2180506F -:10072000CB6E281111294C0605C5213C0701060096 -:10073000EDB0C110F43E0132035018060005004D23 -:1007400054503A004CD7E60F280CCB5720123D20CE -:100750000ACD7A07181FCD0C27181ACD0F271815A8 -:10076000E6032805CD7A07180C21004CCB5E200546 -:10077000CBDECDC60ACD240218C83A014C0FDA0BE5 -:100780000821004CCB762005CD06071870CD270236 -:10079000CDC60A21014CCBAE11784C3E31CB762828 -:1007A000113A8050E6102807CBEE3E013200503E51 -:1007B0003213328B411AA72004CB9E1802CBDECD18 -:1007C000290BCD2D026B42504C4159455224CD2D61 -:1007D000022E4252454144592421014CCB7E200C2B -:1007E000AF21C547772377237732E3470664CD24CB -:1007F0000210FB3E02324C4C3E09324A4CCDCB0B30 -:100800002A360222484C21014CCBC63A004CE6075E -:10081000E72108AE08B60803094C09510956090634 -:100820002721000522184C3A8050CB6F20053E014D -:1008300032164CAF32204C211B4C3A014CE640287A -:1008400001233521014C2804CBA61802CBE6CD7D2F -:10085000093A7A4CA74F280CE6E03E062006790FAD -:100860000FE6073C4F5F1600218408197E32144CB6 -:10087000790707815F218B0819117B4C010500ED79 -:10088000B0C35809000200050284FF0509071015CE -:1008900007120913200916131827122217243615D8 -:1008A0002721304520362840602545355075CDB488 -:1008B00009CD001018303A7A4CE6FC2806CD0C1011 -:1008C000CD0610CD0C10CD06103A144C4FA72819A8 -:1008D00021154C07793008352009E67F77180A354D -:1008E000200777CD0C10CD061021204C7EA7286C58 -:1008F000352069CD0307AA4107FBCD0307AA4507A9 -:100900001C185921004CCB5E2008CBDE21000022B0 -:10091000104C3A104C47E60F2042CB602814CDC94A -:100920000ECDB30B3A104CFE80383121004CCB9EDB -:1009300018263E0C324A4CCD2A0203404480042142 -:10094000D34F01030671232310FB1810CD00271885 -:100950000BCD03271806180021004C343A004CCB6D -:1009600077C83A104CE60FC03A014C21C547CB7707 -:1009700020022ED87EEE037723772377C9111B4CF4 -:100980003A014CCB772801132190910193921AA739 -:10099000C822CF41ED43EF413DC8220F42ED432F26 -:1009A000423DC8228F41ED43AF413DC8224F42ED49 -:1009B000436F42C921004CCB5E201BCBDE3E03328D -:1009C000184C21000022104C21869801040222E4D8 -:1009D0004FED43D44FC93A104CE60FC021D44F7E9F -:1009E000FE202804C60477C9D6047721184C35C0E8 -:1009F00021000022E44F22D44F21606222ED4121E8 -:100A00006664220D4221004C7EE6F0F602773E033A -:100A100032084C3E01320D4C32044CC93A1A4C6734 -:100A20006F221B4C21000022784CAF327A4C2129D6 -:100A30004C11034D010300EDB0210A4D06083600AC -:100A40002310FBC9E17E23E5061C2143441120004D -:100A5000E5C50607772310FCC1E11910F3CD2D027F -:100A6000E34210FFFF111224CD2D02C442131819C6 -:100A70001A24CD2D02E5421B1CFFFF1E032020205F -:100A8000201BF00324CD2D02E6421F0020191A047A -:100A900006080A0C0E00041BF0041724CD2D0207D3 -:100AA0004310FFFFFF01020507090B0D0FF105F2CF -:100AB000F4141D24CD2D024841F3F51524CD2D024B -:100AC00049410D0F1624CD3002DA43315550202014 -:100AD00020484947482053434F5245202020325553 -:100AE00050243E3032F74332ED4332E34321FD439D -:100AF00011254CCD09102EE911284CCD09102EF3EB -:100B000011054DCD0910CD30023C404352454449BA -:100B100054202030202020404D414D4120544F5042 -:100B2000203139383324C33302327A4CF53EFC0687 -:100B30000A213C40772B10FCF1F50F0FE607160059 -:100B40005F21AE0B197E211344113344060877123E -:100B5000231310FACD30021D4041435424F1F54FC8 -:100B6000E61FFE0A793802C606C601274FE60FC601 -:100B700030323B4079D7E60F2804C63018023E20B9 -:100B8000323C40F1216066116264221940ED533914 -:100B900040E603C8221740ED5337403DC8221540B8 -:100BA000ED5335403DC8221340ED533340C9020791 -:100BB0000401063E0732D34F3E1332D74F32D94F8E -:100BC0003E0132DB4F3E0532DD4FC9CDB30B21680C -:100BD0008822024C21300022064C2EA0220B4C3ED3 -:100BE0000232084CAF320D4C32044C32004D3D32D3 -:100BF000144D3E2032E34F21010022104CCD2A0239 -:100C0000FC40408004CD2D025F437270FCFC777580 -:100C1000FCFC7270FCFC7674FCFC7371FCFC76745A -:100C200024CD03075E401C84CD030772401A2D3E7D -:100C3000FB214040060DC5CD2F0FC12310F81140F8 -:100C400040CD860EFF22FFFF23FF24FFFF26FFFF7C -:100C500027FF28292A2B00115240CDB50E11A043A1 -:100C6000CD860EFFFFFF2224FFD7D8D9D3FF3C2427 -:100C7000FFD7D8D9D3FF22FF0011B543CDA70E115E -:100C8000F241CD860E3B223C0011F541CDA70E115D -:100C90001242CDB50E21ECED22D24121EEEF2232EF -:100CA00042117B40CD700E11BB41CD7B0E113B42FA -:100CB000CD700E117B43CD7B0E117240CD2E0E11E7 -:100CC0005341CD4F0E113442CD2E0E111243CD4F54 -:100CD0000E3EC7329240327243116040CD860E0202 -:100CE0009C9D01A0A1A20287FCE2FFFFE1E03F2062 -:100CF000019A8183A3A4029C9D85E2FFE1E020028A -:100D00009E9FA57C989A8082A3FFE32004977E99FA -:100D1000019E9FB0B178C420059503B2A4977AC50F -:100D200020069C9D01B37C98C1FC20019C9D029AE9 -:100D30008183A3B47E998520DA80829B029E9FB531 -:100D40000195028520DB9E9F05B6048720FFB70B27 -:100D50008520A9DB019C9D08862001DCDD81839B29 -:100D60000686FC209679DEDF9F078520977B990910 -:100D7000872001950A85FC200D85200D872009B765 -:100D80000385200394039C9DB803FB85FCFC3F2056 -:100D900002BD7898019A8183A7B702FBFB2002BEAF -:100DA0007A9994019E9F01B80294FB852002B9A80C -:100DB00096789803B9BA967898872000112043CD89 -:100DC0000B0E112843CD0B0E112E43CD860E01853F -:100DD00020FBFBFC3F2002853F2003EB00CD2D02D2 -:100DE0006E428FAEAEFCFCAEAEAF24CD0307914198 -:100DF000088B116E41CD860E8889AC8A00118E4217 -:100E0000CD860E8E8DAD8C00C3C60ECD860E019C98 -:100E10009DBBBC7A99209A8082A7FFA820019E9F43 -:100E200001A9FFA6AA2005A9FFFFA6AA00C9CD8691 -:100E30000E01C8C901E2E1E020C68183E4E320019C -:100E4000CACBE57DC42003C37FC52004C100C9CD42 -:100E5000860E04C02003C279C42001C8C9E67BC540 -:100E600020C68082E7E82001CACB01E9EAEB00C98D -:100E7000CD860ED0D12A2002D200C9CD860E02D650 -:100E800020D4D5D900C9E1D57E23A72002D1E947D6 -:100E9000FE20280B3804121318EE1310FD18E9E396 -:100EA00011200019EB18DFCD860E3D24FF3E5B5C60 -:100EB0005D5ED900C9CD860EFFFF26FFFF2B263AC7 -:100EC000FFFFFFFF00C9CD0030CD2A021C40448047 -:100ED00004CD030772440B0ECD030752460B0E21BF -:100EE0005E443E1FCD2F0F233E16CD2F0F2A380212 -:100EF0005E237E23A72808C604573E0F1218F13E32 -:100F0000120604216E45C5CD330F23C110F8112BF5 -:100F10000F0604218F451A13D5CD4C0F19D110F6A9 -:100F20003E0221ED45CD4C0FC303300405070606F4 -:100F30001C1802060AE5112000771910FCE1C9E12E -:100F40005E23562346237E23E5EB18E977237711AA -:100F5000200019772B77C910F4C97BE60FDD7705E0 -:100F60007BD7E60FDD77067AE60FDD77077AD7E6DF -:100F70000FDD7708C9AF060CDDE5E1772310FCC96A -:100F8000273F4418254A89911F00203F40561F5C87 -:100F90001F00273E4056163014203F163012273EC1 -:100FA0004056163014203F1600273F4C18301826A4 -:100FB0004F9A1F1F003F619918000000000000C0F9 -:100FC00018C218C418C518C718C918CB18D01800EB -:100FD00000004F9A1F1F003F619918000000000099 -:100FE00000C018C218C418C518C718C918CB18D023 -:100FF0001800000050CB7F7E2805E60FC835C96772 -:10100000C3B810C3BB10C35915C3571AC31210C3BA -:1010100085193A7A4CCB4FC4001C2A024C110000AF -:101020007CFE683830FEB0302C7DFE383827FE98C4 -:101030003023FE6838031108083AED410101010F21 -:101040003803010000216062091922ED4121666424 -:101050000919220D423A194CFE02280F3037CD599A -:10106000153E01324C4CCDA51018213A184CCB67D7 -:101070002008CDA5102102021815CD2D022C4246C4 -:101080004545442124CD0307AC450505210D0D221E -:10109000ED45220D4621184C35201D23352019CD54 -:1010A0000927C34418CD2D022C4285878586FB2451 -:1010B000CD0307AC45051CC9AF18023EFF21054C06 -:1010C000342BCB46CACB13CB7E280BCB4E11BAB8F0 -:1010D000CAF813C3061CA7C2B7123A004CCB77C29A -:1010E00075123A104CE607C2B712CD8519E607060D -:1010F000FF20093A034CFE10380206007832144DE6 -:10110000DD21064CCD6111DD210B4CCD6111210497 -:101110004CCB66280C11687821000022844CC3C790 -:1011200011ED5B844C7BB2C2C711CD85193A124CCC -:10113000E63E4F0620C506002135120956235ED52E -:10114000EB11070719CD3315D1C1380879C602E66E -:101150003E4F10E17AFEED20021600ED53844C184C -:1011600066DD460278E6F8C8FE08203ECB40C0DDCA -:101170007E00FE60282CFE702828A73A024C0688C4 -:1011800028064F3ED0910680FE38D04F3A034CDD02 -:101190009601D0ED44814FDD7E01B8301981B8D081 -:1011A0001814DD7E01FE20D8180CCB60C8CB68284F -:1011B00005780FA80FD021000022844CDD5E00DDF1 -:1011C0005601AF32144DE10E003A034CA72002CB7A -:1011D000D9923004CBC9ED44FE053002CBC1473A69 -:1011E000024C933004CBE9ED44FE053002CBE1B86C -:1011F0003003CBF13F1FB83802CBF93A044C4779A2 -:10120000E6112812FE10281A381DCB5928040601B1 -:10121000181D782F18087907380D07380578E60467 -:10122000200579E602180679D7E602F6043C472144 -:10123000044CC3A4124054A89CED989030C85C3074 -:10124000B8B034ED183018387C78B02088ED38808C -:101250002098BC2848480CEDB8A01448C4D83CB825 -:10126000B0B818C8A0D868D00CD8BC4054A89C907E -:1012700030C85C30B8CD1D15473A034CFE107830AD -:10128000023EFF32144D7821044C0F300D0F300E0A -:101290000F300F0F38210601180A0603180606073B -:1012A000180206057EE607B8280D3E0132054C7E81 -:1012B000E6F8B077CD851946E53A144D07D2A2136A -:1012C0002A024CCB58C26713CB50201C7DC6076F37 -:1012D0007CC607CB482802C60867CD3315381B2CBF -:1012E000CD33153815C3A2137CC60A67CB48280432 -:1012F0007DC60F6FCD3315D2A213CB602016FE70C2 -:10130000DAA213473EFECDF3143A7B4C473E010E62 -:1013100010C39013FE70D2A213AF32D44F21184CD9 -:10132000773A7A4CE6023E0520013D2377C5CDA5EC -:1013300010C121020222ED45220D463E02324C4CE4 -:101340000E03CD1D193A7C4CCB6828033A7E4CCD58 -:101350009719E17EE6CF77EB21164C35EB2044213F -:10136000014C0E03C3991878E6362036CB7028322C -:101370003A054CE6E0282B26F47DC6076FCD3315E1 -:101380003020473EFCCDF3143A7D4C473E160E30DC -:1013900032D54F78CD9719E17EB1770E02CD1D1968 -:1013A0001801E111024C0ED0CB5EC23E14CB562088 -:1013B00003130ED81ACB4E2806B9300F3C180BA7D2 -:1013C0002007CB56CA281418023D127E0FE60328C8 -:1013D0000B3D281C3D281E11AAA2181C1192903A00 -:1013E000144D073813119B99E521034C35E118087A -:1013F000119A98180311A0A8CB762807E5210404B8 -:1014000019EBE1CDD3147A32D64F7B32D84F3A0262 -:101410004CC61732E84FC61032E64F3A034CC6208E -:1014200032E94F32E74F185C7EC60877AF32D84FAB -:101430003C32054C3A024CC61F32E64F182ACB56B6 -:1014400028212334CB862B1ACB4E2808B90E8228AC -:101450000F3C18060E80A728073D12C61F32E64F24 -:10146000791815CB4EC2EC14CB66280A3EB0CB7669 -:10147000280CC60218083E88CB762802C60432D64D -:101480004FCDD314CB66C846EB2A024CCB50201C60 -:101490000E60CB4828087CC608670E64181D3A14F5 -:1014A0004D0738177CD608670E65180F7DD6086F74 -:1014B0000E68CB482805C6106F0E6C7DC61E32E440 -:1014C0004F7CC62032E54FEB79CB6E2802C6103236 -:1014D000D44FC9060F3A144D0738077EE606280296 -:1014E00006033A054CA0C07EEE4077C97EEE087731 -:1014F000C3CB13ED53124D12CB782013CB480120F0 -:1015000000280301E0FFEB0977EBCB48C81809CBB3 -:101510004820031312C91B12ED53124DC93A405013 -:1015200021014CCB76C0070707E680473A0050E61A -:101530007FB0C9E53EEF940F0F0FE61F5F7D0707F1 -:1015400057E6E0B35F7AE6035721404019EB1AE112 -:10155000FE6030023FC9FE84C9DD21064C21DA4F0E -:10156000CD6A15DD210B4C21DC4FDD3404DDCB02CF -:1015700076C2CF18E521824C36003A024CDD960047 -:101580003004CBCEED44475F3A034CDD9601300486 -:10159000CBC6ED446F4FAF67571922804CE13A1428 -:1015A0004D07380B79FE09300678FE11DAA418DDF4 -:1015B0007E02D7E60F280C3DCA98173DCA29183D70 -:1015C000CAFA16DD7E02CB5FC21F160F303E0F3007 -:1015D0001FCD321930093A024CDDBE00D2B416DDFF -:1015E0007E00FED03032CD3F19382DDD3400181C7E -:1015F000CD321930093A024CDDBE00DAAD16DD7E7F -:1016000000A72814CD3F19380FDD3500DD460278DC -:10161000E606C6C077C3FE18DD360208C3BB16DD7A -:101620007E00A7200DDD7E01FE882017CD4919DA46 -:10163000EA16FED0200DDD7E01FE802006CD491980 -:10164000DAF016DD4602CB402037CD321930083AA9 -:10165000034CDDBE013024DD7E01FE58200DDD7E11 -:1016600000FE60CA7917FE70CA7F17DD7E01CB4885 -:101670002049FEE03005DD34011840DD360209184E -:101680003ACD321930083A034CDDBE01388ADD7E8E -:1016900001A7280ADD35012805DD3501201DDD7E85 -:1016A00000A72809FED0280CCD85193807DD3602A1 -:1016B00003C30C16DD360201C30C16DD4602780F9B -:1016C000E603E521E61616005F195678E60182E189 -:1016D00077DD7E04E607C20B1978C602E607C60866 -:1016E000DD7702C30B19C8CCCECADD36023218042E -:1016F000DD360231DD3603001861DD7E02CB4F207E -:101700001ECD321930083A024CDDBE003845DD7E70 -:1017100000A7CA7B16FE90CA8517DD3500181DCDBF -:10172000321930083A024CDDBE003027DD7E00FE63 -:10173000D0CA7B16FE40CA8B17DD3400DD7E02CB9B -:101740005F2818470FA80F3805DD3501180DDD3467 -:10175000011808DD7E02EE02DD7702DD7E02E6067C -:10176000C6C077DD7E02EE0847DD7E04E6077820FE -:1017700002EE04DD7702C30B19DD3602101810DD0E -:10178000360212180ADD3602111804DD360213DDA6 -:101790003603000E50CD2119DD7E02E603075F16E9 -:1017A00000E521D717195E2356EBDD5E03DD340318 -:1017B0001600197EE1A7CA0718DD7700DD7E01C695 -:1017C00004DDCB02462802D608DD7701DD7E02E685 -:1017D00003C6F077C30B19DF17FC17E717EF176085 -:1017E0006061636567680070706F6D6B6968004861 -:1017F0005056585B5E60626466676800887E7874E5 -:10180000706D6B6A696800DD7E02E603F620DD77A5 -:1018100002DD3603003A044CE670F68132044C3E99 -:10182000FF32144D0E70C32119DD3403DD7E03E653 -:101830000FC0DD7E02C604CB672009DD7702E60F0C -:10184000C6F077C921FCFC22ED41220D4221014C5A -:10185000CB662817CD2D028B4247414D4520204FA6 -:1018600056455224CD03076B450A010664CD240278 -:1018700010FBCD063021004CCB7620072120002222 -:10188000004CC923CB66C20627CB7E2808CB562046 -:10189000047EEE40770E00CB862B7EE6F0B177AF6C -:1018A00032144CC9DD7E01FE08380B0E40CD2119E3 -:1018B0003A7F4CCD97190649DD7E00FE683002065E -:1018C0004BDD7002DD7E010FE67FC650DD7703DD64 -:1018D0004602CB582817DD7E01D6043805DD770196 -:1018E0001818AFDD770178EE09DD770247DD3503A3 -:1018F0002008CB48CAB416C3AD1678F6D0773A1094 -:101900004CE607200678EE04DD770211100019DDA1 -:101910007E00C61F77DD7E0123C62077C916F0182A -:1019200002160F3A004CFE50D83A4A4CA2B1324A45 -:101930004CC93A814CA7C03A804CFE48D01846FEAC -:10194000602806FE702802A7C93A7A4CE6FC2012ED -:101950003A014CE608282ECD8519CD8519E603C835 -:1019600037C93A814CA737C03A804CFE783FD8FE41 -:101970004830E43A044C4F3A824CCB51200107A93D -:10198000E602C037C9E521134C7E072BAE0F7E1748 -:1019900077237E1777E1C9E557E60FC630324A4212 -:1019A0007AD7E60F20023EF0C630326A42C5D5CD66 -:1019B0000307AA450707CD2D022A42302050545371 -:1019C000243E3232204CD1C17A21004CCB76CA550C -:1019D0001A23CB7621244C280321274C56E52B06CD -:1019E000038627773006237EC60110F621014CCBF3 -:1019F0007621FD4328022EE97AD1E6F0202A1AE664 -:101A0000F02825131AA720211BE5211B4C3A014C75 -:101A1000E64028012334D5C5CD09070E60CD211934 -:101A200021014CCBA6C1D1E113D5CD571AE1E51167 -:101A3000054D06031ABE380920042B1B10F6E118C9 -:101A400014E111054DC5010300EDB8C111054D218B -:101A5000F343CD571AE1C9C50100031AD7CD691A5E -:101A60001ACD691A1B10F4C1C9E60F2008CB41201A -:101A7000063E201804CBC1C630772BC9184C6988A4 -:101A80008684880A828086D10A80C4C682028882BF -:101A900086C002C2C1C612C642024ACA8242828AB5 -:101AA0002202201080122000081000085020080890 -:101AB000004000000800404080008028280242507A -:101AC00085178514052305071301250524248105A1 -:101AD000002305050505041485850E05158FACAE9C -:101AE0000800004000000004000000000108002081 -:101AF0000000001020004000201820000844017061 -:101B00008F8683D686C702828283CA4208828282F7 -:101B10008A8703C68243CB8386208306809880C24F -:101B200040800030400200009800200000081000B3 -:101B3000400000E05A008000020858C00000000287 -:101B40000705055057070CB005054517A504218565 -:101B50000727A50D252D262001068784858C0337B0 -:101B6000480800200800000000280800010000309C -:101B7000200800000408000000080000532040482E -:101B800086CA86EC988300CE81809EC203028A2694 -:101B9000C296CA06A3C2018282028282868302C2E0 -:101BA00040088228002008102000C80008020848C9 -:101BB000000808006020400040884200000008043F -:101BC00024050510B511A1010501851505743135F0 -:101BD000040C4407078C0D0C61A504151DA72705EF -:101BE00000084020001200200809800000200000AA -:101BF0000000004010200008003C00028820044043 -:101C0000C3091CC30E1DC35B1EDD21004DDDCB00CF -:101C100046203C3A044C07D80E3F3A164CCB67207E -:101C20000C0E0FCB5F20060E03CB572805CD0F10EF -:101C3000A1C03A024CFE682150013EDF3805215216 -:101C4000033EF1DD7400260722D24FDD7701C9DDA6 -:101C5000CB007E281CDD3502C02AD04F22D44F2A6B -:101C6000E04F22E44FDDCB00BE21D24FCB9EC3ED2F -:101C70001C3A034CFE083063DD7E01FED1305C3A35 -:101C8000024C015881DD96013005ED44015A83FE76 -:101C9000143048DD70007932D24F2AD44F22D04F11 -:101CA0002AE44F22E04FE602F65C6F260322D44F6F -:101CB0003A024CC61E6F262022E44FDD3602082170 -:101CC0004A4C7EE6F0F60D77AF32054C3A044CE60E -:101CD00030F68332044CAF32034CC9DD3402DD7E72 -:101CE00002E60720083AD24FEE0432D24FDD7E01E1 -:101CF000C602DDCB004E2002D604DD77014FC61EA2 -:101D000032E24F79E6F0FEE0C0DD360000C9D921AD -:101D1000014CCB86CD2A02FC40408004AF32074DF7 -:101D2000CD2A0200C04F4001CD030748441C05CD19 -:101D300003074B441C05CD03074E441C02CD03078B -:101D40004E46050721681D01E0FF7E23A720065EA1 -:101D50002356231808FE24282F12EB09EBC506068C -:101D6000CD240210FBC118E20048424245574152BF -:101D700045000B424F4600CE42534B554E4B2F531E -:101D8000205350524159212421686022024C3E01C7 -:101D900032044C3EFF32144D3E1332D74F32D94FEE -:101DA0003E0732D34FCD03075E441C1FCD03075EB1 -:101DB000401C84CD03075F441C16CD2D025F437287 -:101DC00070FCFC7775FCFC7270FCFC7674FCFC7398 -:101DD00071FCFC7674243E1D32164C21014CCBC69E -:101DE00021E81D22484C181ABF40DF403F415F41A7 -:101DF000BF41DF413F425F42BF42DF423F435F435B -:101E000000000620CD521E10FB3E0532044C062079 -:101E1000CD521E10FB3E0132044C3A034CFE0838F2 -:101E200005CD521E18F4AF32004D32164C4F3E20F5 -:101E300032E34F3A044C073806CB41200E18020E0D -:101E4000FFC5CD091CCD521EC118E821014CCB861F -:101E5000D9C9C5CD0310CD2402C1C93A054C0F0F15 -:101E60000FE60F4F060021C11E097EA7284832D673 -:101E70004FAF32D84F2A024C7CC620677DC61F6FF9 -:101E800022E64F3A044CCB67C83AD04FE6F0477988 -:101E9000A7C8FE043817200C7CC6056778F6063202 -:101EA000D44F180DFE083005AF32D44FC97832D464 -:101EB0004F2D22E44FC93A044CE630F60932044C67 -:101EC000C9B4B6B4B6484C4C4CB0B20005200C01B5 -:101ED000010515212D004104200104016976650DDD -:101EE0000084082100251011003D30104D102119EB -:101EF00001243C54010041052D9C2080477F5C75E6 -:101F00009AC0AA8A82D202A0DA4080025A0A924279 -:101F100086A2E20A828280C80200824242220AC06D -:101F2000E0D4D60A92828080802228021208A0B2D1 -:101F30001240809AF082428A408212A0221082824D -:101F400081450C21210121040500610C20000404BD -:101F50000C512125450928152904050C1901347651 -:101F600012091902212C010101053100002501058A -:101F70003001240100002511050085605575754D5F -:101F80008892800828A80058DA02EA02020042007B -:101F9000025042404280C800024AC60292023210F9 -:101FA0009A80D32480C0C2C80A008AA323D888D0CC -:101FB000821282A092D00202E8E292A202F27B4058 -:101FC00040050500043D01050109246075112781C4 -:101FD0001C15250501652D45010100A92965656DC3 -:101FE000702739391509050105080D252114050F3C -:101FF000046014042511232519C10860DF536559B5 -:102000003A4A4CCD32203A4A4CD7CD3220AF324AF0 -:102010004CDD21504CFD218150CDFD20DD215C4C5B -:10202000FD218650CDFD20DD21684CFD218B50C364 -:10203000FD20E60FC8E75F2256205B206020652068 -:1020400077207C2089209C20A520C020C920CE207C -:102050007220AE20B72011B022180D11B922180835 -:1020600011B922180311C422DD215C4CFD218650D8 -:102070001867119524180811D222180311D722DDF0 -:1020800021684CFD218B50185011F822CD7F201172 -:10209000EC22DD21504CFD218150183DCDE5200280 -:1020A0002328235823CDE5208723BE23EA23CDE52B -:1020B00020B824E4240825CDE5200000000000001D -:1020C000CDE520000000006424117B2418B11188A4 -:1020D00024CD682011000018B9CD7B22DD7300DD0E -:1020E0007201C37721E15E235623E5CD9220E15EA4 -:1020F000235623E5CD6820E15E23561882DD7E025B -:10210000A7C8DD7E09A728273D47E60F201EDD7EF4 -:1021100004CB78200BE60FFE0F280BDD34041806E5 -:10212000A72803DD350478D7E607B047DD7009DD61 -:102130007E0AA7283C3D47E60F2033DD5E05DD7EA5 -:1021400006D7B35FDD5607DD7E08D7B257626BCB8B -:10215000782004CB23CB12CB23CB1219EBCB2ACB89 -:102160001BCB2ACB1BCD602278D7E607B047DD70AA -:102170000ADD3502C23B22DD6E00DD66017E2347AB -:10218000D7E60F201B78E60F2006CD7B22C33B222B -:102190003D20057E23666FE978E601DD770B18DDCB -:1021A0003D201D78E60F473A4C4CDDAE0BE603FEB2 -:1021B000032002CB00DD7002DD7500DD7401187BA9 -:1021C000CB782011E5DDE5E1232316005F1978E6E1 -:1021D0000F77E118A8CB70202878E60FD74FCB688F -:1021E000201378E607B1CB602005DD7709188EDD76 -:1021F000770AC37D21DD7E0BE60FB1DD770BC37D52 -:1022000021E5212F2278E60F5F1600195E1600786F -:10221000D7E603280747CB23CB1210FACD6022E183 -:10222000DD7E0BD7E60FCA7D21DD7704C37D2178E3 -:1022300080879096A0AAB4C0C8D8E1DD7E03FD7760 -:1022400004DD7E04FD7714DDE5D17BFE502002FD28 -:102250002B0604DD7E08FD7713DD2BFD2B10F4C962 -:102260007BE60FDD77057BD7E60FDD77067AE60F95 -:10227000DD77077AD7E60FDD7708C9AF060CDDE515 -:10228000E1772310FCC9AF324F4C21142422504C6B -:10229000C37721214F4C7E34075F160021AA2219F3 -:1022A0005E2356ED53504CC377212424332442241B -:1022B000273F51182589911F003F619916301261FF -:1022C000913F1A00273F5899163012263F689A1FEF -:1022D0001F003F6D9918005289253C1C243C1C2589 -:1022E0003C1C243C1C253C1C243C1C0025386A9AC0 -:1022F00018186A5040181800273F4E142440549173 -:102300001F00032289ABE714E71CE714E91CEB1854 -:102310003014E714F014EB18E714E714E218E01493 -:10232000E214E61CE7181800032789ACC714C5148B -:102330003014C414C714C914CB14D014CB14D21441 -:102340003014D414C714D218D714DB18E018DB14D7 -:10235000D9143018D71818000389ACC414C214302B -:1023600014C014C714C514C214C014C214C214304B -:1023700014C414C414CB18D014D218D418C714C75A -:10238000143018C7181800032289ABF014F014E7B2 -:1023900014E714F01CF214F414F214F014EA14E725 -:1023A00018E713E512E413E714EB14F2143014E900 -:1023B00018E218E414E714F0181818018622032113 -:1023C000ACD714D514D414D214D41CD514D714D922 -:1023D000143014D718E0143018E21CE414E5183057 -:1023E00014EB14F018183018180003278AACD01416 -:1023F000CA143018C71CCA14D214D2143014C71807 -:10240000CA14D0143014C714C914CB14C518CB186F -:10241000D0181800038AA923E018E018F014E71474 -:10242000180193223014E514E614E714EA18EA18A8 -:10243000018A223014F414F214F014EA18F018018E -:102440008A223014EA14E914E714E514E714E414BA -:10245000E014E014E418E51CE71CEB18F414F01881 -:1024600018018622263F6B99186A58186A50186915 -:102470005818695018685818681800263F589989E4 -:1024800018243F588092180027AF9189C018D0189F -:10249000E018F01800273F529218241C0021B8249D -:1024A00022504CC3772121E424225C4CC3772121A4 -:1024B000082522684CC37721032289AAF014F0145E -:1024C000301818E018E414E5148AE718181889F091 -:1024D00014F014301818E018E714F0148AF71818DC -:1024E00018019D240389ACE014DB14D914D71C18FF -:1024F000E018E0181818E714E414E014D71C18E7E3 -:1025000018E718181801A624032689AF9914C014D7 -:102510001818C018C018181814C01401AF24C280AD -:10252000800080240040100000004212008200B0B1 -:1025300090002800008082A2000800120000101005 -:102540000805040F04450501050D45490419050159 -:102550001105A505050C855D094905050507975C6D -:1025600000010001210401100100004001014800A8 -:1025700000001C0000040004000410004445504406 -:1025800083A292AAA28682B0AAE0A6909202229288 -:1025900080028281C2420286920086A240428092DC -:1025A000A0A2A02200000002823020001000102013 -:1025B000002200A080000200000200A292A00010F1 -:1025C0000101042004E5260405050505250CC00DC0 -:1025D00005050406050044411105088491CF8DDDF1 -:1025E00000040000010001410C404800000000010F -:1025F000000101040009094000008501014C0E4959 -:10260000825032BAA282B0B2D28082B19288D2C253 -:102610001A028B8268C28A8AA682820282B26A9673 -:10262000A86800011000020090100040A2100022D3 -:102630000000000000880000020010086008180078 -:10264000143DC58C01055401470589110306050C8D -:102650000705050111250585B40921854D37130CA2 -:102660002940000840000100410000000100210055 -:102670000400080128010401000100040104080409 -:10268000E383A28AB22A98C2A29ACE0282A283824D -:10269000822292828380E082928A82921280B28227 -:1026A00014B002302080020000C22200823000A25A -:1026B00000000002108200000010800000100008DE -:1026C000011505251480040915255D35404B2500AD -:1026D000040C5D4525090D0545054014179411812D -:1026E0000808000140001400010000003000041838 -:1026F000004008040000000508040044050908081B -:10270000C3F729C3912AC37D2BC3E02AC3332721F2 -:10271000004CCB5E2010CBDE21000022104CCD58A7 -:102720002ECD000704C93A114CFE02C02100002240 -:10273000004CC93A004CE607E74327AE27C6272AD4 -:10274000280C30CD27023E1D32164C3EFF32144D70 -:10275000CD00070021000022104C21E0B822024CDD -:10276000210D0022044C3E0832D74F32D94F3E068D -:1027700032DB4F32DD4F3ED821E74F06047723236B -:1027800010FBCD03074C441C06CD03074F441C0629 -:10279000CD030752441C07CD030755441C07CD0346 -:1027A0000758441C05CD03075B441C051813CD03D3 -:1027B00010CD1428C6EF32EA4FFE87C03E05320422 -:1027C0004C21004C34C9CD0310CD14282004210223 -:1027D0004C35C6E732EA4FC61032EC4FFE0F28E107 -:1027E0003A024CFE18D84707D8E60EC0CDF7273A74 -:1027F000024CED44C6C84778070757E6E05F7AE623 -:10280000035721634419780F0F0FE6073C0607773B -:102810002310FCC93AD64FEE0232DA4F3AD84FEEC7 -:102820000232DC4F3A024CED44C93A014CCB47200E -:1028300015219C2922484C3C32014C21D64F0608D8 -:102840000E00712310FCCB67C2282947E60E4F0FFC -:10285000814F780FE607E7652881289B28AC28BDC3 -:1028600028F3286E2921901322D64F2E9222D84F7A -:1028700021C7A822E64F2EB722E84F21AE29C31563 -:102880002921606222CE4221666422EE42210202A8 -:1028900022CE4622EE4621BA29187A21C00122DA38 -:1028A0004F21BF7822EA4F21C429186921C005228F -:1028B000DC4F21BF6022EC4F21D2291858C5CD2D05 -:1028C00002F742C3C224CD2D021843C17A78C02436 -:1028D000CD2D02F942C5C424CD0307D746020FCD42 -:1028E0000307D946020FCD0307B846040FC121E004 -:1028F000291822C5CD2D02FB42727024CD0307DBBF -:10290000460216CD0307BA420484CD0307BA460433 -:102910001FC121EC2922024C21014CCBE6212C4283 -:1029200006000922044C182D3A104CE603C02A0276 -:102930004C7EFE2428112322024C2A044C7711E0FD -:10294000FF1922044C180E3A014CE6EFC602320180 -:102950004CFE0D30143A104CE60FC021D64F060441 -:102960007EEE0477232310F8C93E6032024C3A1001 -:102970004CE603C0112000061221E344C50607E51A -:102980007EE6073C772310FCE119C110EFCD5529F5 -:1029900021024C35C021040022004CC9CE42CF4256 -:1029A000EE42EF42D842DB42F842FB42000042498D -:1029B00052444959204D414D4124424142592042FF -:1029C000495244244D4F4E535445522052415420B5 -:1029D00041244D4F4E5354455220524154204224DD -:1029E000434154455250494C4C4552244541525460 -:1029F0004820574F524D2421004CCB5E2036CBDE71 -:102A000021FCFC22ED41220D4221879822E64F2E27 -:102A10007F22E84F3E0232D74F32D94F3E1C32D68A -:102A20004FAF32D84F32184C21000022104C3E08D4 -:102A3000324A4CC93A104CE60FC021184C7E34FE85 -:102A40000D28365F160021802A197E32D64FFE34BB -:102A5000D820083E8F32E64F7E1818477BFE063896 -:102A600011D6060F380C5F218D2A197E32D74F32CE -:102A7000D94F78C60232D84FC921004CCB9E34C9F9 -:102A80002034383C403C4094909490949004070645 -:102A9000133A004CFE50300721200022004CC9217F -:102AA0001B4C11784CDD210A4D3A014CE6402806BA -:102AB0002313DD210E4DAF0604DD7700DD2310F971 -:102AC000341A3C47E61CFE14380478C60C477812CA -:102AD000E603FE02CC031C21004C365023CB86C9F2 -:102AE0003A004CFE5038053E0A324A4C3E02324C07 -:102AF0004CCD2D026B4254494D45204F555424CDA9 -:102B000003078B45080521FCFC22ED41220D4221E3 -:102B1000280D22DC4F21869822EC4F21044C7EE6C2 -:102B200030F6817721DC4F0608C50610CD722B10D8 -:102B3000FB7EEE0477C110F13E2432DC4F3E97322B -:102B4000ED4F0620CD722B10FB3E3032DC4F0E9441 -:102B50007932ED4FFE203808D6044FCD722B18F095 -:102B60003E2432DC4F3E0B324A4C0664CD722B10B1 -:102B7000FBC9E5C5CD0310CD2402C1E1C911254C27 -:102B800021014CCB76280311284C21434C0605D556 -:102B9000E51ABE381A200E1B2B1ABE381220061B4F -:102BA0002B1ABE380AE111FAFF19D110E21802E11E -:102BB000D178FE05CA512D32024CD5E5ED44C6044C -:102BC000280F074F07814F060021404C11464CED5E -:102BD000B8E11107001922064C2BD1D5EB010300F7 -:102BE000EDB82A064C365923364F233655CD582E8C -:102BF000D121C942CD172FCD030742441C05CD0377 -:102C00000744441C05CD030747441C03CD030709B3 -:102C1000450307CD030709460702CD0307EB450728 -:102C200004211010220745222745224745220A4544 -:102C3000222A45224A45CD2D022243454E54455273 -:102C400020594F555220494E495449414C532E2446 -:102C5000CD2D02844353454C454354205749544895 -:102C600020544845204A4F5920535449434B2E2461 -:102C7000CD2D02E742594F55522053434F52452420 -:102C8000CD2D024941594F5524CD2D02AB42544917 -:102C90004D452034302421E40722D44F213FC02267 -:102CA000E44F21E00322D24F3EBC32E34F3E2032BC -:102CB000034CCDBE2D3E4032054C3E02324C4C3EC4 -:102CC0000E324A4C0603C521014C3A0050CB7628FF -:102CD000033A40500FD46E2D0FD4BE2D0FD4D02DFB -:102CE0000FD4832D3A024C075F16002114451911A9 -:102CF000200006137EFE010E0120020E0371191042 -:102D0000FC3A034CC6096F2645710614CD24021007 -:102D1000FBC110B23A054CD60128272732054C4F8B -:102D2000FE1020063E01324C4C79E60FC63032EBE5 -:102D30004179D7E60F20043E201802C630320B42FC -:102D400018823E0F324A4CCD1E270600CD240210B9 -:102D5000FB3A014CCB7F280FCB57200B2150C4CB23 -:102D60007728072684180321000022004CC9F53A71 -:102D7000034CC6075F164106051ACD162E12131016 -:102D8000F81813F53A034CC6075F164106051ACD2D -:102D90002C2E121310F83A034CC6095F16413A0262 -:102DA0004C0783C60B6F621A777B070707E603EDB4 -:102DB00044C6024F06002A064C091A77F1C9F53AB3 -:102DC000034CFE40284ECD422E3A034CC620181B21 -:102DD000F53A034CA7200C3E4332E24F3E01320548 -:102DE0004C1831CD422E3A034CD62032034C5F0FA3 -:102DF0000FC64B32E24F7BC6095F16411AD5CD167E -:102E00002E1B12CD162E1B12D11ACD2C2E1312CD25 -:102E10002C2E1312F1C9FE410E2C280EFE2C0E2E64 -:102E20002808FE2E0E5A28023D4F79C9FE5A0E2E52 -:102E3000280EFE2E0E2C2808FE2C0E4128023C4F98 -:102E400079C9C6076F26413EFC772377232645368E -:102E500007264123772377C921014CCB86CD2A024F -:102E6000FC40408004CD2A0200D04F2001CD2A0230 -:102E70000700456001CD2A02050046E001CD2A0287 -:102E80000200476001CD03074D441C06CD030751E6 -:102E9000441C03CD2D02914253434F524520202024 -:102EA00020204E414D4524CD2D02CD42544F44416A -:102EB000592F5320424553542035242154430605AD -:102EC000DD21294CE578C501E0FFED44C6055FC66C -:102ED000317709E57B075F1600210D2F19EBE11A09 -:102EE0007713091A770909DDE5D11313CD172F11CF -:102EF00040FF19DD7E037709DD7E047709DD7E055D -:102F000077010600DD09C1E1232310B8C953544EEF -:102F100044524454485448C50100031AD7CD2B2FBE -:102F20001ACD2B2F1B10F43630C1C9D5E60F5FB177 -:102F30003E2028050EFF7BC6307711E0FF19D1C96E -:102F400080450C21200121400500412C2001440432 -:102F50004C5121204509081D2804850419003076AC -:102F600012090902212C0101010531080025010582 -:102F700010052401000225100500A5605475754D4B -:102F80008892800820A8001ADA02EA0202004200B1 -:102F900002504200C280C800024AC60290003210AD -:102FA0009A80D3A482C0C2C80002802323D808D04C -:102FB0008212822042700202E8E290A202E22240E3 -:102FC00060050D00081D01050109246075112781A8 -:102FD0001C15250500652545011100E90965252D0C -:102FE0005003193B1508050105081D212114090D81 -:102FF000006004042511332519C000409F13655952 -:10300000C31630C38C30C3CE30C31831C30F302148 -:10301000100022004CC921164C361D3A004CE640E7 -:10302000C41831CD0307B24009BFCD03075242098E -:10303000BF3EBF3272403292433A7A4CE602C01130 -:103040008D40CD0F0702FCCDFF20FCFCCDFFFF2003 -:1030500001FCCCCFFF2001FCFDCCFF20FCFCFDFDE2 -:10306000FF202EFFCCFDCF2001FCFCCEFF00212D48 -:103070004122064D2E0D22084D11D042CD0F07CD15 -:10308000FF20CCFF20FDFF20CECF00C93A7A4CE6CE -:1030900002C0118D44CD0F070385852002858585EB -:1030A00020028A858520028F8A852083018F8F8761 -:1030B0002083838F8F87200381870011D046CD0F17 -:1030C00007868620918620839820839800C9217ED8 -:1030D00031110A4D3A014CCB772803110E4D0604ED -:1030E000C506080E01AF12C54E237E23A7281F4731 -:1030F0000AFEF038193A044CE630280C3A124DB961 -:1031000020063A134DB82806C11AB1121801C1CBD6 -:103110000110D413C110C9C9217E31110A4D3A01E1 -:103120004CCB772803110E4DDD21BE313A7A4C0F7E -:103130003004DD21C2310604C506081A13DD4E0035 -:10314000DD23B1C5F54E237E23A72003F1182847C0 -:10315000F10F3023F5E50A6779E61FFE1F3EFE20DA -:10316000023EFC02CB7C20072120000977180203D5 -:103170000221164C35E1F1C110C9C110BBC9BF40D5 -:103180003F41BF423F43BF413F4282409340A54041 -:10319000A840B640CC400A4126414141C341E141EB -:1031A000C34241430543C74249430D43734336433A -:1031B000B441774155427842000000000000496860 -:1031C00016000016C9120002000020C012100040B4 -:1031D00000229032002000308080000092020080A7 -:1031E000A33EC2A2829BA2329ABAAAB0A28AAA82A3 -:1031F0008292F692A23292A282820092B2B3F2F648 -:1032000050084055000000490004084404480C00E0 -:10321000080108000000414000004440400C044404 -:103220005D7D47EB4DCDCD25474F0D4D4D054D5D9A -:103230000D0D055D4D1D6D4D0D0DC581444D0D6987 -:1032400002200092800000000000020080002000A8 -:103250002028A0101000200002908202722240A0BC -:1032600082C2D682A09282828282A7B29EF2B2E20B -:10327000B08A329A328691B2AAB386B2B6B2D3A6D7 -:103280000D0C610500000400402140040104000011 -:103290000044404140404900084101404448002466 -:1032A0000F6D2D570D1D9D05454F4D8D055D65C558 -:1032B000454D4F0505852D5D1F45454D5DD56D1D62 -:1032C00000000000020022B80202020000021210F8 -:1032D00002002000C200002020822020A260828004 -:1032E000A292A09AA292B6AAD3B292BAB2F8F2B2BD -:1032F00082A2EAE2E2B29880B082A2B2F2A9B2B2AD -:1033000001150040000001080009080449410008B7 -:103310002000440804644044000000044000000011 -:103320007D6D6F6D050D444D450555452D0D654C65 -:1033300075554C255D05451D1DB675156D45855D9D -:1033400000000002800000120040220010B00200C5 -:1033500080108000C0020090002000829A1220227B -:10336000DE89928A9A94A292A2A2A29222B3B286F3 -:10337000BA9282A28220B682BAB2A0A3A6EEB612F8 -:103380000D0D040818000400000045042810480032 -:10339000000040054041400044000C114544040039 -:1033A0004D6D65057D45554D0765062D444D0D0D4B -:1033B000DD4C4DC7454DA5154D8D0505252545050C -:1033C000802800E000000200000230A2209042406D -:1033D00080021020000088A000022010009A300017 -:1033E0009282A2A2B2928A12B292928382929AB4EA -:1033F000B2B2BAB2A2F8B2B2D282B1B2B6A3B6EE4B -:10340000EA808A109280820280A28C1602F2A28048 -:10341000828A8092A30202A2300ADA9A9A8280C239 -:103420004222B290000008908010009000701A10A4 -:1034300000400880A0021082001200008080A000DE -:1034400025050505110527051505054107753524D1 -:103450002401870D084541060D0C05089545DC2B18 -:1034600004000004000401200000400184090D0054 -:1034700001010508440400040104042441004442FD -:10348000A393A28204D2A2C08212A2868AA28282BE -:10349000B2AEF29A82828AD1CA00829202A20692C7 -:1034A00082E0008010802290200080800040101A6E -:1034B000C000804000908080000002000200008078 -:1034C0000C2D050DB11421450445240005316C3542 -:1034D00005257945040545452585050465092D25FE -:1034E0000001000D04080501000408040120200566 -:1034F00000041000440105042404008C48494C4594 -:103500008AB682888282828AA232A288A0C2B2C28D -:103510009098A2C006822240A2C6C2C18231C28057 -:10352000801080300040100000004210208200B067 -:1035300090002800000082A20008001200021090F3 -:103540000C05040D04450505050D454D041905053B -:103550001105A505051D855D0949050505079FDCC4 -:103560000141400121040100010000400101480027 -:1035700000001C0000040004000400004444404417 -:1035800083A2928AA28282B0AAE0A690920222929C -:1035900080028281C2428286928086A2004280920C -:1035A000A1A2A02200008002823020001000102082 -:1035B000002000A080008200001200A29280001073 -:1035C000010105000425260405050505254CC44D0B -:1035D00005050407058044011D05090491CF8DDD13 -:1035E00000040000010001010C404800000001013E -:1035F000000101050009094000008501014C0E4849 -:1036000082D292BAA282B0B2D28082B19288D2EA39 -:103610001A028B8268C28A8AA682820282B26A9663 -:10362000A86A00011000020090100040A2100022C1 -:103630000000000000880000022010084008180068 -:10364000143DC58C01055401470589110706050C79 -:103650000705050111250505140921854D37134C72 -:103660002940000840000100610000000100210025 -:10367000040008012801040100010004010C0804F1 -:10368000E383A28AB22298C6A29ACE0282A2838241 -:103690008A2292828380E282928A82929280B2828D -:1036A00014A002322000020000C22200823000A2D8 -:1036B000000000021002000000108000101000083E -:1036C000011505251480040D15655D25404925006B -:1036D000040C5D4525090D054505401417943591E9 -:1036E0000008000140001400010000003000041830 -:1036F000004008040000000508000044050908080F -:10370000A282AA30A28292A20202CA82888782384A -:10371000C392B8B2900280C2000253C2C2928AA37E -:103720008222A01200060000800800202000420033 -:10373000080280008040001002101000300080005D -:10374000550104481D0900050945050C05250C1403 -:103750001400090764417C84810505056D472645F1 -:10376000000000450000080C0000000009000000F7 -:10377000480101040405000C000008404C00090049 -:103780009EA192F0028212908A9A02A1820282A4E1 -:1037900090820202D04222A0429282B2E2B2909281 -:1037A0009084283080A0100000800000800002007B -:1037B000021080A000002010800200800010200075 -:1037C0002501040445450585090529450525050507 -:1037D00015410C001D04450791C4410D1E04611FD5 -:1037E00019010C086C0500040100010D08000441DA -:1037F0000C14080000000C01000440004141454D3C -:103800009A028C0202848000A24282E2800E84022C -:103810008002C00A828682CF00C2428840428280F3 -:103820004010080000100440004000026000120038 -:10383000C0000058104008101000824000000080B6 -:1038400002200105010705110025050505050500F4 -:103850000505000704040005212005090D000535B4 -:103860003010801800244008100108201000430880 -:1038700040200014201020000009000000682809E2 -:103880000AB6CA02820A8300834282C288400020AC -:10389000C00386429B8A8A028246028286028A048A -:1038A0000050402000022200208028000242002018 -:1038B000000200200000021208000048010240003F -:1038C000040004850585051115800D84051185000A -:1038D0000505050505020007018025940549058DAC -:1038E0000000400000602018600000000008000098 -:1038F0000001000000202000002000204C61085042 -:10390000C53B8285900680828397820204020AC0AA -:10391000C29602C7028682E38A0243428247D222CB -:103920000A3060400040108000400008000048203D -:10393000E028000800001200000000001000280825 -:103940000205070084451D020155058120230CB5A1 -:103950000060050401011502052201078507750DA8 -:1039600000080008040000000411400000000400EA -:10397000040810000508000920402C004030081001 -:103980000084E682848283048190820002808280A7 -:1039900088448212808A826256460532CA1A0450CE -:1039A00052F04040000800000000500020000000DD -:1039B000480000020000402200200000000A080029 -:1039C000270D012E050025050001010101250D2D02 -:1039D000044589040595070527111411A565910370 -:1039E0000048000028480001050008000000080009 -:1039F00010104008100101100030003849604020CC -:103A000082838A828212928A804200C202840703E1 -:103A1000C20A868282064A02068242830602A208FF -:103A200002980800040000200000520020005040CE -:103A3000004022000000A04040088200540000081E -:103A400000054509210487240501000184040905B6 -:103A5000058404240504A41423110001240705E5AA -:103A600024604000088034400184200400000000ED -:103A7000000008000800490004080404104C69888C -:103A80008684000A828086D10880848482008882AD -:103A900086000206C1C4028642020AC80202820AE5 -:103AA00022022010C0122000081000080020000888 -:103AB00000000000080000408000A0282002025002 -:103AC00085178D140523050713010500042401251E -:103AD000002305050505041684840405050FAC8C38 -:103AE0000800004008000000000000000100002065 -:103AF00000000010200040002008000008040170B1 -:103B00008F04834786C742828283C842080282822A -:103B10008A87014282438A82020083060010804223 -:103B200040800030000200109800200400081000BF -:103B3000400000E052008000020858C0000000026F -:103B40000705045057070CB005054517A5042105C6 -:103B50000605A1092524222001020584808C033753 -:103B6000482800200800000000280800010000305C -:103B70002000000020000000000800005320404802 -:103B800082CA82E5900200C68180928603020A26DC -:103B900080960B06A3C2018282068282848302C2BF -:103BA00040088228002808100000D800080A0840B1 -:103BB000000008046020000040804200000008046B -:103BC00020041510B511A01105018505056C3121E2 -:103BD000040C040707840D04018500150D842725B6 -:103BE00000080000001200200809800000002000EA -:103BF0000000000010200008001800000C08044419 -:103C0000204A220680021C0050CA02DA1000C24A72 -:103C100080C2028A20024350088280008222C2822F -:103C200022A752060B0082C2A20222A21088C0E084 -:103C30008A02828A82CA0AA0CA22828E80A2020ACC -:103C4000010521002124080C04002411040D0004A6 -:103C500035103001053440000D010021058C2E4443 -:103C60000001427540244115041005101747010555 -:103C70000105043D612404050100250051329485AD -:103C80000282B42A82820008CA024E92C2B28282A2 -:103C9000E242CA00620282C08280C202A002826244 -:103CA0009263021808020238800E02C20040D2005D -:103CB000B2521A980200928A000A9292A24480425A -:103CC00000001001250534010D4C45111011012192 -:103CD00035012C4545640541251505288535250404 -:103CE000006D24514024040524012130102509854C -:103CF000417101010005012125210021300C655D84 -:103D00000AC8EA0802242830C2688002900292821F -:103D10008042004242220A02CA0A6200400090C267 -:103D2000929A0690139212201848822002829000E4 -:103D300010820200120080A01000A88210008208E9 -:103D4000282C250505A1010100001C2014B0211517 -:103D5000042931055511052534012D304D057545D2 -:103D6000410D014540050514050025258641000546 -:103D700004010130292181051105080542495186B8 -:103D8000B0B29292C81200C20E4800480AD088828F -:103D9000020080008A420002AA460242003A00D095 -:103DA0004250FFE3800202922282028A008200C413 -:103DB0009210000040C8302A02920A008252008A03 -:103DC000310D0560040100002511000001044001CF -:103DD000400504013508100000090015273D491D64 -:103DE000100164C55580000C05052C06050908095D -:103DF000181425042455040121200581C54C5D1D9E -:103E0000A808C84884808282800263C002824A0275 -:103E100082808AC286E082B28302E2A280C28242AB -:103E200092022A620202C00A4002C2000643D28005 -:103E3000028A06DA02022222800202828A1058478F -:103E40004440000D0015150050010104140020111C -:103E500005014005211001156000150415ED24151C -:103E600016051502046910010005250415220541F7 -:103E700001510014240011100115110C45103CA62D -:103E8000F080881A8282C0088880CACC4A808A80E2 -:103E900002020282888AA280C08A02B083A20082C3 -:103EA000024802820092088A4290804842C200C2C0 -:103EB00007322200408005E84008A3C206024A0AF1 -:103EC0002105000540050405141510050120040115 -:103ED000010505012D004104200104016172650DF9 -:103EE00000800A2100251013403430104D10201896 -:103EF00001243C5401004105041C2080175B5C3503 -:103F00009AC0AA8A82D202A0CA4080045A0A9002A9 -:103F100086A2E20A848280C81208820202220AC0B3 -:103F2000E0D4D70892800000802220061200A03240 -:103F300012500082F082428A40021AA02000C08201 -:103F400080450C21200121000500410C2000440C7B -:103F50000C512121450908152904850C19003076DA -:103F600012090902212C010101052100002501058A -:103F700010052401000225100500A5605575754D3A -:103F80008892800820A8001ADA02EA0202004200A1 -:103F900002504240C280C800024AC602900032105D -:103FA0009A80D3A480C0C2C800028A2323D808D034 -:103FB0008212822092F00202E8E290A202E0224005 -:103FC00060050D00041D010501092460751127819C -:103FD0001C15250500252545011100E90965252D3C -:103FE0005007193B1500050105081D2121140D0D71 -:103FF000046004042511232519C000409F1365594E -:00000001FF diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/prom1.hex b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/prom1.hex deleted file mode 100644 index 5b8e2cb9..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/prom1.hex +++ /dev/null @@ -1,17 +0,0 @@ -:1000000007090A0B0C0D0D0E0E0E0D0D0C0B0A0937 -:1000100007050403020101000000010102030405B9 -:10002000070C0E0E0D0B090A0B0B0A09060403053B -:1000300007090B0A08050403030405030100000275 -:10004000070A0C0D0E0D0C0A070402010001020440 -:10005000070B0D0E0D0B070301000103070E070030 -:10006000070D0B080B0D09060B0E0C07090A0602FB -:10007000070C080405070200030805010306030135 -:1000800000080F0701080E0702080D0703080C07F8 -:1000900004080B0705080A070608090707080807E8 -:1000A00007080609050A040B030C020D010E000FD8 -:1000B000000F010E020D030C040B050A06090708C8 -:1000C000000102030405060708090A0B0C0D0E0FB8 -:1000D0000F0E0D0C0B0A09080706050403020100A8 -:1000E000000102030405060708090A0B0C0D0E0F98 -:1000F000000102030405060708090A0B0C0D0E0F88 -:00000001FF diff --git a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/prom4.hex b/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/prom4.hex deleted file mode 100644 index ba395efb..00000000 --- a/Arcade_MiST/Pacman Hardware/Birdiy_MiST/rtl/roms/prom4.hex +++ /dev/null @@ -1,17 +0,0 @@ -:1000000000000000000F0B01000F0B03000F0B0F8F -:10001000000F0B07000F0B05000F0B0C000F0B0957 -:1000200000050B07000B010900050B01000205018B -:1000300000020B0100050B09000C010700010C0F69 -:10004000000F000B000C050F000F0B0E000F0B0D27 -:100050000001090F00090C090009050F00050C0F2C -:100060000001070B000F0B00000F000B000B050930 -:10007000000B0C02000B070900020B0000020B072B -:1000800000000000000F0B01000F0B03000F0B0F0F -:10009000000F0B07000F0B05000F0B0C000F0B09D7 -:1000A00000050B07000B010900050B01000205010B -:1000B00000020B0100050B09000C010700010C0FE9 -:1000C000000F000B000C050F000F0B0E000F0B0DA7 -:1000D0000001090F00090C090009050F00050C0FAC -:1000E0000001070B000F0B00000F000B000B0509B0 -:1000F000000B0C0F000B070900020B0000020B079E -:00000001FF diff --git a/Arcade_MiST/Pacman Hardware/Ponpoko_MiST/rtl/keyboard.v b/Arcade_MiST/Pacman Hardware/Ponpoko_MiST/rtl/keyboard.v deleted file mode 100644 index c2b7b86e..00000000 --- a/Arcade_MiST/Pacman Hardware/Ponpoko_MiST/rtl/keyboard.v +++ /dev/null @@ -1,82 +0,0 @@ - - -module keyboard -( - input clk, - input reset, - input ps2_kbd_clk, - input ps2_kbd_data, - - output reg[9:0] joystick -); - -reg [11:0] shift_reg = 12'hFFF; -wire[11:0] kdata = {ps2_kbd_data,shift_reg[11:1]}; -wire [7:0] kcode = kdata[9:2]; -reg release_btn = 0; - -reg [7:0] code; -reg input_strobe = 0; - -always @(negedge clk) begin - reg old_reset = 0; - - old_reset <= reset; - - if(~old_reset & reset)begin - joystick <= 0; - end - - if(input_strobe) begin - case(code) - 'h16: joystick[1] <= ~release_btn; // 1 - 'h1E: joystick[2] <= ~release_btn; // 2 - - 'h75: joystick[4] <= ~release_btn; // arrow up - 'h72: joystick[5] <= ~release_btn; // arrow down - 'h6B: joystick[6] <= ~release_btn; // arrow left - 'h74: joystick[7] <= ~release_btn; // arrow right - - 'h29: joystick[0] <= ~release_btn; // Space - 'h11: joystick[8] <= ~release_btn; // Left Alt - 'h0d: joystick[9] <= ~release_btn; // Tab - 'h76: joystick[3] <= ~release_btn; // Escape - endcase - end -end - -always @(posedge clk) begin - reg [3:0] prev_clk = 0; - reg old_reset = 0; - reg action = 0; - - old_reset <= reset; - input_strobe <= 0; - - if(~old_reset & reset)begin - prev_clk <= 0; - shift_reg <= 12'hFFF; - end else begin - prev_clk <= {ps2_kbd_clk,prev_clk[3:1]}; - if(prev_clk == 1) begin - if (kdata[11] & ^kdata[10:2] & ~kdata[1] & kdata[0]) begin - shift_reg <= 12'hFFF; - if (kcode == 8'he0) ; - // Extended key code follows - else if (kcode == 8'hf0) - // Release code follows - action <= 1; - else begin - // Cancel extended/release flags for next time - action <= 0; - release_btn <= action; - code <= kcode; - input_strobe <= 1; - end - end else begin - shift_reg <= kdata; - end - end - end -end -endmodule