diff --git a/Arcade_MiST/Midway MCR 1/Draw poker.jpg b/Arcade_MiST/Midway MCR 1/Draw poker.jpg new file mode 100644 index 00000000..8995999a Binary files /dev/null and b/Arcade_MiST/Midway MCR 1/Draw poker.jpg differ diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/DrawPoker.qpf b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/DrawPoker.qpf new file mode 100644 index 00000000..15ccbbcc --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/DrawPoker.qpf @@ -0,0 +1,31 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 2017 Intel Corporation. All rights reserved. +# Your use of Intel Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Intel Program License +# Subscription Agreement, the Intel Quartus Prime License Agreement, +# the Intel MegaCore Function License Agreement, or other +# applicable license agreement, including, without limitation, +# that your use is for the sole purpose of programming logic +# devices manufactured by Intel and sold by Intel or its +# authorized distributors. Please refer to the applicable +# agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus Prime +# Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition +# Date created = 04:04:47 October 16, 2017 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "17.0" +DATE = "04:04:47 October 16, 2017" + +# Revisions + +PROJECT_REVISION = "DrawPoker" diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/DrawPoker.qsf b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/DrawPoker.qsf new file mode 100644 index 00000000..abf083d4 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/DrawPoker.qsf @@ -0,0 +1,208 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2014 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II 64-Bit +# Version 13.1.4 Build 182 03/12/2014 SJ Web Edition +# Date created = 13:01:59 March 10, 2019 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# Pengo_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + + +# Project-Wide Assignments +# ======================== +set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files +set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL +set_global_assignment -name LAST_QUARTUS_VERSION 13.1 +set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:rtl/build_id.tcl" + +# Pin & Location Assignments +# ========================== +set_location_assignment PIN_7 -to LED +set_location_assignment PIN_54 -to CLOCK_27 +set_location_assignment PIN_144 -to VGA_R[5] +set_location_assignment PIN_143 -to VGA_R[4] +set_location_assignment PIN_142 -to VGA_R[3] +set_location_assignment PIN_141 -to VGA_R[2] +set_location_assignment PIN_137 -to VGA_R[1] +set_location_assignment PIN_135 -to VGA_R[0] +set_location_assignment PIN_133 -to VGA_B[5] +set_location_assignment PIN_132 -to VGA_B[4] +set_location_assignment PIN_125 -to VGA_B[3] +set_location_assignment PIN_121 -to VGA_B[2] +set_location_assignment PIN_120 -to VGA_B[1] +set_location_assignment PIN_115 -to VGA_B[0] +set_location_assignment PIN_114 -to VGA_G[5] +set_location_assignment PIN_113 -to VGA_G[4] +set_location_assignment PIN_112 -to VGA_G[3] +set_location_assignment PIN_111 -to VGA_G[2] +set_location_assignment PIN_110 -to VGA_G[1] +set_location_assignment PIN_106 -to VGA_G[0] +set_location_assignment PIN_136 -to VGA_VS +set_location_assignment PIN_119 -to VGA_HS +set_location_assignment PIN_65 -to AUDIO_L +set_location_assignment PIN_80 -to AUDIO_R +set_location_assignment PIN_105 -to SPI_DO +set_location_assignment PIN_88 -to SPI_DI +set_location_assignment PIN_126 -to SPI_SCK +set_location_assignment PIN_127 -to SPI_SS2 +set_location_assignment PIN_91 -to SPI_SS3 +set_location_assignment PIN_13 -to CONF_DATA0 +set_location_assignment PIN_49 -to SDRAM_A[0] +set_location_assignment PIN_44 -to SDRAM_A[1] +set_location_assignment PIN_42 -to SDRAM_A[2] +set_location_assignment PIN_39 -to SDRAM_A[3] +set_location_assignment PIN_4 -to SDRAM_A[4] +set_location_assignment PIN_6 -to SDRAM_A[5] +set_location_assignment PIN_8 -to SDRAM_A[6] +set_location_assignment PIN_10 -to SDRAM_A[7] +set_location_assignment PIN_11 -to SDRAM_A[8] +set_location_assignment PIN_28 -to SDRAM_A[9] +set_location_assignment PIN_50 -to SDRAM_A[10] +set_location_assignment PIN_30 -to SDRAM_A[11] +set_location_assignment PIN_32 -to SDRAM_A[12] +set_location_assignment PIN_83 -to SDRAM_DQ[0] +set_location_assignment PIN_79 -to SDRAM_DQ[1] +set_location_assignment PIN_77 -to SDRAM_DQ[2] +set_location_assignment PIN_76 -to SDRAM_DQ[3] +set_location_assignment PIN_72 -to SDRAM_DQ[4] +set_location_assignment PIN_71 -to SDRAM_DQ[5] +set_location_assignment PIN_69 -to SDRAM_DQ[6] +set_location_assignment PIN_68 -to SDRAM_DQ[7] +set_location_assignment PIN_86 -to SDRAM_DQ[8] +set_location_assignment PIN_87 -to SDRAM_DQ[9] +set_location_assignment PIN_98 -to SDRAM_DQ[10] +set_location_assignment PIN_99 -to SDRAM_DQ[11] +set_location_assignment PIN_100 -to SDRAM_DQ[12] +set_location_assignment PIN_101 -to SDRAM_DQ[13] +set_location_assignment PIN_103 -to SDRAM_DQ[14] +set_location_assignment PIN_104 -to SDRAM_DQ[15] +set_location_assignment PIN_58 -to SDRAM_BA[0] +set_location_assignment PIN_51 -to SDRAM_BA[1] +set_location_assignment PIN_85 -to SDRAM_DQMH +set_location_assignment PIN_67 -to SDRAM_DQML +set_location_assignment PIN_60 -to SDRAM_nRAS +set_location_assignment PIN_64 -to SDRAM_nCAS +set_location_assignment PIN_66 -to SDRAM_nWE +set_location_assignment PIN_59 -to SDRAM_nCS +set_location_assignment PIN_33 -to SDRAM_CKE +set_location_assignment PIN_43 -to SDRAM_CLK + +set_location_assignment PLL_1 -to "pll:pll|altpll:altpll_component" + +# Classic Timing Assignments +# ========================== +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 + +# Analysis & Synthesis Assignments +# ================================ +set_global_assignment -name FAMILY "Cyclone III" +set_global_assignment -name TOP_LEVEL_ENTITY DrawPoker_MiST +set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144 +set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8 +set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP + +# Fitter Assignments +# ================== +set_global_assignment -name DEVICE EP3C25E144C8 +set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF +set_global_assignment -name ENABLE_NCE_PIN OFF +set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF +set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL" +set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF +set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON +set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL" +set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO" + +# Assembler Assignments +# ===================== +set_global_assignment -name GENERATE_RBF_FILE ON +set_global_assignment -name USE_CONFIGURATION_DEVICE OFF + +# Power Estimation Assignments +# ============================ +set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW" +set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)" + +# Advanced I/O Timing Assignments +# =============================== +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall + +# ------------------- +# start ENTITY(Pengo) + + # start DESIGN_PARTITION(Top) + # --------------------------- + + # Incremental Compilation Assignments + # =================================== + + # end DESIGN_PARTITION(Top) + # ------------------------- + +# end ENTITY(Pengo) +# ----------------- +set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top +set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top +set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top +set_global_assignment -name SYSTEMVERILOG_FILE rtl/DrawPoker_MiST.sv +set_global_assignment -name VHDL_FILE rtl/kick.vhd +set_global_assignment -name VHDL_FILE rtl/kick_sound_board.vhd +set_global_assignment -name VHDL_FILE rtl/gen_ram.vhd +set_global_assignment -name VHDL_FILE rtl/ctc_counter.vhd +set_global_assignment -name VHDL_FILE rtl/ctc_controler.vhd +set_global_assignment -name VHDL_FILE rtl/rom/midssio_82s123.vhd +set_global_assignment -name VHDL_FILE rtl/rom/draw_sp_bits_4.vhd +set_global_assignment -name VHDL_FILE rtl/rom/draw_sp_bits_3.vhd +set_global_assignment -name VHDL_FILE rtl/rom/draw_sp_bits_2.vhd +set_global_assignment -name VHDL_FILE rtl/rom/draw_sp_bits_1.vhd +set_global_assignment -name VHDL_FILE rtl/rom/draw_sound_cpu.vhd +set_global_assignment -name VHDL_FILE rtl/rom/draw_bg_bits_2.vhd +set_global_assignment -name VHDL_FILE rtl/rom/draw_bg_bits_1.vhd +set_global_assignment -name VHDL_FILE rtl/YM2149_linmix_sep.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80se.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_Reg.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_Pack.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_MCode.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_ALU.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80.vhd +set_global_assignment -name SYSTEMVERILOG_FILE rtl/sdram.sv +set_global_assignment -name VHDL_FILE rtl/pll_mist.vhd +set_global_assignment -name QIP_FILE ../../../common/mist/mist.qip +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/DrawPoker.sdc b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/DrawPoker.sdc new file mode 100644 index 00000000..7be7abff --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/DrawPoker.sdc @@ -0,0 +1,126 @@ +## Generated SDC file "DrawPoker.out.sdc" + +## Copyright (C) 1991-2013 Altera Corporation +## Your use of Altera Corporation's design tools, logic functions +## and other software and tools, and its AMPP partner logic +## functions, and any output files from any of the foregoing +## (including device programming or simulation files), and any +## associated documentation or information are expressly subject +## to the terms and conditions of the Altera Program License +## Subscription Agreement, Altera MegaCore Function License +## Agreement, or other applicable license agreement, including, +## without limitation, that your use is for the sole purpose of +## programming logic devices manufactured by Altera and sold by +## Altera or its authorized distributors. Please refer to the +## applicable agreement for further details. + + +## VENDOR "Altera" +## PROGRAM "Quartus II" +## VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" + +## DATE "Sun Jun 24 12:53:00 2018" + +## +## DEVICE "EP3C25E144C8" +## + +# Clock constraints + +# Automatically constrain PLL and other generated clocks +derive_pll_clocks -create_base_clocks + +# Automatically calculate clock uncertainty to jitter and other effects. +derive_clock_uncertainty + +# tsu/th constraints + +# tco constraints + +# tpd constraints + +#************************************************************** +# Time Information +#************************************************************** + +set_time_format -unit ns -decimal_places 3 + + + +#************************************************************** +# Create Clock +#************************************************************** + +create_clock -name {SPI_SCK} -period 41.666 -waveform { 20.8 41.666 } [get_ports {SPI_SCK}] + +#************************************************************** +# Create Generated Clock +#************************************************************** + + +#************************************************************** +# Set Clock Latency +#************************************************************** + + + +#************************************************************** +# Set Clock Uncertainty +#************************************************************** + +#************************************************************** +# Set Input Delay +#************************************************************** + +set_input_delay -add_delay -clock_fall -clock [get_clocks {CLOCK_27}] 1.000 [get_ports {CLOCK_27}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {CONF_DATA0}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_DI}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_SCK}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_SS2}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_SS3}] + +#************************************************************** +# Set Output Delay +#************************************************************** + +set_output_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_DO}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] 1.000 [get_ports {AUDIO_L}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] 1.000 [get_ports {AUDIO_R}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] 1.000 [get_ports {LED}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] 1.000 [get_ports {VGA_*}] + +#************************************************************** +# Set Clock Groups +#************************************************************** + +set_clock_groups -asynchronous -group [get_clocks {SPI_SCK}] -group [get_clocks {pll|altpll_component|auto_generated|pll1|clk[*]}] + +#************************************************************** +# Set False Path +#************************************************************** + + + +#************************************************************** +# Set Multicycle Path +#************************************************************** + +set_multicycle_path -to {VGA_*[*]} -setup 2 +set_multicycle_path -to {VGA_*[*]} -hold 1 + +#************************************************************** +# Set Maximum Delay +#************************************************************** + + + +#************************************************************** +# Set Minimum Delay +#************************************************************** + + + +#************************************************************** +# Set Input Transition +#************************************************************** + diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/README.txt b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/README.txt new file mode 100644 index 00000000..25050721 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/README.txt @@ -0,0 +1,326 @@ +--------------------------------------------------------------------------------- +-- +-- Arcade: Draw Poker port to MiST by Gehstock +-- x November 2019 +-- +-- VGA Only + +Controls : Gamble In/Out - Arrow Up/Down + Hold Card 1-5 - 1-5 + Deal - Space + Stand - left ALT + Cancel - left Ctrl + Insert Coin - ESC +--------------------------------------------------------------------------------- +-- DE10_lite Top level for Kick (Midway MCR) by Dar (darfpga@aol.fr) (19/10/2019) +-- http://darfpga.blogspot.fr +--------------------------------------------------------------------------------- +-- Educational use only +-- Do not redistribute synthetized file with roms +-- Do not redistribute roms whatever the form +-- Use at your own risk +--------------------------------------------------------------------------------- +-- Use kick_de10_lite.sdc to compile (Timequest constraints) +-- /!\ +-- Don't forget to set device configuration mode with memory initialization +-- (Assignments/Device/Pin options/Configuration mode) +--------------------------------------------------------------------------------- +-- +-- Main features : +-- PS2 keyboard input @gpio pins 35/34 (beware voltage translation/protection) +-- Audio pwm output @gpio pins 1/3 (beware voltage translation/protection) +-- +-- Video : 31Khz/60Hz +-- Cocktail mode : NO +-- Sound : OK +-- +-- For hardware schematic see my other project : NES +-- +-- Uses 1 pll 40MHz from 50MHz to make 20MHz and 8Mhz +-- +-- Board key : +-- 0 : reset game +-- +-- Keyboard players inputs : +-- +-- F3 : Add coin +-- F2 : Start 2 players +-- F1 : Start 1 player +-- SPACE : move faster +-- RIGHT arrow : move right +-- LEFT arrow : move left +-- UP arrow : toggle service mode ON/OFF +-- DOWN arrow : kick +-- +-- Other details : see kick.vhd +-- For USB inputs and SGT5000 audio output see my other project: xevious_de10_lite + +--------------------------------------------------------------------------------- +-- Kick by Dar (darfpga@aol.fr) (19/10/2019) +-- http://darfpga.blogspot.fr +--------------------------------------------------------------------------------- +-- gen_ram.vhd & io_ps2_keyboard +-------------------------------- +-- Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +-- http://www.syntiac.com/fpga64.html +--------------------------------------------------------------------------------- +-- T80/T80se - Version : 304 +----------------------------- +-- Z80 compatible microprocessor core +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +--------------------------------------------------------------------------------- +-- YM2149 (AY-3-8910) +-- Copyright (c) MikeJ - Jan 2005 +--------------------------------------------------------------------------------- +-- Educational use only +-- Do not redistribute synthetized file with roms +-- Do not redistribute roms whatever the form +-- Use at your own risk +--------------------------------------------------------------------------------- + +-- Features : +-- Video : 31Khz/60Hz +-- Coctail mode : NO +-- Sound : OK + +-- Use with MAME roms from kick.zip and midssio.zip +-- +-- Use make_kick_proms.bat to build vhd file from binaries +-- (CRC list included) + +-- Kick/Kickman (Midway mcr) Hardware caracteristics : +-- +-- VIDEO : 1xZ80@3MHz CPU accessing its program rom, working ram, +-- sprite data ram, I/O, sound board register and trigger. +-- 24Kx8bits program rom +-- +-- One char/background tile map 30x32 +-- 2x4Kx8bits graphics rom 4bits/pixel +-- rbg programmable ram palette 16 colors 12bits : 4red 4green 4blue +-- +-- 128 sprites, up to ~15/line, 32x32 with flip H/V +-- 4x4Kx8bits graphics rom 4bits/pixel +-- rbg programmable ram palette 16 colors 12bits : 4red 4green 4blue +-- +-- Working ram : 2Kx8bits +-- video (char/background) ram : 1Kx8bits +-- Sprites ram : 512x8bits + 512x8bits cache buffer + +-- Sprites line buffer rams : 1 scan line delay flip/flop 2x256x8bits +-- +-- SOUND : see Kick_sound_board.vhd + +--------------------------------------------------------------------------------- +-- Schematics remarks : +-- +-- Display is 512x480 pixels (video 635x525 lines @ 20MHz ) + +-- 635/20e6 = 31.75us per line (31.750KHz) +-- 31.75*525 = 16.67ms per frame (59.99Hz) +-- +-- Original video is interlaced 240 display lines per 1/2 frame +-- +-- H0 and V0 are not use for background => each bg tile is 16x16 pixel but +-- background graphics is 2x2 pixels defintion. +-- +-- Sprite are 32x32 pixels with 1x1 pixel definition, 16 lines for odd 1/2 +-- frame and 16 lines for even 2/2 frame thanks to V8 on sprite rom ROMAD2 +-- (look at 74ls86 G1 pin 9 on video genration board schematics) +-- +-- *H and V stand for Horizontal en Vertical counter (Hcnt, Vcnt in VHDL code) +-- +-- /!\ For VHDL port interlaced video mode is replaced with progressive video +-- mode. +-- +-- Sprite data are stored first by cpu into a 'cache' buffer (staging ram at +-- K6/L6) this buffer is read and write for cpu. After visible display, cache +-- buffer (512x8) is moved to actual sprite ram buffer (512x8). Actual sprite +-- buffer is access by transfer address counter during 2 scanlines after +-- visible area and only by sprite machine during visible area. +-- +-- Thus cpu can read and update sprites position during entire frame except +-- during 2 lines. +-- +-- Sprite data are organised (as seen by cpu F000-F1FF) into 128 * 4bytes. +-- bytes #1 : Vertical position +-- bytes #2 : code and attribute +-- bytes #3 : Horizontal position +-- bytes #4 : not used +-- +-- Athough 1x1 pixel defintion sprite position horizontal/vertical is made on +-- on a 2x2 grid (due to only 8bits for position data) +-- +-- Z80-CTC : interruption ar managed by CTC chip. ONly channel 3 is trigered +-- by hardware signal line 493. channel 0 to 2 are in timer mode. Schematic +-- show zc/to of channel 0 connected to clk/trg of channel 1. This seems to be +-- unsued for that (Kick) game. +-- +-- CPU programs 4 interuptions : (Vector D0) +-- +-- IT ch 3 : triggered by line 493 : once per frame : start @00D8 +-- set timer ch0 to launch interrupt around line 20 +-- set timer ch1 to launch interrupt around line 240 +-- +-- IT ch 0 : triggered by timer ch 0 : once per frame : start @017E +-- stop timer 0 +-- +-- IT ch 1 : triggered by timer ch 1 : once per frame : start @0192 +-- stop timer 1 +-- +-- IT ch 2 : trigged by timer ch 2 : once every ~105 scanlines : start @04E1 +-- read angle decoder +-- +-- Z80-CTC VHDL port keep separated interrupt controler and each counter so +-- one can use them on its own. Priority daisy-chain is not done (not used in +-- that game). clock polarity selection is not done since it has no meaning +-- with digital clock/enable (e.g cpu_ena signal) method. +-- +-- Angle (spin) decoder : Original design is a simple Up/Down 4 bits counter. +-- Replacement is proposed in kick_de10_lite.vhd as a 10bits counter allowing +-- more stable speed. It make use of CTC zc_to channel 2 signal to avoid +-- aliasing problems. Despite speed selection (faster/slower) is available +-- from keyboard key it hardly simulate a real spinner. +-- +-- Ressource : input clock 40MHz is chosen to allow easy making of 20MHz for +-- pixel clock and 8MHz signal for amplitude modulation circuit of ssio board +-- +-- +-- TODO : +-- Working ram could be initialized to set initial difficulty level and +-- initial bases (live) number. Otherwise one can set it up by using service +-- menu at each power up. +-- ++----------------------------------------------------------------------------------+ +; Fitter Summary ; ++------------------------------------+---------------------------------------------+ +; Fitter Status ; Successful - Sat Nov 02 22:31:20 2019 ; +; Quartus Prime Version ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ; +; Revision Name ; kick_de10_lite ; +; Top-level Entity Name ; kick_de10_lite ; +; Family ; MAX 10 ; +; Device ; 10M50DAF484C6GES ; +; Timing Models ; Preliminary ; +; Total logic elements ; 7,125 / 49,760 ( 14 % ) ; +; Total combinational functions ; 6,705 / 49,760 ( 13 % ) ; +; Dedicated logic registers ; 2,068 / 49,760 ( 4 % ) ; +; Total registers ; 2068 ; +; Total pins ; 105 / 360 ( 29 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 700,416 / 1,677,312 ( 42 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % ) ; +; Total PLLs ; 1 / 4 ( 25 % ) ; +; UFM blocks ; 0 / 1 ( 0 % ) ; +; ADC blocks ; 0 / 2 ( 0 % ) ; ++------------------------------------+---------------------------------------------+ + +--------------- +VHDL File list +--------------- + +de10_lite/max10_pll_40M.vhd Pll 40MHz from 50MHz altera mf + +rtl_dar/kick_de10_lite.vhd Top level for de10_lite board +rtl_dar/kick.vhd Main CPU and video boards logic +rtl_dar/kick_sound_board.vhd Main sound board logic +rtl_dar/ctc_controler.vhd Z80-CTC controler +rtl_dar/ctc_counter.vhd Z80-CTC counter + +rtl_mikej/YM2149_linmix.vhd Copyright (c) MikeJ - Jan 2005 + +rtl_T80_304/T80se.vhdT80 Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +rtl_T80_304/T80_Reg.vhd +rtl_T80_304/T80_Pack.vhd +rtl_T80_304/T80_MCode.vhd +rtl_T80_304/T80_ALU.vhd +rtl_T80_304/T80.vhd + +rtl_dar/kbd_joystick.vhd Keyboard key to player/coin input +rtl_dar/io_ps2_keyboard.vhd Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +rtl_dar/gen_ram.vhd Generic RAM (Peter Wendrich + DAR Modification) +rtl_dar/decodeur_7_seg.vhd 7 segments display decoder + +rtl_dar/proms/kick_cpu.vhd CPU board PROMS +rtl_dar/proms/kick_bg_bits_2.vhd +rtl_dar/proms/kick_bg_bits_1.vhd + +rtl_dar/proms/kick_sp_bits_4.vhd Video board PROMS +rtl_dar/proms/kick_sp_bits_3.vhd +rtl_dar/proms/kick_sp_bits_2.vhd +rtl_dar/proms/kick_sp_bits_1.vhd + +rtl_dar/proms/kick_sound_cpu.vhd Sound board PROMS +rtl_dar/proms/midssio_82s123.vhd + +---------------------- +Quartus project files +---------------------- +de10_lite/kick_de10_lite.sdc Timequest constraints file +de10_lite/kick_de10_lite.qsf de10_lite settings (files,pins...) +de10_lite/kick_de10_lite.qpf de10_lite project + +----------------------------- +Required ROMs (Not included) +----------------------------- +You need the following 17 ROMs binary files from kick.zip and midssio.zip(MAME) + +1200a-v2.b3 CRC 65924917 +1300b-v2.b4 CRC 27929f52 +1400c-v2.b5 CRC 69107ce6 +1500d-v2.d4 CRC 04a23aa1 +1600e-v2.d5 CRC 1d2834c0 +1700f-v2.d6 CRC ddf84ce1 +1800g-v2.g4 CRC b4d120f3 +1900h-v2.g5 CRC c3ba4893 + +2600a-v2.1e CRC 2c5d6b55 +2700b-v2.1d CRC 565ea97d +2800c-v2.1b CRC f3be56a1 +2900d-v2.1a CRC 77da795e + +4200-a.a7 CRC 9e35c02e +4300-b.a8 CRC ca2b7c28 +4400-c.a9 CRC d1901551 +4500-d.a10 CRC d36ddcdc +midssio_82s123.12d CRC e1281ee9 + +------ +Tools +------ +You need to build vhdl files from the binary file : + - Unzip the roms file in the tools/kick_unzip directory + - Double click (execute) the script tools/make_kick_proms.bat to get the following 9 files + +kick_cpu.vhd +kick_bg_bits_2.vhd +kick_bg_bits_1.vhd +kick_sp_bits_4.vhd +kick_sp_bits_3.vhd +kick_sp_bits_2.vhd +kick_sp_bits_1.vhd +kick_sound_cpu.vhd +midssio_82s123.vhd + +*DO NOT REDISTRIBUTE THESE FILES* + +VHDL files are needed to compile and include roms into the project + +The script make_kick_proms.bat uses make_vhdl_prom executables delivered both in linux and windows version. The script itself is delivered only in windows version (.bat) but should be easily ported to linux. + +Source code of make_vhdl_prom.c is also delivered. + +--------------------------------- +Compiling for de10_lite +--------------------------------- +You can build the project with ROM image embeded in the sof file. +*DO NOT REDISTRIBUTE THESE FILES* + +3 steps + + - put the VHDL ROM files (.vhd) into the rtl_dar/proms directory + - build kick_de10_lite + - program kick_de10_lite.sof + +------------------------ +------------------------ +End of file +------------------------ diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/Snapshot/DrawPoker.rbf b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/Snapshot/DrawPoker.rbf index c1dcd53d..23f95c24 100644 Binary files a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/Snapshot/DrawPoker.rbf and b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/Snapshot/DrawPoker.rbf differ diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/clean.bat b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/clean.bat new file mode 100644 index 00000000..b3b7c3b5 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/clean.bat @@ -0,0 +1,37 @@ +@echo off +del /s *.bak +del /s *.orig +del /s *.rej +del /s *~ +rmdir /s /q db +rmdir /s /q incremental_db +rmdir /s /q output_files +rmdir /s /q simulation +rmdir /s /q greybox_tmp +rmdir /s /q hc_output +rmdir /s /q .qsys_edit +rmdir /s /q hps_isw_handoff +rmdir /s /q sys\.qsys_edit +rmdir /s /q sys\vip +cd sys +for /d %%i in (*_sim) do rmdir /s /q "%%~nxi" +cd .. +for /d %%i in (*_sim) do rmdir /s /q "%%~nxi" +del build_id.v +del c5_pin_model_dump.txt +del PLLJ_PLLSPE_INFO.txt +del /s *.qws +del /s *.ppf +del /s *.ddb +del /s *.csv +del /s *.cmp +del /s *.sip +del /s *.spd +del /s *.bsf +del /s *.f +del /s *.sopcinfo +del /s *.xml +del /s new_rtl_netlist +del /s old_rtl_netlist + +pause diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/DrawPoker_MiST.sv b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/DrawPoker_MiST.sv new file mode 100644 index 00000000..1a9a35f8 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/DrawPoker_MiST.sv @@ -0,0 +1,251 @@ +//============================================================================ +// Arcade: Draw Poker by DarFPGA +// +// This program is free software; you can redistribute it and/or modify it +// under the terms of the GNU General Public License as published by the Free +// Software Foundation; either version 2 of the License, or (at your option) +// any later version. +// +// This program is distributed in the hope that it will be useful, but WITHOUT +// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or +// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for +// more details. +// +// You should have received a copy of the GNU General Public License along +// with this program; if not, write to the Free Software Foundation, Inc., +// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. +//============================================================================ + +module DrawPoker_MiST( + output LED, + output [5:0] VGA_R, + output [5:0] VGA_G, + output [5:0] VGA_B, + output VGA_HS, + output VGA_VS, + output AUDIO_L, + output AUDIO_R, + input SPI_SCK, + output SPI_DO, + input SPI_DI, + input SPI_SS2, + input SPI_SS3, + input CONF_DATA0, + input CLOCK_27, + + output [12:0] SDRAM_A, + inout [15:0] SDRAM_DQ, + output SDRAM_DQML, + output SDRAM_DQMH, + output SDRAM_nWE, + output SDRAM_nCAS, + output SDRAM_nRAS, + output SDRAM_nCS, + output [1:0] SDRAM_BA, + output SDRAM_CLK, + output SDRAM_CKE +); + +`include "rtl/build_id.v" + +localparam CONF_STR = { + "DPOKER;;", + "O34,Scanlines,Off,25%,50%,75%;", + "O5,Blend,Off,On;",//ugly, Frequency? + "O6,BG Color ,Green,Blue;", + "T0,Reset;", + "V,v1.0.",`BUILD_DATE +}; + +assign LED = ~ioctl_downl; +assign SDRAM_CLK = clk_sys; + +wire clk_sys; +wire pll_locked; +pll_mist pll( + .inclk0(CLOCK_27), + .areset(0), + .c0(clk_sys), + .locked(pll_locked) + ); + +wire [31:0] status; +wire [1:0] buttons; +wire [1:0] switches; +wire [7:0] joystick_0; +wire [7:0] joystick_1; +wire scandoublerD; +wire ypbpr; +wire [15:0] audio_l, audio_r; +wire hs, vs; +wire blankn; +wire [3:0] g, r, b; +wire [14:0] rom_addr; +wire [15:0] rom_do; +wire rom_rd; +wire ioctl_downl; +wire [7:0] ioctl_index; +wire ioctl_wr; +wire [24:0] ioctl_addr; +wire [7:0] ioctl_dout; + +data_io data_io( + .clk_sys ( clk_sys ), + .SPI_SCK ( SPI_SCK ), + .SPI_SS2 ( SPI_SS2 ), + .SPI_DI ( SPI_DI ), + .ioctl_download( ioctl_downl ), + .ioctl_index ( ioctl_index ), + .ioctl_wr ( ioctl_wr ), + .ioctl_addr ( ioctl_addr ), + .ioctl_dout ( ioctl_dout ) +); + +sdram cart( + .*, + .init ( ~pll_locked ), + .clk ( clk_sys ), + .wtbt ( 2'b00 ), + .dout ( rom_do ), + .din ( {ioctl_dout, ioctl_dout} ), + .addr ( ioctl_downl ? ioctl_addr : rom_addr ), + .we ( ioctl_downl & ioctl_wr ), + .rd ( !ioctl_downl ), + .ready() +); + +reg reset = 1; +reg rom_loaded = 0; +always @(posedge clk_sys) begin + reg ioctl_downlD; + ioctl_downlD <= ioctl_downl; + + if (ioctl_downlD & ~ioctl_downl) rom_loaded <= 1; + reset <= status[0] | buttons[1] | ~rom_loaded; +end + +kick kick( + .clock_40(clk_sys), + .reset(reset), + .video_r(r), + .video_g(g), + .video_b(b), + .video_blankn(blankn), + .video_hs(hs), + .video_vs(vs), + .separate_audio(1'b0), + .audio_out_l(audio_l), + .audio_out_r(audio_r), + .bgcolor(status[6]), + .STAND(btn_stand), + .CANCEL(btn_cancel), + .DEAL(btn_deal), + .HOLD5(btn_hold5), + .HOLD4(btn_hold4), + .HOLD3(btn_hold3), + .HOLD2(btn_hold2), + .HOLD1(btn_hold1), + .COIN1(btn_coin), + .COIN2(1'b0), + .GAMBLE_IN(btn_gamble_in), + .GAMBLE_OUT(btn_gamble_out), + .cpu_rom_addr ( rom_addr ), + .cpu_rom_do ( rom_do[7:0] ), + .cpu_rom_rd ( rom_rd ) + ); + +mist_video #(.COLOR_DEPTH(4), .SD_HCNT_WIDTH(10)) mist_video( + .clk_sys ( clk_sys ), + .SPI_SCK ( SPI_SCK ), + .SPI_SS3 ( SPI_SS3 ), + .SPI_DI ( SPI_DI ), + .R ( blankn ? r : 0 ), + .G ( blankn ? g : 0 ), + .B ( blankn ? b : 0 ), + .HSync ( hs ), + .VSync ( vs ), + .VGA_R ( VGA_R ), + .VGA_G ( VGA_G ), + .VGA_B ( VGA_B ), + .VGA_VS ( VGA_VS ), + .VGA_HS ( VGA_HS ), + .blend(status[5]), + .scandoubler_disable(1),//scandoublerD ), + .scanlines ( status[4:3] ), + .ypbpr ( ypbpr ) + ); + +user_io #( + .STRLEN(($size(CONF_STR)>>3))) +user_io( + .clk_sys (clk_sys ), + .conf_str (CONF_STR ), + .SPI_CLK (SPI_SCK ), + .SPI_SS_IO (CONF_DATA0 ), + .SPI_MISO (SPI_DO ), + .SPI_MOSI (SPI_DI ), + .buttons (buttons ), + .switches (switches ), + .scandoubler_disable (scandoublerD ), + .ypbpr (ypbpr ), + .key_strobe (key_strobe ), + .key_pressed (key_pressed ), + .key_code (key_code ), + .joystick_0 (joystick_0 ), + .joystick_1 (joystick_1 ), + .status (status ) + ); + +dac #( + .C_bits(16)) +dac_l( + .clk_i(clk_sys), + .res_n_i(1), + .dac_i(audio_l), + .dac_o(AUDIO_L) + ); + +dac #( + .C_bits(16)) +dac_r( + .clk_i(clk_sys), + .res_n_i(1), + .dac_i(audio_r), + .dac_o(AUDIO_R) + ); + + +reg btn_gamble_in = 0; +reg btn_gamble_out = 0; +reg btn_cancel = 0; +reg btn_deal = 0; +reg btn_hold1 = 0; +reg btn_hold2 = 0; +reg btn_hold3 = 0; +reg btn_hold4 = 0; +reg btn_hold5 = 0; +reg btn_coin = 0; +wire key_pressed; +wire [7:0] key_code; +wire key_strobe; + +always @(posedge clk_sys) begin + if(key_strobe) begin + case(key_code) + 'h76: btn_coin <= key_pressed; // ESC + 'h11: btn_stand <= key_pressed; // left ALT + 'h14: btn_cancel <= key_pressed; // left ctrl + 'h29: btn_deal <= key_pressed; // Space + 'h2E: btn_hold5 <= key_pressed; // 5 + 'h25: btn_hold4 <= key_pressed; // 4 + 'h26: btn_hold3 <= key_pressed; // 3 + 'h1E: btn_hold2 <= key_pressed; // 2 + 'h16: btn_hold1 <= key_pressed; // 1 + + 'h75: btn_gamble_in <= key_pressed; // Up + 'h72: btn_gamble_out <= key_pressed; // Down + endcase + end +end + +endmodule \ No newline at end of file diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80.vhd new file mode 100644 index 00000000..4150a43d --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80.vhd @@ -0,0 +1,1097 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 304 init values of registers on first startup (better simulation) +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 302 fixed IO cycle timing, tested thanks to Alessandro. +-- Ver 301 parity flag is just parity for 8080, also overflow for Z80, by Sean Riddle +-- Ver 300 started tidyup. Rmoved some auto_wait bits from 0247 which caused problems +-- +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- Wolfgang Scherr 2011-2015 (email: WoS pin4 at) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0210 : Fixed wait and halt +-- +-- 0211 : Fixed Refresh addition and IM 1 +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0232 : Removed refresh address output for Mode > 1 and added DJNZ M1_n fix by Mike Johnson +-- +-- 0235 : Added clock enable and IM 2 fix by Mike Johnson +-- +-- 0237 : Changed 8080 I/O address output, added IntE output +-- +-- 0238 : Fixed (IX/IY+d) timing and 16 bit ADC and SBC zero flag +-- +-- 0240 : Added interrupt ack fix by Mike Johnson, changed (IX/IY+d) timing and changed flags in GB mode +-- +-- 0242 : Added I/O wait, fixed refresh address, moved some registers to RAM +-- +-- 0247 : Fixed bus req/ack cycle +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80 is + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic + ); +end T80; + +architecture rtl of T80 is + + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aZI : std_logic_vector(2 downto 0) := "110"; + + -- Registers + signal ACC, F : std_logic_vector(7 downto 0) := "11111111"; + signal Ap, Fp : std_logic_vector(7 downto 0) := "11111111"; + signal I : std_logic_vector(7 downto 0) := "00000000"; + signal R : unsigned(7 downto 0) := "00000000"; + signal SP : unsigned(15 downto 0) := "1111111111111111"; + signal PC : unsigned(15 downto 0) := "0000000000000000"; + + signal RegDIH : std_logic_vector(7 downto 0); + signal RegDIL : std_logic_vector(7 downto 0); + signal RegBusA : std_logic_vector(15 downto 0); + signal RegBusB : std_logic_vector(15 downto 0); + signal RegBusC : std_logic_vector(15 downto 0); + signal RegAddrA_r : std_logic_vector(2 downto 0); + signal RegAddrA : std_logic_vector(2 downto 0); + signal RegAddrB_r : std_logic_vector(2 downto 0); + signal RegAddrB : std_logic_vector(2 downto 0); + signal RegAddrC : std_logic_vector(2 downto 0); + signal RegWEH : std_logic; + signal RegWEL : std_logic; + signal Alternate : std_logic; + + -- Help Registers + signal TmpAddr : std_logic_vector(15 downto 0); -- Temporary address register + signal IR : std_logic_vector(7 downto 0); -- Instruction register + signal ISet : std_logic_vector(1 downto 0); -- Instruction set selector + signal RegBusA_r : std_logic_vector(15 downto 0); + + signal ID16 : signed(15 downto 0); + signal Save_Mux : std_logic_vector(7 downto 0); + + signal TState : unsigned(2 downto 0); + signal MCycle : std_logic_vector(2 downto 0); + signal IntE_FF1 : std_logic; + signal IntE_FF2 : std_logic; + signal Halt_FF : std_logic; + signal BusReq_s : std_logic; + signal BusAck : std_logic; + signal ClkEn : std_logic; + signal NMI_s : std_logic; + signal INT_s : std_logic; + signal IStatus : std_logic_vector(1 downto 0); + + signal DI_Reg : std_logic_vector(7 downto 0); + signal T_Res : std_logic; + signal XY_State : std_logic_vector(1 downto 0); + signal Pre_XY_F_M : std_logic_vector(2 downto 0); + signal NextIs_XY_Fetch : std_logic; + signal XY_Ind : std_logic; + signal No_BTR : std_logic; + signal BTR_r : std_logic; + signal Auto_Wait : std_logic; + signal Auto_Wait_t1 : std_logic; + signal Auto_Wait_t2 : std_logic; + signal IncDecZ : std_logic; + + -- ALU signals + signal BusB : std_logic_vector(7 downto 0); + signal BusA : std_logic_vector(7 downto 0); + signal ALU_Q : std_logic_vector(7 downto 0); + signal F_Out : std_logic_vector(7 downto 0); + + -- Registered micro code outputs + signal Read_To_Reg_r : std_logic_vector(4 downto 0); + signal Arith16_r : std_logic; + signal Z16_r : std_logic; + signal ALU_Op_r : std_logic_vector(3 downto 0); + signal Save_ALU_r : std_logic; + signal PreserveC_r : std_logic; + signal MCycles : std_logic_vector(2 downto 0); + + -- Micro code outputs + signal MCycles_d : std_logic_vector(2 downto 0); + signal TStates : std_logic_vector(2 downto 0); + signal IntCycle : std_logic; + signal NMICycle : std_logic; + signal Inc_PC : std_logic; + signal Inc_WZ : std_logic; + signal IncDec_16 : std_logic_vector(3 downto 0); + signal Prefix : std_logic_vector(1 downto 0); + signal Read_To_Acc : std_logic; + signal Read_To_Reg : std_logic; + signal Set_BusB_To : std_logic_vector(3 downto 0); + signal Set_BusA_To : std_logic_vector(3 downto 0); + signal ALU_Op : std_logic_vector(3 downto 0); + signal Save_ALU : std_logic; + signal PreserveC : std_logic; + signal Arith16 : std_logic; + signal Set_Addr_To : std_logic_vector(2 downto 0); + signal Jump : std_logic; + signal JumpE : std_logic; + signal JumpXY : std_logic; + signal Call : std_logic; + signal RstP : std_logic; + signal LDZ : std_logic; + signal LDW : std_logic; + signal LDSPHL : std_logic; + signal IORQ_i : std_logic; + signal Special_LD : std_logic_vector(2 downto 0); + signal ExchangeDH : std_logic; + signal ExchangeRp : std_logic; + signal ExchangeAF : std_logic; + signal ExchangeRS : std_logic; + signal I_DJNZ : std_logic; + signal I_CPL : std_logic; + signal I_CCF : std_logic; + signal I_SCF : std_logic; + signal I_RETN : std_logic; + signal I_BT : std_logic; + signal I_BC : std_logic; + signal I_BTR : std_logic; + signal I_RLD : std_logic; + signal I_RRD : std_logic; + signal I_INRC : std_logic; + signal SetDI : std_logic; + signal SetEI : std_logic; + signal IMode : std_logic_vector(1 downto 0); + signal Halt : std_logic; + signal XYbit_undoc : std_logic; + + +begin + + mcode : T80_MCode + generic map( + Mode => Mode, + Flag_C => Flag_C, + Flag_N => Flag_N, + Flag_P => Flag_P, + Flag_X => Flag_X, + Flag_H => Flag_H, + Flag_Y => Flag_Y, + Flag_Z => Flag_Z, + Flag_S => Flag_S) + port map( + IR => IR, + ISet => ISet, + MCycle => MCycle, + F => F, + NMICycle => NMICycle, + IntCycle => IntCycle, + XY_State => XY_State, + MCycles => MCycles_d, + TStates => TStates, + Prefix => Prefix, + Inc_PC => Inc_PC, + Inc_WZ => Inc_WZ, + IncDec_16 => IncDec_16, + Read_To_Acc => Read_To_Acc, + Read_To_Reg => Read_To_Reg, + Set_BusB_To => Set_BusB_To, + Set_BusA_To => Set_BusA_To, + ALU_Op => ALU_Op, + Save_ALU => Save_ALU, + PreserveC => PreserveC, + Arith16 => Arith16, + Set_Addr_To => Set_Addr_To, + IORQ => IORQ_i, + Jump => Jump, + JumpE => JumpE, + JumpXY => JumpXY, + Call => Call, + RstP => RstP, + LDZ => LDZ, + LDW => LDW, + LDSPHL => LDSPHL, + Special_LD => Special_LD, + ExchangeDH => ExchangeDH, + ExchangeRp => ExchangeRp, + ExchangeAF => ExchangeAF, + ExchangeRS => ExchangeRS, + I_DJNZ => I_DJNZ, + I_CPL => I_CPL, + I_CCF => I_CCF, + I_SCF => I_SCF, + I_RETN => I_RETN, + I_BT => I_BT, + I_BC => I_BC, + I_BTR => I_BTR, + I_RLD => I_RLD, + I_RRD => I_RRD, + I_INRC => I_INRC, + SetDI => SetDI, + SetEI => SetEI, + IMode => IMode, + Halt => Halt, + NoRead => NoRead, + Write => Write, + XYbit_undoc => XYbit_undoc); + + alu : T80_ALU + generic map( + Mode => Mode, + Flag_C => Flag_C, + Flag_N => Flag_N, + Flag_P => Flag_P, + Flag_X => Flag_X, + Flag_H => Flag_H, + Flag_Y => Flag_Y, + Flag_Z => Flag_Z, + Flag_S => Flag_S) + port map( + Arith16 => Arith16_r, + Z16 => Z16_r, + ALU_Op => ALU_Op_r, + IR => IR(5 downto 0), + ISet => ISet, + BusA => BusA, + BusB => BusB, + F_In => F, + Q => ALU_Q, + F_Out => F_Out); + + ClkEn <= CEN and not BusAck; + + T_Res <= '1' when TState = unsigned(TStates) else '0'; + + NextIs_XY_Fetch <= '1' when XY_State /= "00" and XY_Ind = '0' and + ((Set_Addr_To = aXY) or + (MCycle = "001" and IR = "11001011") or + (MCycle = "001" and IR = "00110110")) else '0'; + + Save_Mux <= BusB when ExchangeRp = '1' else + DI_Reg when Save_ALU_r = '0' else + ALU_Q; + + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + PC <= (others => '0'); -- Program Counter + A <= (others => '0'); + TmpAddr <= (others => '0'); + IR <= "00000000"; + ISet <= "00"; + XY_State <= "00"; + IStatus <= "00"; + MCycles <= "000"; + DO <= "00000000"; + + ACC <= (others => '1'); + F <= (others => '1'); + Ap <= (others => '1'); + Fp <= (others => '1'); + I <= (others => '0'); + R <= (others => '0'); + SP <= (others => '1'); + Alternate <= '0'; + + Read_To_Reg_r <= "00000"; + F <= (others => '1'); + Arith16_r <= '0'; + BTR_r <= '0'; + Z16_r <= '0'; + ALU_Op_r <= "0000"; + Save_ALU_r <= '0'; + PreserveC_r <= '0'; + XY_Ind <= '0'; + + elsif CLK_n'event and CLK_n = '1' then + + if ClkEn = '1' then + + ALU_Op_r <= "0000"; + Save_ALU_r <= '0'; + Read_To_Reg_r <= "00000"; + + MCycles <= MCycles_d; + + if IMode /= "11" then + IStatus <= IMode; + end if; + + Arith16_r <= Arith16; + PreserveC_r <= PreserveC; + if ISet = "10" and ALU_OP(2) = '0' and ALU_OP(0) = '1' and MCycle = "011" then + Z16_r <= '1'; + else + Z16_r <= '0'; + end if; + + if MCycle = "001" and TState(2) = '0' then + -- MCycle = 1 and TState = 1, 2, or 3 + + if TState = 2 and Wait_n = '1' then + if Mode < 2 then + A(7 downto 0) <= std_logic_vector(R); + A(15 downto 8) <= I; + R(6 downto 0) <= R(6 downto 0) + 1; + end if; + + if Jump = '0' and Call = '0' and NMICycle = '0' and IntCycle = '0' and not (Halt_FF = '1' or Halt = '1') then + PC <= PC + 1; + end if; + + if IntCycle = '1' and IStatus = "01" then + IR <= "11111111"; + elsif Halt_FF = '1' or (IntCycle = '1' and IStatus = "10") or NMICycle = '1' then + IR <= "00000000"; + else + IR <= DInst; + end if; + + ISet <= "00"; + if Prefix /= "00" then + if Prefix = "11" then + if IR(5) = '1' then + XY_State <= "10"; + else + XY_State <= "01"; + end if; + else + if Prefix = "10" then + XY_State <= "00"; + XY_Ind <= '0'; + end if; + ISet <= Prefix; + end if; + else + XY_State <= "00"; + XY_Ind <= '0'; + end if; + end if; + + else + -- either (MCycle > 1) OR (MCycle = 1 AND TState > 3) + + if MCycle = "110" then + XY_Ind <= '1'; + if Prefix = "01" then + ISet <= "01"; + end if; + end if; + + if T_Res = '1' then + BTR_r <= (I_BT or I_BC or I_BTR) and not No_BTR; + if Jump = '1' then + A(15 downto 8) <= DI_Reg; + A(7 downto 0) <= TmpAddr(7 downto 0); + PC(15 downto 8) <= unsigned(DI_Reg); + PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0)); + elsif JumpXY = '1' then + A <= RegBusC; + PC <= unsigned(RegBusC); + elsif Call = '1' or RstP = '1' then + A <= TmpAddr; + PC <= unsigned(TmpAddr); + elsif MCycle = MCycles and NMICycle = '1' then + A <= "0000000001100110"; + PC <= "0000000001100110"; + elsif MCycle = "011" and IntCycle = '1' and IStatus = "10" then + A(15 downto 8) <= I; + A(7 downto 0) <= TmpAddr(7 downto 0); + PC(15 downto 8) <= unsigned(I); + PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0)); + else + case Set_Addr_To is + when aXY => + if XY_State = "00" then + A <= RegBusC; + else + if NextIs_XY_Fetch = '1' then + A <= std_logic_vector(PC); + else + A <= TmpAddr; + end if; + end if; + when aIOA => + if Mode = 3 then + -- Memory map I/O on GBZ80 + A(15 downto 8) <= (others => '1'); + elsif Mode = 2 then + -- Duplicate I/O address on 8080 + A(15 downto 8) <= DI_Reg; + else + A(15 downto 8) <= ACC; + end if; + A(7 downto 0) <= DI_Reg; + when aSP => + A <= std_logic_vector(SP); + when aBC => + if Mode = 3 and IORQ_i = '1' then + -- Memory map I/O on GBZ80 + A(15 downto 8) <= (others => '1'); + A(7 downto 0) <= RegBusC(7 downto 0); + else + A <= RegBusC; + end if; + when aDE => + A <= RegBusC; + when aZI => + if Inc_WZ = '1' then + A <= std_logic_vector(unsigned(TmpAddr) + 1); + else + A(15 downto 8) <= DI_Reg; + A(7 downto 0) <= TmpAddr(7 downto 0); + end if; + when others => + A <= std_logic_vector(PC); + end case; + end if; + + Save_ALU_r <= Save_ALU; + ALU_Op_r <= ALU_Op; + + if I_CPL = '1' then + -- CPL + ACC <= not ACC; + F(Flag_Y) <= not ACC(5); + F(Flag_H) <= '1'; + F(Flag_X) <= not ACC(3); + F(Flag_N) <= '1'; + end if; + if I_CCF = '1' then + -- CCF + F(Flag_C) <= not F(Flag_C); + F(Flag_Y) <= ACC(5); + F(Flag_H) <= F(Flag_C); + F(Flag_X) <= ACC(3); + F(Flag_N) <= '0'; + end if; + if I_SCF = '1' then + -- SCF + F(Flag_C) <= '1'; + F(Flag_Y) <= ACC(5); + F(Flag_H) <= '0'; + F(Flag_X) <= ACC(3); + F(Flag_N) <= '0'; + end if; + end if; + + if TState = 2 and Wait_n = '1' then + if ISet = "01" and MCycle = "111" then + IR <= DInst; + end if; + if JumpE = '1' then + PC <= unsigned(signed(PC) + signed(DI_Reg)); + elsif Inc_PC = '1' then + PC <= PC + 1; + end if; + if BTR_r = '1' then + PC <= PC - 2; + end if; + if RstP = '1' then + TmpAddr <= (others =>'0'); + TmpAddr(5 downto 3) <= IR(5 downto 3); + end if; + end if; + if TState = 3 and MCycle = "110" then + TmpAddr <= std_logic_vector(signed(RegBusC) + signed(DI_Reg)); + end if; + + if (TState = 2 and Wait_n = '1') or (TState = 4 and MCycle = "001") then + if IncDec_16(2 downto 0) = "111" then + if IncDec_16(3) = '1' then + SP <= SP - 1; + else + SP <= SP + 1; + end if; + end if; + end if; + + if LDSPHL = '1' then + SP <= unsigned(RegBusC); + end if; + if ExchangeAF = '1' then + Ap <= ACC; + ACC <= Ap; + Fp <= F; + F <= Fp; + end if; + if ExchangeRS = '1' then + Alternate <= not Alternate; + end if; + end if; + + if TState = 3 then + if LDZ = '1' then + TmpAddr(7 downto 0) <= DI_Reg; + end if; + if LDW = '1' then + TmpAddr(15 downto 8) <= DI_Reg; + end if; + + if Special_LD(2) = '1' then + case Special_LD(1 downto 0) is + when "00" => + ACC <= I; + F(Flag_P) <= IntE_FF2; + when "01" => + ACC <= std_logic_vector(R); + F(Flag_P) <= IntE_FF2; + when "10" => + I <= ACC; + when others => + R <= unsigned(ACC); + end case; + end if; + end if; + + if (I_DJNZ = '0' and Save_ALU_r = '1') or ALU_Op_r = "1001" then + if Mode = 3 then + F(6) <= F_Out(6); + F(5) <= F_Out(5); + F(7) <= F_Out(7); + if PreserveC_r = '0' then + F(4) <= F_Out(4); + end if; + else + F(7 downto 1) <= F_Out(7 downto 1); + if PreserveC_r = '0' then + F(Flag_C) <= F_Out(0); + end if; + end if; + end if; + if T_Res = '1' and I_INRC = '1' then + F(Flag_H) <= '0'; + F(Flag_N) <= '0'; + if DI_Reg(7 downto 0) = "00000000" then + F(Flag_Z) <= '1'; + else + F(Flag_Z) <= '0'; + end if; + F(Flag_S) <= DI_Reg(7); + F(Flag_P) <= not (DI_Reg(0) xor DI_Reg(1) xor DI_Reg(2) xor DI_Reg(3) xor + DI_Reg(4) xor DI_Reg(5) xor DI_Reg(6) xor DI_Reg(7)); + end if; + + if TState = 1 then + DO <= BusB; + if I_RLD = '1' then + DO(3 downto 0) <= BusA(3 downto 0); + DO(7 downto 4) <= BusB(3 downto 0); + end if; + if I_RRD = '1' then + DO(3 downto 0) <= BusB(7 downto 4); + DO(7 downto 4) <= BusA(3 downto 0); + end if; + end if; + + if T_Res = '1' then + Read_To_Reg_r(3 downto 0) <= Set_BusA_To; + Read_To_Reg_r(4) <= Read_To_Reg; + if Read_To_Acc = '1' then + Read_To_Reg_r(3 downto 0) <= "0111"; + Read_To_Reg_r(4) <= '1'; + end if; + end if; + + if TState = 1 and I_BT = '1' then + F(Flag_X) <= ALU_Q(3); + F(Flag_Y) <= ALU_Q(1); + F(Flag_H) <= '0'; + F(Flag_N) <= '0'; + end if; + if I_BC = '1' or I_BT = '1' then + F(Flag_P) <= IncDecZ; + end if; + + if (TState = 1 and Save_ALU_r = '0') or + (Save_ALU_r = '1' and ALU_OP_r /= "0111") then + case Read_To_Reg_r is + when "10111" => + ACC <= Save_Mux; + when "10110" => + DO <= Save_Mux; + when "11000" => + SP(7 downto 0) <= unsigned(Save_Mux); + when "11001" => + SP(15 downto 8) <= unsigned(Save_Mux); + when "11011" => + F <= Save_Mux; + when others => + end case; + if XYbit_undoc='1' then + DO <= ALU_Q; + end if; + end if; + + end if; + + end if; + + end process; + +--------------------------------------------------------------------------- +-- +-- BC('), DE('), HL('), IX and IY +-- +--------------------------------------------------------------------------- + process (CLK_n) + begin + if CLK_n'event and CLK_n = '1' then + if ClkEn = '1' then + -- Bus A / Write + RegAddrA_r <= Alternate & Set_BusA_To(2 downto 1); + if XY_Ind = '0' and XY_State /= "00" and Set_BusA_To(2 downto 1) = "10" then + RegAddrA_r <= XY_State(1) & "11"; + end if; + + -- Bus B + RegAddrB_r <= Alternate & Set_BusB_To(2 downto 1); + if XY_Ind = '0' and XY_State /= "00" and Set_BusB_To(2 downto 1) = "10" then + RegAddrB_r <= XY_State(1) & "11"; + end if; + + -- Address from register + RegAddrC <= Alternate & Set_Addr_To(1 downto 0); + -- Jump (HL), LD SP,HL + if (JumpXY = '1' or LDSPHL = '1') then + RegAddrC <= Alternate & "10"; + end if; + if ((JumpXY = '1' or LDSPHL = '1') and XY_State /= "00") or (MCycle = "110") then + RegAddrC <= XY_State(1) & "11"; + end if; + + if I_DJNZ = '1' and Save_ALU_r = '1' and Mode < 2 then + IncDecZ <= F_Out(Flag_Z); + end if; + if (TState = 2 or (TState = 3 and MCycle = "001")) and IncDec_16(2 downto 0) = "100" then + if ID16 = 0 then + IncDecZ <= '0'; + else + IncDecZ <= '1'; + end if; + end if; + + RegBusA_r <= RegBusA; + end if; + end if; + end process; + + RegAddrA <= + -- 16 bit increment/decrement + Alternate & IncDec_16(1 downto 0) when (TState = 2 or + (TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and XY_State = "00" else + XY_State(1) & "11" when (TState = 2 or + (TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and IncDec_16(1 downto 0) = "10" else + -- EX HL,DL + Alternate & "10" when ExchangeDH = '1' and TState = 3 else + Alternate & "01" when ExchangeDH = '1' and TState = 4 else + -- Bus A / Write + RegAddrA_r; + + RegAddrB <= + -- EX HL,DL + Alternate & "01" when ExchangeDH = '1' and TState = 3 else + -- Bus B + RegAddrB_r; + + ID16 <= signed(RegBusA) - 1 when IncDec_16(3) = '1' else + signed(RegBusA) + 1; + + process (Save_ALU_r, Auto_Wait_t1, ALU_OP_r, Read_To_Reg_r, + ExchangeDH, IncDec_16, MCycle, TState, Wait_n) + begin + RegWEH <= '0'; + RegWEL <= '0'; + if (TState = 1 and Save_ALU_r = '0') or + (Save_ALU_r = '1' and ALU_OP_r /= "0111") then + case Read_To_Reg_r is + when "10000" | "10001" | "10010" | "10011" | "10100" | "10101" => + RegWEH <= not Read_To_Reg_r(0); + RegWEL <= Read_To_Reg_r(0); + when others => + end case; + end if; + + if ExchangeDH = '1' and (TState = 3 or TState = 4) then + RegWEH <= '1'; + RegWEL <= '1'; + end if; + + if IncDec_16(2) = '1' and ((TState = 2 and Wait_n = '1' and MCycle /= "001") or (TState = 3 and MCycle = "001")) then + case IncDec_16(1 downto 0) is + when "00" | "01" | "10" => + RegWEH <= '1'; + RegWEL <= '1'; + when others => + end case; + end if; + end process; + + process (Save_Mux, RegBusB, RegBusA_r, ID16, + ExchangeDH, IncDec_16, MCycle, TState, Wait_n) + begin + RegDIH <= Save_Mux; + RegDIL <= Save_Mux; + + if ExchangeDH = '1' and TState = 3 then + RegDIH <= RegBusB(15 downto 8); + RegDIL <= RegBusB(7 downto 0); + end if; + if ExchangeDH = '1' and TState = 4 then + RegDIH <= RegBusA_r(15 downto 8); + RegDIL <= RegBusA_r(7 downto 0); + end if; + + if IncDec_16(2) = '1' and ((TState = 2 and MCycle /= "001") or (TState = 3 and MCycle = "001")) then + RegDIH <= std_logic_vector(ID16(15 downto 8)); + RegDIL <= std_logic_vector(ID16(7 downto 0)); + end if; + end process; + + Regs : T80_Reg + port map( + Clk => CLK_n, + CEN => ClkEn, + WEH => RegWEH, + WEL => RegWEL, + AddrA => RegAddrA, + AddrB => RegAddrB, + AddrC => RegAddrC, + DIH => RegDIH, + DIL => RegDIL, + DOAH => RegBusA(15 downto 8), + DOAL => RegBusA(7 downto 0), + DOBH => RegBusB(15 downto 8), + DOBL => RegBusB(7 downto 0), + DOCH => RegBusC(15 downto 8), + DOCL => RegBusC(7 downto 0)); + +--------------------------------------------------------------------------- +-- +-- Buses +-- +--------------------------------------------------------------------------- + process (CLK_n) + begin + if CLK_n'event and CLK_n = '1' then + if ClkEn = '1' then + case Set_BusB_To is + when "0111" => + BusB <= ACC; + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" => + if Set_BusB_To(0) = '1' then + BusB <= RegBusB(7 downto 0); + else + BusB <= RegBusB(15 downto 8); + end if; + when "0110" => + BusB <= DI_Reg; + when "1000" => + BusB <= std_logic_vector(SP(7 downto 0)); + when "1001" => + BusB <= std_logic_vector(SP(15 downto 8)); + when "1010" => + BusB <= "00000001"; + when "1011" => + BusB <= F; + when "1100" => + BusB <= std_logic_vector(PC(7 downto 0)); + when "1101" => + BusB <= std_logic_vector(PC(15 downto 8)); + when "1110" => + BusB <= "00000000"; + when others => + BusB <= "--------"; + end case; + + case Set_BusA_To is + when "0111" => + BusA <= ACC; + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" => + if Set_BusA_To(0) = '1' then + BusA <= RegBusA(7 downto 0); + else + BusA <= RegBusA(15 downto 8); + end if; + when "0110" => + BusA <= DI_Reg; + when "1000" => + BusA <= std_logic_vector(SP(7 downto 0)); + when "1001" => + BusA <= std_logic_vector(SP(15 downto 8)); + when "1010" => + BusA <= "00000000"; + when others => + BusB <= "--------"; + end case; + if XYbit_undoc='1' then + BusA <= DI_Reg; + BusB <= DI_Reg; + end if; + end if; + end if; + end process; + +--------------------------------------------------------------------------- +-- +-- Generate external control signals +-- +--------------------------------------------------------------------------- + process (RESET_n,CLK_n) + begin + if RESET_n = '0' then + RFSH_n <= '1'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + if MCycle = "001" and ((TState = 2 and Wait_n = '1') or TState = 3) then + RFSH_n <= '0'; + else + RFSH_n <= '1'; + end if; + end if; + end if; + end process; + + MC <= std_logic_vector(MCycle); + TS <= std_logic_vector(TState); + DI_Reg <= DI; + HALT_n <= not Halt_FF; + BUSAK_n <= not BusAck; + IntCycle_n <= not IntCycle; + IntE <= IntE_FF1; + IORQ <= IORQ_i; + Stop <= I_DJNZ; + +------------------------------------------------------------------------- +-- +-- Syncronise inputs +-- +------------------------------------------------------------------------- + process (RESET_n, CLK_n) + variable OldNMI_n : std_logic; + begin + if RESET_n = '0' then + BusReq_s <= '0'; + INT_s <= '0'; + NMI_s <= '0'; + OldNMI_n := '0'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + BusReq_s <= not BUSRQ_n; + INT_s <= not INT_n; + if NMICycle = '1' then + NMI_s <= '0'; + elsif NMI_n = '0' and OldNMI_n = '1' then + NMI_s <= '1'; + end if; + OldNMI_n := NMI_n; + end if; + end if; + end process; + +------------------------------------------------------------------------- +-- +-- Main state machine +-- +------------------------------------------------------------------------- + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + MCycle <= "001"; + TState <= "000"; + Pre_XY_F_M <= "000"; + Halt_FF <= '0'; + BusAck <= '0'; + NMICycle <= '0'; + IntCycle <= '0'; + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + No_BTR <= '0'; + Auto_Wait_t1 <= '0'; + Auto_Wait_t2 <= '0'; + M1_n <= '1'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + Auto_Wait_t1 <= Auto_Wait; + Auto_Wait_t2 <= Auto_Wait_t1; + No_BTR <= (I_BT and (not IR(4) or not F(Flag_P))) or + (I_BC and (not IR(4) or F(Flag_Z) or not F(Flag_P))) or + (I_BTR and (not IR(4) or F(Flag_Z))); + if TState = 2 then + if SetEI = '1' then + IntE_FF1 <= '1'; + IntE_FF2 <= '1'; + end if; + if I_RETN = '1' then + IntE_FF1 <= IntE_FF2; + end if; + end if; + if TState = 3 then + if SetDI = '1' then + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + end if; + end if; + if IntCycle = '1' or NMICycle = '1' then + Halt_FF <= '0'; + end if; + if MCycle = "001" and TState = 2 and Wait_n = '1' then + M1_n <= '1'; + end if; + if BusReq_s = '1' and BusAck = '1' then + else + BusAck <= '0'; + if TState = 2 and Wait_n = '0' then + elsif T_Res = '1' then + if Halt = '1' then + Halt_FF <= '1'; + end if; + if BusReq_s = '1' then + BusAck <= '1'; + else + TState <= "001"; + if NextIs_XY_Fetch = '1' then + MCycle <= "110"; + Pre_XY_F_M <= MCycle; + if IR = "00110110" and Mode = 0 then + Pre_XY_F_M <= "010"; + end if; + elsif (MCycle = "111") or + (MCycle = "110" and Mode = 1 and ISet /= "01") then + MCycle <= std_logic_vector(unsigned(Pre_XY_F_M) + 1); + elsif (MCycle = MCycles) or + No_BTR = '1' or + (MCycle = "010" and I_DJNZ = '1' and IncDecZ = '1') then + M1_n <= '0'; + MCycle <= "001"; + IntCycle <= '0'; + NMICycle <= '0'; + if NMI_s = '1' and Prefix = "00" then + NMICycle <= '1'; + IntE_FF1 <= '0'; + elsif (IntE_FF1 = '1' and INT_s = '1') and Prefix = "00" and SetEI = '0' then + IntCycle <= '1'; + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + end if; + else + MCycle <= std_logic_vector(unsigned(MCycle) + 1); + end if; + end if; + else + if Auto_Wait = '1' nand Auto_Wait_t2 = '0' then + + TState <= TState + 1; + end if; + end if; + end if; + if TState = 0 then + M1_n <= '0'; + end if; + end if; + end if; + end process; + + process (IntCycle, NMICycle, MCycle) + begin + Auto_Wait <= '0'; + if IntCycle = '1' or NMICycle = '1' then + if MCycle = "001" then + Auto_Wait <= '1'; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_ALU.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_ALU.vhd new file mode 100644 index 00000000..96e689f1 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_ALU.vhd @@ -0,0 +1,371 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 301 parity flag is just parity for 8080, also overflow for Z80, by Sean Riddle +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80_ALU.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0238 : Fixed zero flag for 16 bit SBC and ADC +-- +-- 0240 : Added GB operations +-- +-- 0242 : Cleanup +-- +-- 0247 : Cleanup +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; + +entity T80_ALU is + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) + ); +end T80_ALU; + +architecture rtl of T80_ALU is + + procedure AddSub(A : std_logic_vector; + B : std_logic_vector; + Sub : std_logic; + Carry_In : std_logic; + signal Res : out std_logic_vector; + signal Carry : out std_logic) is + + variable B_i : unsigned(A'length - 1 downto 0); + variable Res_i : unsigned(A'length + 1 downto 0); + begin + if Sub = '1' then + B_i := not unsigned(B); + else + B_i := unsigned(B); + end if; + + Res_i := unsigned("0" & A & Carry_In) + unsigned("0" & B_i & "1"); + Carry <= Res_i(A'length + 1); + Res <= std_logic_vector(Res_i(A'length downto 1)); + end; + + -- AddSub variables (temporary signals) + signal UseCarry : std_logic; + signal Carry7_v : std_logic; + signal Overflow_v : std_logic; + signal HalfCarry_v : std_logic; + signal Carry_v : std_logic; + signal Q_v : std_logic_vector(7 downto 0); + + signal BitMask : std_logic_vector(7 downto 0); + +begin + + with IR(5 downto 3) select BitMask <= "00000001" when "000", + "00000010" when "001", + "00000100" when "010", + "00001000" when "011", + "00010000" when "100", + "00100000" when "101", + "01000000" when "110", + "10000000" when others; + + UseCarry <= not ALU_Op(2) and ALU_Op(0); + AddSub(BusA(3 downto 0), BusB(3 downto 0), ALU_Op(1), ALU_Op(1) xor (UseCarry and F_In(Flag_C)), Q_v(3 downto 0), HalfCarry_v); + AddSub(BusA(6 downto 4), BusB(6 downto 4), ALU_Op(1), HalfCarry_v, Q_v(6 downto 4), Carry7_v); + AddSub(BusA(7 downto 7), BusB(7 downto 7), ALU_Op(1), Carry7_v, Q_v(7 downto 7), Carry_v); + + -- bug fix - parity flag is just parity for 8080, also overflow for Z80 + process (Carry_v, Carry7_v, Q_v) + begin + if(Mode=2) then + OverFlow_v <= not (Q_v(0) xor Q_v(1) xor Q_v(2) xor Q_v(3) xor + Q_v(4) xor Q_v(5) xor Q_v(6) xor Q_v(7)); else + OverFlow_v <= Carry_v xor Carry7_v; + end if; + end process; + + process (Arith16, ALU_OP, F_In, BusA, BusB, IR, Q_v, Carry_v, HalfCarry_v, OverFlow_v, BitMask, ISet, Z16) + variable Q_t : std_logic_vector(7 downto 0); + variable DAA_Q : unsigned(8 downto 0); + begin + Q_t := "--------"; + F_Out <= F_In; + DAA_Q := "---------"; + case ALU_Op is + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" | "0110" | "0111" => + F_Out(Flag_N) <= '0'; + F_Out(Flag_C) <= '0'; + case ALU_OP(2 downto 0) is + when "000" | "001" => -- ADD, ADC + Q_t := Q_v; + F_Out(Flag_C) <= Carry_v; + F_Out(Flag_H) <= HalfCarry_v; + F_Out(Flag_P) <= OverFlow_v; + when "010" | "011" | "111" => -- SUB, SBC, CP + Q_t := Q_v; + F_Out(Flag_N) <= '1'; + F_Out(Flag_C) <= not Carry_v; + F_Out(Flag_H) <= not HalfCarry_v; + F_Out(Flag_P) <= OverFlow_v; + when "100" => -- AND + Q_t(7 downto 0) := BusA and BusB; + F_Out(Flag_H) <= '1'; + when "101" => -- XOR + Q_t(7 downto 0) := BusA xor BusB; + F_Out(Flag_H) <= '0'; + when others => -- OR "110" + Q_t(7 downto 0) := BusA or BusB; + F_Out(Flag_H) <= '0'; + end case; + if ALU_Op(2 downto 0) = "111" then -- CP + F_Out(Flag_X) <= BusB(3); + F_Out(Flag_Y) <= BusB(5); + else + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + end if; + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + if Z16 = '1' then + F_Out(Flag_Z) <= F_In(Flag_Z); -- 16 bit ADC,SBC + end if; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= Q_t(7); + case ALU_Op(2 downto 0) is + when "000" | "001" | "010" | "011" | "111" => -- ADD, ADC, SUB, SBC, CP + when others => + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + end case; + if Arith16 = '1' then + F_Out(Flag_S) <= F_In(Flag_S); + F_Out(Flag_Z) <= F_In(Flag_Z); + F_Out(Flag_P) <= F_In(Flag_P); + end if; + when "1100" => + -- DAA + F_Out(Flag_H) <= F_In(Flag_H); + F_Out(Flag_C) <= F_In(Flag_C); + DAA_Q(7 downto 0) := unsigned(BusA); + DAA_Q(8) := '0'; + if F_In(Flag_N) = '0' then + -- After addition + -- Alow > 9 or H = 1 + if DAA_Q(3 downto 0) > 9 or F_In(Flag_H) = '1' then + if (DAA_Q(3 downto 0) > 9) then + F_Out(Flag_H) <= '1'; + else + F_Out(Flag_H) <= '0'; + end if; + DAA_Q := DAA_Q + 6; + end if; + -- new Ahigh > 9 or C = 1 + if DAA_Q(8 downto 4) > 9 or F_In(Flag_C) = '1' then + DAA_Q := DAA_Q + 96; -- 0x60 + end if; + else + -- After subtraction + if DAA_Q(3 downto 0) > 9 or F_In(Flag_H) = '1' then + if DAA_Q(3 downto 0) > 5 then + F_Out(Flag_H) <= '0'; + end if; + DAA_Q(7 downto 0) := DAA_Q(7 downto 0) - 6; + end if; + if unsigned(BusA) > 153 or F_In(Flag_C) = '1' then + DAA_Q := DAA_Q - 352; -- 0x160 + end if; + end if; + F_Out(Flag_X) <= DAA_Q(3); + F_Out(Flag_Y) <= DAA_Q(5); + F_Out(Flag_C) <= F_In(Flag_C) or DAA_Q(8); + Q_t := std_logic_vector(DAA_Q(7 downto 0)); + if DAA_Q(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= DAA_Q(7); + F_Out(Flag_P) <= not (DAA_Q(0) xor DAA_Q(1) xor DAA_Q(2) xor DAA_Q(3) xor + DAA_Q(4) xor DAA_Q(5) xor DAA_Q(6) xor DAA_Q(7)); + when "1101" | "1110" => + -- RLD, RRD + Q_t(7 downto 4) := BusA(7 downto 4); + if ALU_Op(0) = '1' then + Q_t(3 downto 0) := BusB(7 downto 4); + else + Q_t(3 downto 0) := BusB(3 downto 0); + end if; + F_Out(Flag_H) <= '0'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= Q_t(7); + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + when "1001" => + -- BIT + Q_t(7 downto 0) := BusB and BitMask; + F_Out(Flag_S) <= Q_t(7); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + F_Out(Flag_P) <= '1'; + else + F_Out(Flag_Z) <= '0'; + F_Out(Flag_P) <= '0'; + end if; + F_Out(Flag_H) <= '1'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= '0'; + F_Out(Flag_Y) <= '0'; + if IR(2 downto 0) /= "110" then + F_Out(Flag_X) <= BusB(3); + F_Out(Flag_Y) <= BusB(5); + end if; + when "1010" => + -- SET + Q_t(7 downto 0) := BusB or BitMask; + when "1011" => + -- RES + Q_t(7 downto 0) := BusB and not BitMask; + when "1000" => + -- ROT + case IR(5 downto 3) is + when "000" => -- RLC + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := BusA(7); + F_Out(Flag_C) <= BusA(7); + when "010" => -- RL + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := F_In(Flag_C); + F_Out(Flag_C) <= BusA(7); + when "001" => -- RRC + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := BusA(0); + F_Out(Flag_C) <= BusA(0); + when "011" => -- RR + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := F_In(Flag_C); + F_Out(Flag_C) <= BusA(0); + when "100" => -- SLA + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := '0'; + F_Out(Flag_C) <= BusA(7); + when "110" => -- SLL (Undocumented) / SWAP + if Mode = 3 then + Q_t(7 downto 4) := BusA(3 downto 0); + Q_t(3 downto 0) := BusA(7 downto 4); + F_Out(Flag_C) <= '0'; + else + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := '1'; + F_Out(Flag_C) <= BusA(7); + end if; + when "101" => -- SRA + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := BusA(7); + F_Out(Flag_C) <= BusA(0); + when others => -- SRL + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := '0'; + F_Out(Flag_C) <= BusA(0); + end case; + F_Out(Flag_H) <= '0'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + F_Out(Flag_S) <= Q_t(7); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + if ISet = "00" then + F_Out(Flag_P) <= F_In(Flag_P); + F_Out(Flag_S) <= F_In(Flag_S); + F_Out(Flag_Z) <= F_In(Flag_Z); + end if; + when others => + null; + end case; + Q <= Q_t; + end process; +end; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_MCode.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_MCode.vhd new file mode 100644 index 00000000..6fc66bc1 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_MCode.vhd @@ -0,0 +1,2030 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 304 synthesis/simulation fixes +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 302 fixed IO cycle timing, tested thanks to Alessandro. +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80_MCode.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- Wolfgang Scherr 2011-2015 (email: WoS pin4 at) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0211 : Fixed IM 1 +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0235 : Added IM 2 fix by Mike Johnson +-- +-- 0238 : Added NoRead signal +-- +-- 0238b: Fixed instruction timing for POP and DJNZ +-- +-- 0240 : Added (IX/IY+d) states, removed op-codes from mode 2 and added all remaining mode 3 op-codes + +-- 0240mj1 fix for HL inc/dec for INI, IND, INIR, INDR, OUTI, OUTD, OTIR, OTDR +-- +-- 0242 : Fixed I/O instruction timing, cleanup +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80_MCode is + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + XY_State : in std_logic_vector(1 downto 0); + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,CB,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); + -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + XYbit_undoc : out std_logic + ); +end T80_MCode; + +architecture rtl of T80_MCode is + + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aZI : std_logic_vector(2 downto 0) := "110"; + + function is_cc_true( + F : std_logic_vector(7 downto 0); + cc : bit_vector(2 downto 0) + ) return boolean is + begin + if Mode = 3 then + case cc is + when "000" => return F(7) = '0'; -- NZ + when "001" => return F(7) = '1'; -- Z + when "010" => return F(4) = '0'; -- NC + when "011" => return F(4) = '1'; -- C + when "100" => return false; + when "101" => return false; + when "110" => return false; + when "111" => return false; + end case; + else + case cc is + when "000" => return F(6) = '0'; -- NZ + when "001" => return F(6) = '1'; -- Z + when "010" => return F(0) = '0'; -- NC + when "011" => return F(0) = '1'; -- C + when "100" => return F(2) = '0'; -- PO + when "101" => return F(2) = '1'; -- PE + when "110" => return F(7) = '0'; -- P + when "111" => return F(7) = '1'; -- M + end case; + end if; + end; + +begin + + process (IR, ISet, MCycle, F, NMICycle, IntCycle, XY_State) + variable DDD : std_logic_vector(2 downto 0); + variable SSS : std_logic_vector(2 downto 0); + variable DPair : std_logic_vector(1 downto 0); + variable IRB : bit_vector(7 downto 0); + begin + DDD := IR(5 downto 3); + SSS := IR(2 downto 0); + DPair := IR(5 downto 4); + IRB := to_bitvector(IR); + + MCycles <= "001"; + if MCycle = "001" then + TStates <= "100"; + else + TStates <= "011"; + end if; + Prefix <= "00"; + Inc_PC <= '0'; + Inc_WZ <= '0'; + IncDec_16 <= "0000"; + Read_To_Acc <= '0'; + Read_To_Reg <= '0'; + Set_BusB_To <= "0000"; + Set_BusA_To <= "0000"; + ALU_Op <= "0" & IR(5 downto 3); + Save_ALU <= '0'; + PreserveC <= '0'; + Arith16 <= '0'; + IORQ <= '0'; + Set_Addr_To <= aNone; + Jump <= '0'; + JumpE <= '0'; + JumpXY <= '0'; + Call <= '0'; + RstP <= '0'; + LDZ <= '0'; + LDW <= '0'; + LDSPHL <= '0'; + Special_LD <= "000"; + ExchangeDH <= '0'; + ExchangeRp <= '0'; + ExchangeAF <= '0'; + ExchangeRS <= '0'; + I_DJNZ <= '0'; + I_CPL <= '0'; + I_CCF <= '0'; + I_SCF <= '0'; + I_RETN <= '0'; + I_BT <= '0'; + I_BC <= '0'; + I_BTR <= '0'; + I_RLD <= '0'; + I_RRD <= '0'; + I_INRC <= '0'; + SetDI <= '0'; + SetEI <= '0'; + IMode <= "11"; + Halt <= '0'; + NoRead <= '0'; + Write <= '0'; + XYbit_undoc <= '0'; + + case ISet is + when "00" => + +------------------------------------------------------------------------------ +-- +-- Unprefixed instructions +-- +------------------------------------------------------------------------------ + + case IRB is +-- 8 BIT LOAD GROUP + when "01000000"|"01000001"|"01000010"|"01000011"|"01000100"|"01000101"|"01000111" + |"01001000"|"01001001"|"01001010"|"01001011"|"01001100"|"01001101"|"01001111" + |"01010000"|"01010001"|"01010010"|"01010011"|"01010100"|"01010101"|"01010111" + |"01011000"|"01011001"|"01011010"|"01011011"|"01011100"|"01011101"|"01011111" + |"01100000"|"01100001"|"01100010"|"01100011"|"01100100"|"01100101"|"01100111" + |"01101000"|"01101001"|"01101010"|"01101011"|"01101100"|"01101101"|"01101111" + |"01111000"|"01111001"|"01111010"|"01111011"|"01111100"|"01111101"|"01111111" => + -- LD r,r' + Set_BusB_To(2 downto 0) <= SSS; + ExchangeRp <= '1'; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when "00000110"|"00001110"|"00010110"|"00011110"|"00100110"|"00101110"|"00111110" => + -- LD r,n + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when others => null; + end case; + when "01000110"|"01001110"|"01010110"|"01011110"|"01100110"|"01101110"|"01111110" => + -- LD r,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when others => null; + end case; + when "01110000"|"01110001"|"01110010"|"01110011"|"01110100"|"01110101"|"01110111" => + -- LD (HL),r + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00110110" => + -- LD (HL),n + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aXY; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + when 3 => + Write <= '1'; + when others => null; + end case; + when "00001010" => + -- LD A,(BC) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "00011010" => + -- LD A,(DE) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aDE; + when 2 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "00111010" => + if Mode = 3 then + -- LDD A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Acc <= '1'; + IncDec_16 <= "1110"; + when others => null; + end case; + else + -- LD A,(nn) + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + when 4 => + Read_To_Acc <= '1'; + when others => null; + end case; + end if; + when "00000010" => + -- LD (BC),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00010010" => + -- LD (DE),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aDE; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00110010" => + if Mode = 3 then + -- LDD (HL),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IncDec_16 <= "1110"; + when others => null; + end case; + else + -- LD (nn),A + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + Set_BusB_To <= "0111"; + when 4 => + Write <= '1'; + when others => null; + end case; + end if; + +-- 16 BIT LOAD GROUP + when "00000001"|"00010001"|"00100001"|"00110001" => + -- LD dd,nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1000"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '1'; + end if; + when 3 => + Inc_PC <= '1'; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1001"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + when "00101010" => + if Mode = 3 then + -- LDI A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Acc <= '1'; + IncDec_16 <= "0110"; + when others => null; + end case; + else + -- LD HL,(nn) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Set_BusA_To(2 downto 0) <= "101"; -- L + Read_To_Reg <= '1'; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Set_BusA_To(2 downto 0) <= "100"; -- H + Read_To_Reg <= '1'; + when others => null; + end case; + end if; + when "00100010" => + if Mode = 3 then + -- LDI (HL),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IncDec_16 <= "0110"; + when others => null; + end case; + else + -- LD (nn),HL + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + Set_BusB_To <= "0101"; -- L + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + Set_BusB_To <= "0100"; -- H + when 5 => + Write <= '1'; + when others => null; + end case; + end if; + when "11111001" => + -- LD SP,HL + TStates <= "110"; + LDSPHL <= '1'; + when "11000101"|"11010101"|"11100101"|"11110101" => + -- PUSH qq + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_TO <= aSP; + if DPAIR = "11" then + Set_BusB_To <= "0111"; + else + Set_BusB_To(2 downto 1) <= DPAIR; + Set_BusB_To(0) <= '0'; + Set_BusB_To(3) <= '0'; + end if; + when 2 => + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + if DPAIR = "11" then + Set_BusB_To <= "1011"; + else + Set_BusB_To(2 downto 1) <= DPAIR; + Set_BusB_To(0) <= '1'; + Set_BusB_To(3) <= '0'; + end if; + Write <= '1'; + when 3 => + Write <= '1'; + when others => null; + end case; + when "11000001"|"11010001"|"11100001"|"11110001" => + -- POP qq + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1011"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '1'; + end if; + when 3 => + IncDec_16 <= "0111"; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "0111"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + +-- EXCHANGE, BLOCK TRANSFER AND SEARCH GROUP + when "11101011" => + if Mode /= 3 then + -- EX DE,HL + ExchangeDH <= '1'; + end if; + when "00001000" => + if Mode = 3 then + -- LD (nn),SP + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + Set_BusB_To <= "1000"; + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + Set_BusB_To <= "1001"; + when 5 => + Write <= '1'; + when others => null; + end case; + elsif Mode < 2 then + -- EX AF,AF' + ExchangeAF <= '1'; + end if; + when "11011001" => + if Mode = 3 then + -- RETI + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + I_RETN <= '1'; + SetEI <= '1'; + when others => null; + end case; + elsif Mode < 2 then + -- EXX + ExchangeRS <= '1'; + end if; + when "11100011" => + if Mode /= 3 then + -- EX (SP),HL + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aSP; + when 2 => + Read_To_Reg <= '1'; + Set_BusA_To <= "0101"; + Set_BusB_To <= "0101"; + Set_Addr_To <= aSP; + when 3 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + TStates <= "100"; + Write <= '1'; + when 4 => + Read_To_Reg <= '1'; + Set_BusA_To <= "0100"; + Set_BusB_To <= "0100"; + Set_Addr_To <= aSP; + when 5 => + IncDec_16 <= "1111"; + TStates <= "101"; + Write <= '1'; + when others => null; + end case; + end if; + +-- 8 BIT ARITHMETIC AND LOGICAL GROUP + when "10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011111" + |"10100000"|"10100001"|"10100010"|"10100011"|"10100100"|"10100101"|"10100111" + |"10101000"|"10101001"|"10101010"|"10101011"|"10101100"|"10101101"|"10101111" + |"10110000"|"10110001"|"10110010"|"10110011"|"10110100"|"10110101"|"10110111" + |"10111000"|"10111001"|"10111010"|"10111011"|"10111100"|"10111101"|"10111111" => + -- ADD A,r + -- ADC A,r + -- SUB A,r + -- SBC A,r + -- AND A,r + -- OR A,r + -- XOR A,r + -- CP A,r + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + when "10000110"|"10001110"|"10010110"|"10011110"|"10100110"|"10101110"|"10110110"|"10111110" => + -- ADD A,(HL) + -- ADC A,(HL) + -- SUB A,(HL) + -- SBC A,(HL) + -- AND A,(HL) + -- OR A,(HL) + -- XOR A,(HL) + -- CP A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + when others => null; + end case; + when "11000110"|"11001110"|"11010110"|"11011110"|"11100110"|"11101110"|"11110110"|"11111110" => + -- ADD A,n + -- ADC A,n + -- SUB A,n + -- SBC A,n + -- AND A,n + -- OR A,n + -- XOR A,n + -- CP A,n + MCycles <= "010"; + if MCycle = "010" then + Inc_PC <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + end if; + when "00000100"|"00001100"|"00010100"|"00011100"|"00100100"|"00101100"|"00111100" => + -- INC r + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0000"; + when "00110100" => + -- INC (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + TStates <= "100"; + Set_Addr_To <= aXY; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0000"; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + when 3 => + Write <= '1'; + when others => null; + end case; + when "00000101"|"00001101"|"00010101"|"00011101"|"00100101"|"00101101"|"00111101" => + -- DEC r + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0010"; + when "00110101" => + -- DEC (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + TStates <= "100"; + Set_Addr_To <= aXY; + ALU_Op <= "0010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + when 3 => + Write <= '1'; + when others => null; + end case; + +-- GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS + when "00100111" => + -- DAA + Set_BusA_To(2 downto 0) <= "111"; + Read_To_Reg <= '1'; + ALU_Op <= "1100"; + Save_ALU <= '1'; + when "00101111" => + -- CPL + I_CPL <= '1'; + when "00111111" => + -- CCF + I_CCF <= '1'; + when "00110111" => + -- SCF + I_SCF <= '1'; + when "00000000" => + if NMICycle = '1' then + -- NMI + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + TStates <= "100"; + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + TStates <= "100"; + Write <= '1'; + when others => null; + end case; + elsif IntCycle = '1' then + -- INT (IM 2) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 1 => + LDZ <= '1'; + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + TStates <= "100"; + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + TStates <= "100"; + Write <= '1'; + when 4 => + Inc_PC <= '1'; + LDZ <= '1'; + when 5 => + Jump <= '1'; + when others => null; + end case; + else + -- NOP + end if; + when "01110110" => + -- HALT + Halt <= '1'; + when "11110011" => + -- DI + SetDI <= '1'; + when "11111011" => + -- EI + SetEI <= '1'; + +-- 16 BIT ARITHMETIC GROUP + when "00001001"|"00011001"|"00101001"|"00111001" => + -- ADD HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + Arith16 <= '1'; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + when others => + Set_BusB_To <= "1001"; + end case; + Arith16 <= '1'; + when others => + end case; + when "00000011"|"00010011"|"00100011"|"00110011" => + -- INC ss + TStates <= "110"; + IncDec_16(3 downto 2) <= "01"; + IncDec_16(1 downto 0) <= DPair; + when "00001011"|"00011011"|"00101011"|"00111011" => + -- DEC ss + TStates <= "110"; + IncDec_16(3 downto 2) <= "11"; + IncDec_16(1 downto 0) <= DPair; + +-- ROTATE AND SHIFT GROUP + when "00000111" + -- RLCA + |"00010111" + -- RLA + |"00001111" + -- RRCA + |"00011111" => + -- RRA + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + +-- JUMP GROUP + when "11000011" => + -- JP nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + Jump <= '1'; + when others => null; + end case; + when "11000010"|"11001010"|"11010010"|"11011010"|"11100010"|"11101010"|"11110010"|"11111010" => + if IR(5) = '1' and Mode = 3 then + case IRB(4 downto 3) is + when "00" => + -- LD ($FF00+C),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IORQ <= '1'; + when others => + end case; + when "01" => + -- LD (nn),A + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + Set_BusB_To <= "0111"; + when 4 => + Write <= '1'; + when others => null; + end case; + when "10" => + -- LD A,($FF00+C) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + Read_To_Acc <= '1'; + IORQ <= '1'; + when others => + end case; + when "11" => + -- LD A,(nn) + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + when 4 => + Read_To_Acc <= '1'; + when others => null; + end case; + end case; + else + -- JP cc,nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + Jump <= '1'; + end if; + when others => null; + end case; + end if; + when "00011000" => + if Mode /= 2 then + -- JR e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00111000" => + if Mode /= 2 then + -- JR C,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_C) = '0' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00110000" => + if Mode /= 2 then + -- JR NC,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_C) = '1' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00101000" => + if Mode /= 2 then + -- JR Z,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_Z) = '0' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00100000" => + if Mode /= 2 then + -- JR NZ,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_Z) = '1' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "11101001" => + -- JP (HL) + JumpXY <= '1'; + when "00010000" => + if Mode = 3 then + I_DJNZ <= '1'; + elsif Mode < 2 then + -- DJNZ,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + I_DJNZ <= '1'; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= "000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + I_DJNZ <= '1'; + Inc_PC <= '1'; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + +-- CALL AND RETURN GROUP + when "11001101" => + -- CALL nn + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + IncDec_16 <= "1111"; + Inc_PC <= '1'; + TStates <= "100"; + Set_Addr_To <= aSP; + LDW <= '1'; + Set_BusB_To <= "1101"; + when 4 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 5 => + Write <= '1'; + Call <= '1'; + when others => null; + end case; + when "11000100"|"11001100"|"11010100"|"11011100"|"11100100"|"11101100"|"11110100"|"11111100" => + if IR(5) = '0' or Mode /= 3 then + -- CALL cc,nn + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + LDW <= '1'; + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + IncDec_16 <= "1111"; + Set_Addr_TO <= aSP; + TStates <= "100"; + Set_BusB_To <= "1101"; + else + MCycles <= "011"; + end if; + when 4 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 5 => + Write <= '1'; + Call <= '1'; + when others => null; + end case; + end if; + when "11001001" => + -- RET + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + when others => null; + end case; + when "11000000"|"11001000"|"11010000"|"11011000"|"11100000"|"11101000"|"11110000"|"11111000" => + if IR(5) = '1' and Mode = 3 then + case IRB(4 downto 3) is + when "00" => + -- LD ($FF00+nn),A + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + Set_BusB_To <= "0111"; + when 3 => + Write <= '1'; + when others => null; + end case; + when "01" => + -- ADD SP,n + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + ALU_Op <= "0000"; + Inc_PC <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To <= "1000"; + Set_BusB_To <= "0110"; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To <= "1001"; + Set_BusB_To <= "1110"; -- Incorrect unsigned !!!!!!!!!!!!!!!!!!!!! + when others => + end case; + when "10" => + -- LD A,($FF00+nn) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + when 3 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "11" => + -- LD HL,SP+n -- Not correct !!!!!!!!!!!!!!!!!!! + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Set_BusA_To(2 downto 0) <= "101"; -- L + Read_To_Reg <= '1'; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Set_BusA_To(2 downto 0) <= "100"; -- H + Read_To_Reg <= '1'; + when others => null; + end case; + end case; + else + -- RET cc + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + Set_Addr_TO <= aSP; + else + MCycles <= "001"; + end if; + TStates <= "101"; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + when others => null; + end case; + end if; + when "11000111"|"11001111"|"11010111"|"11011111"|"11100111"|"11101111"|"11110111"|"11111111" => + -- RST p + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + Write <= '1'; + RstP <= '1'; + when others => null; + end case; + +-- INPUT AND OUTPUT GROUP + when "11011011" => + if Mode /= 3 then + -- IN A,(n) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + when 3 => + Read_To_Acc <= '1'; + IORQ <= '1'; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + when others => null; + end case; + end if; + when "11010011" => + if Mode /= 3 then + -- OUT (n),A + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + Set_BusB_To <= "0111"; + when 3 => + Write <= '1'; + IORQ <= '1'; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + when others => null; + end case; + end if; + +------------------------------------------------------------------------------ +------------------------------------------------------------------------------ +-- MULTIBYTE INSTRUCTIONS +------------------------------------------------------------------------------ +------------------------------------------------------------------------------ + + when "11001011" => + if Mode /= 2 then + Prefix <= "01"; + end if; + + when "11101101" => + if Mode < 2 then + Prefix <= "10"; + end if; + + when "11011101"|"11111101" => + if Mode < 2 then + Prefix <= "11"; + end if; + + end case; + + when "01" => + +------------------------------------------------------------------------------ +-- +-- CB prefixed instructions +-- +------------------------------------------------------------------------------ + + Set_BusA_To(2 downto 0) <= IR(2 downto 0); + Set_BusB_To(2 downto 0) <= IR(2 downto 0); + + case IRB is + when "00000000"|"00000001"|"00000010"|"00000011"|"00000100"|"00000101"|"00000111" + |"00010000"|"00010001"|"00010010"|"00010011"|"00010100"|"00010101"|"00010111" + |"00001000"|"00001001"|"00001010"|"00001011"|"00001100"|"00001101"|"00001111" + |"00011000"|"00011001"|"00011010"|"00011011"|"00011100"|"00011101"|"00011111" + |"00100000"|"00100001"|"00100010"|"00100011"|"00100100"|"00100101"|"00100111" + |"00101000"|"00101001"|"00101010"|"00101011"|"00101100"|"00101101"|"00101111" + |"00110000"|"00110001"|"00110010"|"00110011"|"00110100"|"00110101"|"00110111" + |"00111000"|"00111001"|"00111010"|"00111011"|"00111100"|"00111101"|"00111111" => + -- RLC r + -- RL r + -- RRC r + -- RR r + -- SLA r + -- SRA r + -- SRL r + -- SLL r (Undocumented) / SWAP r + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- R/S (IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end if; + + + when "00000110"|"00010110"|"00001110"|"00011110"|"00101110"|"00111110"|"00100110"|"00110110" => + -- RLC (HL) + -- RL (HL) + -- RRC (HL) + -- RR (HL) + -- SRA (HL) + -- SRL (HL) + -- SLA (HL) + -- SLL (HL) (Undocumented) / SWAP (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => + end case; + when "01000000"|"01000001"|"01000010"|"01000011"|"01000100"|"01000101"|"01000111" + |"01001000"|"01001001"|"01001010"|"01001011"|"01001100"|"01001101"|"01001111" + |"01010000"|"01010001"|"01010010"|"01010011"|"01010100"|"01010101"|"01010111" + |"01011000"|"01011001"|"01011010"|"01011011"|"01011100"|"01011101"|"01011111" + |"01100000"|"01100001"|"01100010"|"01100011"|"01100100"|"01100101"|"01100111" + |"01101000"|"01101001"|"01101010"|"01101011"|"01101100"|"01101101"|"01101111" + |"01110000"|"01110001"|"01110010"|"01110011"|"01110100"|"01110101"|"01110111" + |"01111000"|"01111001"|"01111010"|"01111011"|"01111100"|"01111101"|"01111111" => + -- BIT b,r + if XY_State="00" then + if MCycle = "001" then + Set_BusB_To(2 downto 0) <= IR(2 downto 0); + ALU_Op <= "1001"; + end if; + else + -- BIT b,(IX+d), undocumented + MCycles <= "010"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1001"; + TStates <= "100"; + when others => null; + end case; + end if; + when "01000110"|"01001110"|"01010110"|"01011110"|"01100110"|"01101110"|"01110110"|"01111110" => + -- BIT b,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1001"; + TStates <= "100"; + when others => null; + end case; + when "11000000"|"11000001"|"11000010"|"11000011"|"11000100"|"11000101"|"11000111" + |"11001000"|"11001001"|"11001010"|"11001011"|"11001100"|"11001101"|"11001111" + |"11010000"|"11010001"|"11010010"|"11010011"|"11010100"|"11010101"|"11010111" + |"11011000"|"11011001"|"11011010"|"11011011"|"11011100"|"11011101"|"11011111" + |"11100000"|"11100001"|"11100010"|"11100011"|"11100100"|"11100101"|"11100111" + |"11101000"|"11101001"|"11101010"|"11101011"|"11101100"|"11101101"|"11101111" + |"11110000"|"11110001"|"11110010"|"11110011"|"11110100"|"11110101"|"11110111" + |"11111000"|"11111001"|"11111010"|"11111011"|"11111100"|"11111101"|"11111111" => + -- SET b,r + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- SET b,(IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end if; + when "11000110"|"11001110"|"11010110"|"11011110"|"11100110"|"11101110"|"11110110"|"11111110" => + -- SET b,(HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + when "10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011111" + |"10100000"|"10100001"|"10100010"|"10100011"|"10100100"|"10100101"|"10100111" + |"10101000"|"10101001"|"10101010"|"10101011"|"10101100"|"10101101"|"10101111" + |"10110000"|"10110001"|"10110010"|"10110011"|"10110100"|"10110101"|"10110111" + |"10111000"|"10111001"|"10111010"|"10111011"|"10111100"|"10111101"|"10111111" => + -- RES b,r + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- RES b,(IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end if; + + when "10000110"|"10001110"|"10010110"|"10011110"|"10100110"|"10101110"|"10110110"|"10111110" => + -- RES b,(HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end case; + + when others => + +------------------------------------------------------------------------------ +-- +-- ED prefixed instructions +-- +------------------------------------------------------------------------------ + + case IRB is + when "00000000"|"00000001"|"00000010"|"00000011"|"00000100"|"00000101"|"00000110"|"00000111" + |"00001000"|"00001001"|"00001010"|"00001011"|"00001100"|"00001101"|"00001110"|"00001111" + |"00010000"|"00010001"|"00010010"|"00010011"|"00010100"|"00010101"|"00010110"|"00010111" + |"00011000"|"00011001"|"00011010"|"00011011"|"00011100"|"00011101"|"00011110"|"00011111" + |"00100000"|"00100001"|"00100010"|"00100011"|"00100100"|"00100101"|"00100110"|"00100111" + |"00101000"|"00101001"|"00101010"|"00101011"|"00101100"|"00101101"|"00101110"|"00101111" + |"00110000"|"00110001"|"00110010"|"00110011"|"00110100"|"00110101"|"00110110"|"00110111" + |"00111000"|"00111001"|"00111010"|"00111011"|"00111100"|"00111101"|"00111110"|"00111111" + + + |"10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000110"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001110"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010110"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011110"|"10011111" + | "10100100"|"10100101"|"10100110"|"10100111" + | "10101100"|"10101101"|"10101110"|"10101111" + | "10110100"|"10110101"|"10110110"|"10110111" + | "10111100"|"10111101"|"10111110"|"10111111" + |"11000000"|"11000001"|"11000010"|"11000011"|"11000100"|"11000101"|"11000110"|"11000111" + |"11001000"|"11001001"|"11001010"|"11001011"|"11001100"|"11001101"|"11001110"|"11001111" + |"11010000"|"11010001"|"11010010"|"11010011"|"11010100"|"11010101"|"11010110"|"11010111" + |"11011000"|"11011001"|"11011010"|"11011011"|"11011100"|"11011101"|"11011110"|"11011111" + |"11100000"|"11100001"|"11100010"|"11100011"|"11100100"|"11100101"|"11100110"|"11100111" + |"11101000"|"11101001"|"11101010"|"11101011"|"11101100"|"11101101"|"11101110"|"11101111" + |"11110000"|"11110001"|"11110010"|"11110011"|"11110100"|"11110101"|"11110110"|"11110111" + |"11111000"|"11111001"|"11111010"|"11111011"|"11111100"|"11111101"|"11111110"|"11111111" => + null; -- NOP, undocumented + when "01111110"|"01111111" => + -- NOP, undocumented + null; +-- 8 BIT LOAD GROUP + when "01010111" => + -- LD A,I + Special_LD <= "100"; + TStates <= "101"; + when "01011111" => + -- LD A,R + Special_LD <= "101"; + TStates <= "101"; + when "01000111" => + -- LD I,A + Special_LD <= "110"; + TStates <= "101"; + when "01001111" => + -- LD R,A + Special_LD <= "111"; + TStates <= "101"; +-- 16 BIT LOAD GROUP + when "01001011"|"01011011"|"01101011"|"01111011" => + -- LD dd,(nn) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Read_To_Reg <= '1'; + if IR(5 downto 4) = "11" then + Set_BusA_To <= "1000"; + else + Set_BusA_To(2 downto 1) <= IR(5 downto 4); + Set_BusA_To(0) <= '1'; + end if; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Read_To_Reg <= '1'; + if IR(5 downto 4) = "11" then + Set_BusA_To <= "1001"; + else + Set_BusA_To(2 downto 1) <= IR(5 downto 4); + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + when "01000011"|"01010011"|"01100011"|"01110011" => + -- LD (nn),dd + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + if IR(5 downto 4) = "11" then + Set_BusB_To <= "1000"; + else + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + Set_BusB_To(3) <= '0'; + end if; + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + if IR(5 downto 4) = "11" then + Set_BusB_To <= "1001"; + else + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '0'; + Set_BusB_To(3) <= '0'; + end if; + when 5 => + Write <= '1'; + when others => null; + end case; + when "10100000" | "10101000" | "10110000" | "10111000" => + -- LDI, LDD, LDIR, LDDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + IncDec_16 <= "1100"; -- BC + when 2 => + Set_BusB_To <= "0110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "0000"; + Set_Addr_To <= aDE; + if IR(3) = '0' then + IncDec_16 <= "0110"; -- IX + else + IncDec_16 <= "1110"; + end if; + when 3 => + I_BT <= '1'; + TStates <= "101"; + Write <= '1'; + if IR(3) = '0' then + IncDec_16 <= "0101"; -- DE + else + IncDec_16 <= "1101"; + end if; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "10100001" | "10101001" | "10110001" | "10111001" => + -- CPI, CPD, CPIR, CPDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + IncDec_16 <= "1100"; -- BC + when 2 => + Set_BusB_To <= "0110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "0111"; + Save_ALU <= '1'; + PreserveC <= '1'; + if IR(3) = '0' then + IncDec_16 <= "0110"; + else + IncDec_16 <= "1110"; + end if; + when 3 => + NoRead <= '1'; + I_BC <= '1'; + TStates <= "101"; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "01000100"|"01001100"|"01010100"|"01011100"|"01100100"|"01101100"|"01110100"|"01111100" => + -- NEG + Alu_OP <= "0010"; + Set_BusB_To <= "0111"; + Set_BusA_To <= "1010"; + Read_To_Acc <= '1'; + Save_ALU <= '1'; + when "01000110"|"01001110"|"01100110"|"01101110" => + -- IM 0 + IMode <= "00"; + when "01010110"|"01110110" => + -- IM 1 + IMode <= "01"; + when "01011110"|"01110111" => + -- IM 2 + IMode <= "10"; +-- 16 bit arithmetic + when "01001010"|"01011010"|"01101010"|"01111010" => + -- ADC HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0001"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '0'; + when others => + Set_BusB_To <= "1001"; + end case; + when others => + end case; + when "01000010"|"01010010"|"01100010"|"01110010" => + -- SBC HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + when 3 => + NoRead <= '1'; + ALU_Op <= "0011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + when others => + Set_BusB_To <= "1001"; + end case; + when others => + end case; + when "01101111" => + -- RLD + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + Set_Addr_To <= aXY; + when 3 => + Read_To_Reg <= '1'; + Set_BusB_To(2 downto 0) <= "110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1101"; + TStates <= "100"; + Set_Addr_To <= aXY; + Save_ALU <= '1'; + when 4 => + I_RLD <= '1'; + Write <= '1'; + when others => + end case; + when "01100111" => + -- RRD + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Set_Addr_To <= aXY; + when 3 => + Read_To_Reg <= '1'; + Set_BusB_To(2 downto 0) <= "110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1110"; + TStates <= "100"; + Set_Addr_To <= aXY; + Save_ALU <= '1'; + when 4 => + I_RRD <= '1'; + Write <= '1'; + when others => + end case; + when "01000101"|"01001101"|"01010101"|"01011101"|"01100101"|"01101101"|"01110101"|"01111101" => + -- RETI, RETN + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + I_RETN <= '1'; + when others => null; + end case; + when "01000000"|"01001000"|"01010000"|"01011000"|"01100000"|"01101000"|"01110000"|"01111000" => + -- IN r,(C) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + IORQ <= '1'; + if IR(5 downto 3) /= "110" then + Read_To_Reg <= '1'; + Set_BusA_To(2 downto 0) <= IR(5 downto 3); + end if; + I_INRC <= '1'; + when others => + end case; + when "01000001"|"01001001"|"01010001"|"01011001"|"01100001"|"01101001"|"01110001"|"01111001" => + -- OUT (C),r + -- OUT (C),0 + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To(2 downto 0) <= IR(5 downto 3); + if IR(5 downto 3) = "110" then + Set_BusB_To(3) <= '1'; + end if; + when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + Write <= '1'; + IORQ <= '1'; + when others => + end case; + when "10100010" | "10101010" | "10110010" | "10111010" => + -- INI, IND, INIR, INDR + -- note B is decremented AFTER being put on the bus + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "1010"; + Set_BusA_To <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + IORQ <= '1'; + Set_BusB_To <= "0110"; + Set_Addr_To <= aXY; + when 3 => + if IR(3) = '0' then + --IncDec_16 <= "0010"; + IncDec_16 <= "0110"; + else + --IncDec_16 <= "1010"; + IncDec_16 <= "1110"; + end if; + TStates <= "100"; + Write <= '1'; + I_BTR <= '1'; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "10100011" | "10101011" | "10110011" | "10111011" => + -- OUTI, OUTD, OTIR, OTDR + -- note B is decremented BEFORE being put on the bus. + -- mikej fix for hl inc + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + Set_Addr_To <= aXY; + Set_BusB_To <= "1010"; + Set_BusA_To <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + Set_BusB_To <= "0110"; + Set_Addr_To <= aBC; + when 3 => + if IR(3) = '0' then + IncDec_16 <= "0110"; -- mikej + else + IncDec_16 <= "1110"; -- mikej + end if; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + IORQ <= '1'; + Write <= '1'; + I_BTR <= '1'; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + end case; + + end case; + + if Mode = 1 then + if MCycle = "001" then +-- TStates <= "100"; + else + TStates <= "011"; + end if; + end if; + + if Mode = 3 then + if MCycle = "001" then +-- TStates <= "100"; + else + TStates <= "100"; + end if; + end if; + + if Mode < 2 then + if MCycle = "110" then + Inc_PC <= '1'; + if Mode = 1 then + Set_Addr_To <= aXY; + TStates <= "100"; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + end if; + if IRB = "00110110" or IRB = "11001011" then + Set_Addr_To <= aNone; + end if; + end if; + if MCycle = "111" then + if Mode = 0 then + TStates <= "101"; + end if; + if ISet /= "01" then + Set_Addr_To <= aXY; + end if; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + if IRB = "00110110" or ISet = "01" then + -- LD (HL),n + Inc_PC <= '1'; + else + NoRead <= '1'; + end if; + end if; + end if; + + end process; + +end; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_Pack.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_Pack.vhd new file mode 100644 index 00000000..b1de7a83 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_Pack.vhd @@ -0,0 +1,220 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80_Pack.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- + +library IEEE; +use IEEE.std_logic_1164.all; + +package T80_Pack is + + component T80 + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic + ); + end component; + + component T80_Reg + port( + Clk : in std_logic; + CEN : in std_logic; + WEH : in std_logic; + WEL : in std_logic; + AddrA : in std_logic_vector(2 downto 0); + AddrB : in std_logic_vector(2 downto 0); + AddrC : in std_logic_vector(2 downto 0); + DIH : in std_logic_vector(7 downto 0); + DIL : in std_logic_vector(7 downto 0); + DOAH : out std_logic_vector(7 downto 0); + DOAL : out std_logic_vector(7 downto 0); + DOBH : out std_logic_vector(7 downto 0); + DOBL : out std_logic_vector(7 downto 0); + DOCH : out std_logic_vector(7 downto 0); + DOCL : out std_logic_vector(7 downto 0) + ); + end component; + + component T80_MCode + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + XY_State : in std_logic_vector(1 downto 0); + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,BC,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); + -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + XYbit_undoc : out std_logic + ); + end component; + + component T80_ALU + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) + ); + end component; + +end; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_Reg.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_Reg.vhd new file mode 100644 index 00000000..61626b59 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80_Reg.vhd @@ -0,0 +1,116 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 304 init values of registers on first startup (better simulation) +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80_Reg.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- T80 Registers, technology independent +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- Wolfgang Scherr 2011-2015 (email: WoS pin4 at) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t51/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0242 : Initial release +-- +-- 0244 : Changed to single register file +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; + +entity T80_Reg is + port( + Clk : in std_logic; + CEN : in std_logic; + WEH : in std_logic; + WEL : in std_logic; + AddrA : in std_logic_vector(2 downto 0); + AddrB : in std_logic_vector(2 downto 0); + AddrC : in std_logic_vector(2 downto 0); + DIH : in std_logic_vector(7 downto 0); + DIL : in std_logic_vector(7 downto 0); + DOAH : out std_logic_vector(7 downto 0); + DOAL : out std_logic_vector(7 downto 0); + DOBH : out std_logic_vector(7 downto 0); + DOBL : out std_logic_vector(7 downto 0); + DOCH : out std_logic_vector(7 downto 0); + DOCL : out std_logic_vector(7 downto 0) + ); +end T80_Reg; + +architecture rtl of T80_Reg is + + type Register_Image is array (natural range <>) of std_logic_vector(7 downto 0); + signal RegsH : Register_Image(0 to 7) := (others => (others => '0')); + signal RegsL : Register_Image(0 to 7) := (others => (others => '0')); + +begin + + process (Clk) + begin + if Clk'event and Clk = '1' then + if CEN = '1' then + if WEH = '1' then + RegsH(to_integer(unsigned(AddrA))) <= DIH; + end if; + if WEL = '1' then + RegsL(to_integer(unsigned(AddrA))) <= DIL; + end if; + end if; + end if; + end process; + + DOAH <= RegsH(to_integer(unsigned(AddrA))); + DOAL <= RegsL(to_integer(unsigned(AddrA))); + DOBH <= RegsH(to_integer(unsigned(AddrB))); + DOBL <= RegsL(to_integer(unsigned(AddrB))); + DOCH <= RegsH(to_integer(unsigned(AddrC))); + DOCL <= RegsL(to_integer(unsigned(AddrC))); + +end; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80se.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80se.vhd new file mode 100644 index 00000000..5240e62b --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/T80/T80se.vhd @@ -0,0 +1,193 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80se.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- Z80 compatible microprocessor core, synchronous top level with clock enable +-- Different timing than the original z80 +-- Inputs needs to be synchronous and outputs may glitch +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0235 : First release +-- +-- 0236 : Added T2Write generic +-- +-- 0237 : Fixed T2Write with wait state +-- +-- 0238 : Updated for T80 interface change +-- +-- 0240 : Updated for T80 interface change +-- +-- 0242 : Updated for T80 interface change +-- +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80se is + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + T2Write : integer := 0; -- 0 => WR_n active in T3, /=0 => WR_n active in T2 + IOWait : integer := 1 -- 0 => Single cycle I/O, 1 => Std I/O cycle + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CLKEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + MREQ_n : out std_logic; + IORQ_n : out std_logic; + RD_n : out std_logic; + WR_n : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0) + ); +end T80se; + +architecture rtl of T80se is + + signal IntCycle_n : std_logic; + signal NoRead : std_logic; + signal Write : std_logic; + signal IORQ : std_logic; + signal DI_Reg : std_logic_vector(7 downto 0); + signal MCycle : std_logic_vector(2 downto 0); + signal TState : std_logic_vector(2 downto 0); + +begin + + u0 : T80 + generic map( + Mode => Mode, + IOWait => IOWait) + port map( + CEN => CLKEN, + M1_n => M1_n, + IORQ => IORQ, + NoRead => NoRead, + Write => Write, + RFSH_n => RFSH_n, + HALT_n => HALT_n, + WAIT_n => Wait_n, + INT_n => INT_n, + NMI_n => NMI_n, + RESET_n => RESET_n, + BUSRQ_n => BUSRQ_n, + BUSAK_n => BUSAK_n, + CLK_n => CLK_n, + A => A, + DInst => DI, + DI => DI_Reg, + DO => DO, + MC => MCycle, + TS => TState, + IntCycle_n => IntCycle_n); + + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + RD_n <= '1'; + WR_n <= '1'; + IORQ_n <= '1'; + MREQ_n <= '1'; + DI_Reg <= "00000000"; + elsif CLK_n'event and CLK_n = '1' then + if CLKEN = '1' then + RD_n <= '1'; + WR_n <= '1'; + IORQ_n <= '1'; + MREQ_n <= '1'; + if MCycle = "001" then + if TState = "001" or (TState = "010" and Wait_n = '0') then + RD_n <= not IntCycle_n; + MREQ_n <= not IntCycle_n; + IORQ_n <= IntCycle_n; + end if; + if TState = "011" then + MREQ_n <= '0'; + end if; + else + if (TState = "001" or (TState = "010" and Wait_n = '0')) and NoRead = '0' and Write = '0' then + RD_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + if T2Write = 0 then + if TState = "010" and Write = '1' then + WR_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + else + if (TState = "001" or (TState = "010" and Wait_n = '0')) and Write = '1' then + WR_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + end if; + end if; + if TState = "010" and Wait_n = '1' then + DI_Reg <= DI; + end if; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/YM2149_linmix_sep.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/YM2149_linmix_sep.vhd new file mode 100644 index 00000000..6ed2498a --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/YM2149_linmix_sep.vhd @@ -0,0 +1,574 @@ +-- changes for seperate audio outputs and enable now enables cpu access as well +-- +-- A simulation model of YM2149 (AY-3-8910 with bells on) + +-- Copyright (c) MikeJ - Jan 2005 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS CODE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- You are responsible for any legal issues arising from your use of this code. +-- +-- The latest version of this file can be found at: www.fpgaarcade.com +-- +-- Email support@fpgaarcade.com +-- +-- Revision list +-- +-- version 001 initial release +-- +-- Clues from MAME sound driver and Kazuhiro TSUJIKAWA +-- +-- These are the measured outputs from a real chip for a single Isolated channel into a 1K load (V) +-- vol 15 .. 0 +-- 3.27 2.995 2.741 2.588 2.452 2.372 2.301 2.258 2.220 2.198 2.178 2.166 2.155 2.148 2.141 2.132 +-- As the envelope volume is 5 bit, I have fitted a curve to the not quite log shape in order +-- to produced all the required values. +-- (The first part of the curve is a bit steeper and the last bit is more linear than expected) +-- +-- NOTE, this component uses LINEAR mixing of the three analogue channels, and is only +-- accurate for designs where the outputs are buffered and not simply wired together. +-- The ouput level is more complex in that case and requires a larger table. + +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_arith.all; + use ieee.std_logic_unsigned.all; + +entity YM2149 is + port ( + -- data bus + I_DA : in std_logic_vector(7 downto 0); + O_DA : out std_logic_vector(7 downto 0); + O_DA_OE_L : out std_logic; + -- control + I_A9_L : in std_logic; + I_A8 : in std_logic; + I_BDIR : in std_logic; + I_BC2 : in std_logic; + I_BC1 : in std_logic; + I_SEL_L : in std_logic; + + O_AUDIO : out std_logic_vector(7 downto 0); + O_CHAN : out std_logic_vector(1 downto 0); + -- port a + I_IOA : in std_logic_vector(7 downto 0); + O_IOA : out std_logic_vector(7 downto 0); + O_IOA_OE_L : out std_logic; + -- port b + I_IOB : in std_logic_vector(7 downto 0); + O_IOB : out std_logic_vector(7 downto 0); + O_IOB_OE_L : out std_logic; + + ENA : in std_logic; -- clock enable for higher speed operation + RESET_L : in std_logic; + CLK : in std_logic -- note 6 Mhz + ); +end; + +architecture RTL of YM2149 is + type array_16x8 is array (0 to 15) of std_logic_vector( 7 downto 0); + type array_3x12 is array (1 to 3) of std_logic_vector(11 downto 0); + + signal cnt_div : std_logic_vector(3 downto 0) := (others => '0'); + signal cnt_div_t1 : std_logic_vector(3 downto 0); + signal noise_div : std_logic := '0'; + signal ena_div : std_logic; + signal ena_div_noise : std_logic; + signal poly17 : std_logic_vector(16 downto 0) := (others => '0'); + + -- registers + signal addr : std_logic_vector(7 downto 0); + signal busctrl_addr : std_logic; + signal busctrl_we : std_logic; + signal busctrl_re : std_logic; + + signal reg : array_16x8; + signal env_reset : std_logic; + signal ioa_inreg : std_logic_vector(7 downto 0); + signal iob_inreg : std_logic_vector(7 downto 0); + + signal noise_gen_cnt : std_logic_vector(4 downto 0); + signal noise_gen_op : std_logic; + signal tone_gen_cnt : array_3x12 := (others => (others => '0')); + signal tone_gen_op : std_logic_vector(3 downto 1) := "000"; + + signal env_gen_cnt : std_logic_vector(15 downto 0); + signal env_ena : std_logic; + signal env_hold : std_logic; + signal env_inc : std_logic; + signal env_vol : std_logic_vector(4 downto 0); + + signal tone_ena_l : std_logic; + signal tone_src : std_logic; + signal noise_ena_l : std_logic; + signal chan_vol : std_logic_vector(4 downto 0); + + signal dac_amp : std_logic_vector(7 downto 0); +begin + -- cpu i/f + p_busdecode : process(I_BDIR, I_BC2, I_BC1, addr, I_A9_L, I_A8) + variable cs : std_logic; + variable sel : std_logic_vector(2 downto 0); + begin + -- BDIR BC2 BC1 MODE + -- 0 0 0 inactive + -- 0 0 1 address + -- 0 1 0 inactive + -- 0 1 1 read + -- 1 0 0 address + -- 1 0 1 inactive + -- 1 1 0 write + -- 1 1 1 read + busctrl_addr <= '0'; + busctrl_we <= '0'; + busctrl_re <= '0'; + + cs := '0'; + if (I_A9_L = '0') and (I_A8 = '1') and (addr(7 downto 4) = "0000") then + cs := '1'; + end if; + + sel := (I_BDIR & I_BC2 & I_BC1); + case sel is + when "000" => null; + when "001" => busctrl_addr <= '1'; + when "010" => null; + when "011" => busctrl_re <= cs; + when "100" => busctrl_addr <= '1'; + when "101" => null; + when "110" => busctrl_we <= cs; + when "111" => busctrl_addr <= '1'; + when others => null; + end case; + end process; + + p_oe : process(busctrl_re) + begin + -- if we are emulating a real chip, maybe clock this to fake up the tristate typ delay of 100ns + O_DA_OE_L <= not (busctrl_re); + end process; + + -- + -- CLOCKED + -- + p_waddr : process(RESET_L, CLK) + begin + -- looks like registers are latches in real chip, but the address is caught at the end of the address state. + if (RESET_L = '0') then + addr <= (others => '0'); + elsif rising_edge(CLK) then + if (ENA = '1') then + if (busctrl_addr = '1') then + addr <= I_DA; + end if; + end if; + end if; + end process; + + p_wdata : process(RESET_L, CLK) + begin + if (RESET_L = '0') then + reg <= (others => (others => '0')); + env_reset <= '1'; + elsif rising_edge(CLK) then + if (ENA = '1') then + env_reset <= '0'; + if (busctrl_we = '1') then + case addr(3 downto 0) is + when x"0" => reg(0) <= I_DA; + when x"1" => reg(1) <= I_DA; + when x"2" => reg(2) <= I_DA; + when x"3" => reg(3) <= I_DA; + when x"4" => reg(4) <= I_DA; + when x"5" => reg(5) <= I_DA; + when x"6" => reg(6) <= I_DA; + when x"7" => reg(7) <= I_DA; + when x"8" => reg(8) <= I_DA; + when x"9" => reg(9) <= I_DA; + when x"A" => reg(10) <= I_DA; + when x"B" => reg(11) <= I_DA; + when x"C" => reg(12) <= I_DA; + when x"D" => reg(13) <= I_DA; env_reset <= '1'; + when x"E" => reg(14) <= I_DA; + when x"F" => reg(15) <= I_DA; + when others => null; + end case; + end if; + end if; + end if; + end process; + + p_rdata : process(busctrl_re, addr, reg, ioa_inreg, iob_inreg) + begin + O_DA <= (others => '0'); -- 'X' + if (busctrl_re = '1') then -- not necessary, but useful for putting 'X's in the simulator + case addr(3 downto 0) is + when x"0" => O_DA <= reg(0) ; + when x"1" => O_DA <= "0000" & reg(1)(3 downto 0) ; + when x"2" => O_DA <= reg(2) ; + when x"3" => O_DA <= "0000" & reg(3)(3 downto 0) ; + when x"4" => O_DA <= reg(4) ; + when x"5" => O_DA <= "0000" & reg(5)(3 downto 0) ; + when x"6" => O_DA <= "000" & reg(6)(4 downto 0) ; + when x"7" => O_DA <= reg(7) ; + when x"8" => O_DA <= "000" & reg(8)(4 downto 0) ; + when x"9" => O_DA <= "000" & reg(9)(4 downto 0) ; + when x"A" => O_DA <= "000" & reg(10)(4 downto 0) ; + when x"B" => O_DA <= reg(11); + when x"C" => O_DA <= reg(12); + when x"D" => O_DA <= "0000" & reg(13)(3 downto 0); + when x"E" => if (reg(7)(6) = '0') then -- input + O_DA <= ioa_inreg; + else + O_DA <= reg(14); -- read output reg + end if; + when x"F" => if (Reg(7)(7) = '0') then + O_DA <= iob_inreg; + else + O_DA <= reg(15); + end if; + when others => null; + end case; + end if; + end process; + -- + p_divider : process + begin + wait until rising_edge(CLK); + -- / 8 when SEL is high and /16 when SEL is low + if (ENA = '1') then + ena_div <= '0'; + ena_div_noise <= '0'; + if (cnt_div = "0000") then + cnt_div <= (not I_SEL_L) & "111"; + ena_div <= '1'; + + noise_div <= not noise_div; + if (noise_div = '1') then + ena_div_noise <= '1'; + end if; + else + cnt_div <= cnt_div - "1"; + end if; + end if; + end process; + + p_noise_gen : process + variable noise_gen_comp : std_logic_vector(4 downto 0); + variable poly17_zero : std_logic; + begin + wait until rising_edge(CLK); + if (reg(6)(4 downto 0) = "00000") then + noise_gen_comp := "00000"; + else + noise_gen_comp := (reg(6)(4 downto 0) - "1"); + end if; + + poly17_zero := '0'; + if (poly17 = "00000000000000000") then poly17_zero := '1'; end if; + + if (ENA = '1') then + if (ena_div_noise = '1') then -- divider ena + + if (noise_gen_cnt >= noise_gen_comp) then + noise_gen_cnt <= "00000"; + poly17 <= (poly17(0) xor poly17(2) xor poly17_zero) & poly17(16 downto 1); + else + noise_gen_cnt <= (noise_gen_cnt + "1"); + end if; + end if; + end if; + end process; + noise_gen_op <= poly17(0); + + p_tone_gens : process + variable tone_gen_freq : array_3x12; + variable tone_gen_comp : array_3x12; + begin + wait until rising_edge(CLK); + -- looks like real chips count up - we need to get the Exact behaviour .. + tone_gen_freq(1) := reg(1)(3 downto 0) & reg(0); + tone_gen_freq(2) := reg(3)(3 downto 0) & reg(2); + tone_gen_freq(3) := reg(5)(3 downto 0) & reg(4); + -- period 0 = period 1 + for i in 1 to 3 loop + if (tone_gen_freq(i) = x"000") then + tone_gen_comp(i) := x"000"; + else + tone_gen_comp(i) := (tone_gen_freq(i) - "1"); + end if; + end loop; + + if (ENA = '1') then + for i in 1 to 3 loop + if (ena_div = '1') then -- divider ena + + if (tone_gen_cnt(i) >= tone_gen_comp(i)) then + tone_gen_cnt(i) <= x"000"; + tone_gen_op(i) <= not tone_gen_op(i); + else + tone_gen_cnt(i) <= (tone_gen_cnt(i) + "1"); + end if; + end if; + end loop; + end if; + end process; + + p_envelope_freq : process + variable env_gen_freq : std_logic_vector(15 downto 0); + variable env_gen_comp : std_logic_vector(15 downto 0); + begin + wait until rising_edge(CLK); + env_gen_freq := reg(12) & reg(11); + -- envelope freqs 1 and 0 are the same. + if (env_gen_freq = x"0000") then + env_gen_comp := x"0000"; + else + env_gen_comp := (env_gen_freq - "1"); + end if; + + if (ENA = '1') then + env_ena <= '0'; + if (ena_div = '1') then -- divider ena + if (env_gen_cnt >= env_gen_comp) then + env_gen_cnt <= x"0000"; + env_ena <= '1'; + else + env_gen_cnt <= (env_gen_cnt + "1"); + end if; + end if; + end if; + end process; + + p_envelope_shape : process(env_reset, reg, CLK) + variable is_bot : boolean; + variable is_bot_p1 : boolean; + variable is_top_m1 : boolean; + variable is_top : boolean; + begin + -- envelope shapes + -- C AtAlH + -- 0 0 x x \___ + -- + -- 0 1 x x /___ + -- + -- 1 0 0 0 \\\\ + -- + -- 1 0 0 1 \___ + -- + -- 1 0 1 0 \/\/ + -- ___ + -- 1 0 1 1 \ + -- + -- 1 1 0 0 //// + -- ___ + -- 1 1 0 1 / + -- + -- 1 1 1 0 /\/\ + -- + -- 1 1 1 1 /___ + if (env_reset = '1') then + -- load initial state + if (reg(13)(2) = '0') then -- attack + env_vol <= "11111"; + env_inc <= '0'; -- -1 + else + env_vol <= "00000"; + env_inc <= '1'; -- +1 + end if; + env_hold <= '0'; + + elsif rising_edge(CLK) then + is_bot := (env_vol = "00000"); + is_bot_p1 := (env_vol = "00001"); + is_top_m1 := (env_vol = "11110"); + is_top := (env_vol = "11111"); + + if (ENA = '1') then + if (env_ena = '1') then + if (env_hold = '0') then + if (env_inc = '1') then + env_vol <= (env_vol + "00001"); + else + env_vol <= (env_vol + "11111"); + end if; + end if; + + -- envelope shape control. + if (reg(13)(3) = '0') then + if (env_inc = '0') then -- down + if is_bot_p1 then env_hold <= '1'; end if; + else + if is_top then env_hold <= '1'; end if; + end if; + else + if (reg(13)(0) = '1') then -- hold = 1 + if (env_inc = '0') then -- down + if (reg(13)(1) = '1') then -- alt + if is_bot then env_hold <= '1'; end if; + else + if is_bot_p1 then env_hold <= '1'; end if; + end if; + else + if (reg(13)(1) = '1') then -- alt + if is_top then env_hold <= '1'; end if; + else + if is_top_m1 then env_hold <= '1'; end if; + end if; + end if; + + elsif (reg(13)(1) = '1') then -- alternate + if (env_inc = '0') then -- down + if is_bot_p1 then env_hold <= '1'; end if; + if is_bot then env_hold <= '0'; env_inc <= '1'; end if; + else + if is_top_m1 then env_hold <= '1'; end if; + if is_top then env_hold <= '0'; env_inc <= '0'; end if; + end if; + end if; + + end if; + end if; + end if; + end if; + end process; + + p_chan_mixer : process(cnt_div, reg, tone_gen_op) + begin + tone_ena_l <= '1'; tone_src <= '1'; + noise_ena_l <= '1'; chan_vol <= "00000"; + case cnt_div(1 downto 0) is + when "00" => + tone_ena_l <= reg(7)(0); tone_src <= tone_gen_op(1); chan_vol <= reg(8)(4 downto 0); + noise_ena_l <= reg(7)(3); + when "01" => + tone_ena_l <= reg(7)(1); tone_src <= tone_gen_op(2); chan_vol <= reg(9)(4 downto 0); + noise_ena_l <= reg(7)(4); + when "10" => + tone_ena_l <= reg(7)(2); tone_src <= tone_gen_op(3); chan_vol <= reg(10)(4 downto 0); + noise_ena_l <= reg(7)(5); + when "11" => null; -- tone gen outputs become valid on this clock + when others => null; + end case; + end process; + + p_op_mixer : process + variable chan_mixed : std_logic; + variable chan_amp : std_logic_vector(4 downto 0); + begin + wait until rising_edge(CLK); + if (ENA = '1') then + + chan_mixed := (tone_ena_l or tone_src) and (noise_ena_l or noise_gen_op); + + chan_amp := (others => '0'); + if (chan_mixed = '1') then + if (chan_vol(4) = '0') then + if (chan_vol(3 downto 0) = "0000") then -- nothing is easy ! make sure quiet is quiet + chan_amp := "00000"; + else + chan_amp := chan_vol(3 downto 0) & '1'; -- make sure level 31 (env) = level 15 (tone) + end if; + else + chan_amp := env_vol(4 downto 0); + end if; + end if; + + dac_amp <= x"00"; + case chan_amp is + when "11111" => dac_amp <= x"FF"; + when "11110" => dac_amp <= x"D9"; + when "11101" => dac_amp <= x"BA"; + when "11100" => dac_amp <= x"9F"; + when "11011" => dac_amp <= x"88"; + when "11010" => dac_amp <= x"74"; + when "11001" => dac_amp <= x"63"; + when "11000" => dac_amp <= x"54"; + when "10111" => dac_amp <= x"48"; + when "10110" => dac_amp <= x"3D"; + when "10101" => dac_amp <= x"34"; + when "10100" => dac_amp <= x"2C"; + when "10011" => dac_amp <= x"25"; + when "10010" => dac_amp <= x"1F"; + when "10001" => dac_amp <= x"1A"; + when "10000" => dac_amp <= x"16"; + when "01111" => dac_amp <= x"13"; + when "01110" => dac_amp <= x"10"; + when "01101" => dac_amp <= x"0D"; + when "01100" => dac_amp <= x"0B"; + when "01011" => dac_amp <= x"09"; + when "01010" => dac_amp <= x"08"; + when "01001" => dac_amp <= x"07"; + when "01000" => dac_amp <= x"06"; + when "00111" => dac_amp <= x"05"; + when "00110" => dac_amp <= x"04"; + when "00101" => dac_amp <= x"03"; + when "00100" => dac_amp <= x"03"; + when "00011" => dac_amp <= x"02"; + when "00010" => dac_amp <= x"02"; + when "00001" => dac_amp <= x"01"; + when "00000" => dac_amp <= x"00"; + when others => null; + end case; + + cnt_div_t1 <= cnt_div; + end if; + end process; + + p_audio_output : process(RESET_L, CLK) + begin + if (RESET_L = '0') then + O_AUDIO <= (others => '0'); + O_CHAN <= (others => '0'); + elsif rising_edge(CLK) then + + if (ENA = '1') then + O_AUDIO <= dac_amp(7 downto 0); + O_CHAN <= cnt_div_t1(1 downto 0); + end if; + end if; + end process; + + p_io_ports : process(reg) + begin + O_IOA <= reg(14); + O_IOA_OE_L <= not reg(7)(6); + O_IOB <= reg(15); + O_IOB_OE_L <= not reg(7)(7); + end process; + + p_io_ports_inreg : process + begin + wait until rising_edge(CLK); + if (ENA = '1') then -- resync + ioa_inreg <= I_IOA; + iob_inreg <= I_IOB; + end if; + end process; +end architecture RTL; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/build_id.tcl b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/build_id.tcl new file mode 100644 index 00000000..938515d8 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/build_id.tcl @@ -0,0 +1,35 @@ +# ================================================================================ +# +# Build ID Verilog Module Script +# Jeff Wiencrot - 8/1/2011 +# +# Generates a Verilog module that contains a timestamp, +# from the current build. These values are available from the build_date, build_time, +# physical_address, and host_name output ports of the build_id module in the build_id.v +# Verilog source file. +# +# ================================================================================ + +proc generateBuildID_Verilog {} { + + # Get the timestamp (see: http://www.altera.com/support/examples/tcl/tcl-date-time-stamp.html) + set buildDate [ clock format [ clock seconds ] -format %y%m%d ] + set buildTime [ clock format [ clock seconds ] -format %H%M%S ] + + # Create a Verilog file for output + set outputFileName "rtl/build_id.v" + set outputFile [open $outputFileName "w"] + + # Output the Verilog source + puts $outputFile "`define BUILD_DATE \"$buildDate\"" + puts $outputFile "`define BUILD_TIME \"$buildTime\"" + close $outputFile + + # Send confirmation message to the Messages window + post_message "Generated build identification Verilog module: [pwd]/$outputFileName" + post_message "Date: $buildDate" + post_message "Time: $buildTime" +} + +# Comment out this line to prevent the process from automatically executing when the file is sourced: +generateBuildID_Verilog \ No newline at end of file diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/ctc_controler.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/ctc_controler.vhd new file mode 100644 index 00000000..1ff9961d --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/ctc_controler.vhd @@ -0,0 +1,106 @@ +--------------------------------------------------------------------------------- +-- Z80-CTC controler by Dar (darfpga@aol.fr) (19/10/2019) +-- http://darfpga.blogspot.fr +--------------------------------------------------------------------------------- +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; +use ieee.numeric_std.all; + +entity ctc_controler is +port( + clock : in std_logic; + clock_ena : in std_logic; + reset : in std_logic; + + d_in : in std_logic_vector( 7 downto 0); + load_data : in std_logic; + int_ack : in std_logic; + + int_pulse_0 : in std_logic; + int_pulse_1 : in std_logic; + int_pulse_2 : in std_logic; + int_pulse_3 : in std_logic; + + d_out : out std_logic_vector( 7 downto 0); + int_n : out std_logic + +); +end ctc_controler; + +architecture struct of ctc_controler is + + signal int_vector : std_logic_vector(4 downto 0); + + signal wait_for_time_constant : std_logic; + signal load_data_r : std_logic; -- make sure load_data toggles to get one new data + + signal int_reg_0 : std_logic; + signal int_reg_1 : std_logic; + signal int_reg_2 : std_logic; + signal int_reg_3 : std_logic; + + signal int_ack_r : std_logic; + +begin + +int_n <= '0' when (int_reg_0 or int_reg_1 or int_reg_2 or int_reg_3) = '1' else '1'; + +d_out <= int_vector & "000" when int_reg_0 = '1' else + int_vector & "010" when int_reg_1 = '1' else + int_vector & "100" when int_reg_2 = '1' else + int_vector & "110" when int_reg_3 = '1' else (others => '0'); + +process (reset, clock) +begin + + if reset = '1' then -- hardware and software reset + wait_for_time_constant <= '0'; + int_reg_0 <= '0'; + int_reg_1 <= '0'; + int_reg_2 <= '0'; + int_reg_3 <= '0'; + load_data_r <= load_data; + int_vector <= (others => '0'); + else + if rising_edge(clock) then + if clock_ena = '1' then + + load_data_r <= load_data; + int_ack_r <= int_ack; + + if load_data = '1' and load_data_r = '0' then + + if wait_for_time_constant = '1' then + wait_for_time_constant <= '0'; + else + if d_in(0) = '1' then -- check if its a control world + wait_for_time_constant <= d_in(2); +-- if d_in(1) = '1' then -- software reset +-- wait_for_time_constant <= '0'; +-- end if; + else -- its an interrupt vector + int_vector <= d_in(7 downto 3); + end if; + end if; + + end if; + + if int_pulse_0 = '1' then int_reg_0 <= '1'; end if; + if int_pulse_1 = '1' then int_reg_1 <= '1'; end if; + if int_pulse_2 = '1' then int_reg_2 <= '1'; end if; + if int_pulse_3 = '1' then int_reg_3 <= '1'; end if; + + if int_ack_r = '1' and int_ack = '0' then + if int_reg_0 = '1' then int_reg_0 <= '0'; + elsif int_reg_1 = '1' then int_reg_1 <= '0'; + elsif int_reg_2 = '1' then int_reg_2 <= '0'; + elsif int_reg_3 = '1' then int_reg_3 <= '0'; end if; + end if; + + end if; + end if; + end if; +end process; + +end struct; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/ctc_counter.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/ctc_counter.vhd new file mode 100644 index 00000000..25f9a797 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/ctc_counter.vhd @@ -0,0 +1,152 @@ +--------------------------------------------------------------------------------- +-- Z80-CTC counter by Dar (darfpga@aol.fr) (19/10/2019) +-- http://darfpga.blogspot.fr +--------------------------------------------------------------------------------- +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; +use ieee.numeric_std.all; + +entity ctc_counter is +port( + clock : in std_logic; + clock_ena : in std_logic; + reset : in std_logic; + + d_in : in std_logic_vector( 7 downto 0); + load_data : in std_logic; + + clk_trg : in std_logic; + + d_out : out std_logic_vector(7 downto 0); + zc_to : out std_logic; + int_pulse : out std_logic + + ); +end ctc_counter; + +architecture struct of ctc_counter is + + signal control_word : std_logic_vector(7 downto 0); + signal wait_for_time_constant : std_logic; + signal time_constant_loaded : std_logic; + signal restart_on_next_clock : std_logic; + signal restart_on_next_trigger : std_logic; + + signal prescale_max : std_logic_vector(7 downto 0); + signal prescale_in : std_logic_vector(7 downto 0) := (others => '0'); + signal count_max : std_logic_vector(8 downto 0); + signal count_in : std_logic_vector(8 downto 0) := (others => '0'); + signal zc_to_in : std_logic; + signal clk_trg_r : std_logic; + signal trigger : std_logic; + signal count_ena : std_logic; + signal load_data_r : std_logic; -- make sure load_data toggles to get one new data + +begin + +prescale_max <= + (others => '0') when control_word(6) = '1' else -- counter mode (prescale max = 0) + X"0F" when control_word(6 downto 5) = "00" else -- timer mode prescale 16 + X"FF"; -- timer mode prescale 256 + +trigger <= + '1' when (clk_trg = '0' and clk_trg_r = '1' and control_word(4) = '0') or -- falling edge + (clk_trg = '1' and clk_trg_r = '0' and control_word(4) = '1') else '0'; -- rising edge + +d_out <= count_in(7 downto 0); + +zc_to <= zc_to_in; +int_pulse <= zc_to_in when control_word(7) = '1' else '0'; + +process (reset, clock) +begin + + if reset = '1' then -- hardware reset + count_ena <= '0'; + wait_for_time_constant <= '0'; + time_constant_loaded <= '0'; + restart_on_next_clock <= '0'; + restart_on_next_trigger <= '0'; + count_in <= (others=> '0'); + zc_to_in <= '0'; + clk_trg_r <= clk_trg; + else + if rising_edge(clock) then + if clock_ena = '1' then + + clk_trg_r <= clk_trg; + load_data_r <= load_data; + + if (restart_on_next_trigger = '1' and trigger = '1') or (restart_on_next_clock = '1') then + restart_on_next_clock <= '0'; + restart_on_next_trigger <= '0'; + count_ena <= '1'; + count_in <= count_max; + prescale_in <= prescale_max; + end if; + + if load_data = '1' and load_data_r = '0' then + + if wait_for_time_constant = '1' then + wait_for_time_constant <= '0'; + time_constant_loaded <= '1'; + + if d_in = X"00" then + count_max <= '1'&X"00"; + else + count_max <= '0'&d_in; + end if; + + if control_word(6) = '0' and count_ena = '0' then -- in timer mode, if count was stooped + if control_word(3) = '0' then -- auto start when time_constant loaded + restart_on_next_clock <= '1'; + else -- wait for trigger to start + restart_on_next_trigger <= '1'; + end if; + end if; + + else -- not waiting for time constant + + if d_in(0) = '1' then -- check if its a control world + control_word <= d_in; + wait_for_time_constant <= d_in(2); + restart_on_next_clock <= '0'; + restart_on_next_trigger <= '0'; + + if d_in(1) = '1' then -- software reset + count_ena <= '0'; + time_constant_loaded <= '0'; + zc_to_in <= '0'; +-- zc_to_in_r <= '0'; + clk_trg_r <= clk_trg; + end if; + end if; + + end if; + + end if; -- end load data + + -- counter + zc_to_in <= '0'; + if ((control_word(6) = '1' and trigger = '1' ) or + (control_word(6) = '0' and count_ena = '1') ) and time_constant_loaded = '1' then + if prescale_in = 0 then + prescale_in <= '0'&prescale_max(7 downto 1); -- test divide by 2 ! + if count_in = 0 then + zc_to_in <= '1'; + count_in <= count_max; + else + count_in <= count_in - '1'; + end if; + else + prescale_in <= prescale_in - '1'; + end if; + end if; + + end if; + end if; + end if; +end process; + +end struct; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/gen_ram.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/gen_ram.vhd new file mode 100644 index 00000000..f1a95608 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/gen_ram.vhd @@ -0,0 +1,84 @@ +-- ----------------------------------------------------------------------- +-- +-- Syntiac's generic VHDL support files. +-- +-- ----------------------------------------------------------------------- +-- Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +-- http://www.syntiac.com/fpga64.html +-- +-- Modified April 2016 by Dar (darfpga@aol.fr) +-- http://darfpga.blogspot.fr +-- Remove address register when writing +-- +-- ----------------------------------------------------------------------- +-- +-- gen_rwram.vhd +-- +-- ----------------------------------------------------------------------- +-- +-- generic ram. +-- +-- ----------------------------------------------------------------------- + +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.numeric_std.ALL; + +-- ----------------------------------------------------------------------- + +entity gen_ram is + generic ( + dWidth : integer := 8; + aWidth : integer := 10 + ); + port ( + clk : in std_logic; + we : in std_logic; + addr : in std_logic_vector((aWidth-1) downto 0); + d : in std_logic_vector((dWidth-1) downto 0); + q : out std_logic_vector((dWidth-1) downto 0) + ); +end entity; + +-- ----------------------------------------------------------------------- + +architecture rtl of gen_ram is + subtype addressRange is integer range 0 to ((2**aWidth)-1); + type ramDef is array(addressRange) of std_logic_vector((dWidth-1) downto 0); + signal ram: ramDef; + + signal rAddrReg : std_logic_vector((aWidth-1) downto 0); + signal qReg : std_logic_vector((dWidth-1) downto 0); +begin +-- ----------------------------------------------------------------------- +-- Signals to entity interface +-- ----------------------------------------------------------------------- +-- q <= qReg; + +-- ----------------------------------------------------------------------- +-- Memory write +-- ----------------------------------------------------------------------- + process(clk) + begin + if rising_edge(clk) then + if we = '1' then + ram(to_integer(unsigned(addr))) <= d; + end if; + end if; + end process; + +-- ----------------------------------------------------------------------- +-- Memory read +-- ----------------------------------------------------------------------- +process(clk) + begin + if rising_edge(clk) then +-- qReg <= ram(to_integer(unsigned(rAddrReg))); +-- rAddrReg <= addr; +---- qReg <= ram(to_integer(unsigned(addr))); + q <= ram(to_integer(unsigned(addr))); + end if; + end process; +--q <= ram(to_integer(unsigned(addr))); +end architecture; + diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/kick.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/kick.vhd new file mode 100644 index 00000000..fec634b0 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/kick.vhd @@ -0,0 +1,926 @@ +--------------------------------------------------------------------------------- +-- Kick by Dar (darfpga@aol.fr) (19/10/2019) +-- http://darfpga.blogspot.fr +--------------------------------------------------------------------------------- +-- gen_ram.vhd & io_ps2_keyboard +-------------------------------- +-- Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +-- http://www.syntiac.com/fpga64.html +--------------------------------------------------------------------------------- +-- T80/T80se - Version : 304 +----------------------------- +-- Z80 compatible microprocessor core +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +--------------------------------------------------------------------------------- +-- YM2149 (AY-3-8910) +-- Copyright (c) MikeJ - Jan 2005 +--------------------------------------------------------------------------------- +-- Educational use only +-- Do not redistribute synthetized file with roms +-- Do not redistribute roms whatever the form +-- Use at your own risk +--------------------------------------------------------------------------------- + +-- Features : +-- Video : 31Khz/60Hz +-- Coctail mode : NO +-- Sound : OK + +-- Use with MAME roms from kick.zip +-- +-- Use make_kick_proms.bat to build vhd file from binaries +-- (CRC list included) + +-- Kick/Kickman (midway mcr) Hardware caracteristics : +-- +-- VIDEO : 1xZ80@3MHz CPU accessing its program rom, working ram, +-- sprite data ram, I/O, sound board register and trigger. +-- 24Kx8bits program rom +-- +-- One char/background tile map 30x32 +-- 2x4Kx8bits graphics rom 4bits/pixel +-- rbg programmable ram palette 16 colors 12bits : 4red 4green 4blue +-- +-- 128 sprites, up to ~15/line, 32x32 with flip H/V +-- 4x4Kx8bits graphics rom 4bits/pixel +-- rbg programmable ram palette 16 colors 12bits : 4red 4green 4blue +-- +-- Working ram : 2Kx8bits +-- video (char/background) ram : 1Kx8bits +-- Sprites ram : 512x8bits + 512x8bits cache buffer + +-- Sprites line buffer rams : 1 scan line delay flip/flop 2x256x8bits +-- +-- SOUND : see Kick_sound_board.vhd + +--------------------------------------------------------------------------------- +-- Schematics remarks : +-- +-- Display is 512x480 pixels (video 635x525 lines @ 20MHz ) + +-- 635/20e6 = 31.75us per line (31.750KHz) +-- 31.75*525 = 16.67ms per frame (59.99Hz) +-- +-- Original video is interlaced 240 display lines per 1/2 frame +-- +-- H0 and V0 are not use for background => each bg tile is 16x16 pixel but +-- background graphics is 2x2 pixels defintion. +-- +-- Sprite are 32x32 pixels with 1x1 pixel definition, 16 lines for odd 1/2 +-- frame and 16 lines for even 2/2 frame thanks to V8 on sprite rom ROMAD2 +-- (look at 74ls86 G1 pin 9 on video genration board schematics) +-- +-- *H and V stand for Horizontal en Vertical counter (Hcnt, Vcnt in VHDL code) +-- +-- /!\ For VHDL port interlaced video mode is replaced with progressive video +-- mode. +-- +-- Sprite data are stored first by cpu into a 'cache' buffer (staging ram at +-- K6/L6) this buffer is read and write for cpu. After visible display, cache +-- buffer (512x8) is moved to actual sprite ram buffer (512x8). Actual sprite +-- buffer is access by transfer address counter during 2 scanlines after +-- visible area and only by sprite machine during visible area. +-- +-- Thus cpu can read and update sprites position during entire frame except +-- during 2 lines. +-- +-- Sprite data are organised (as seen by cpu F000-F1FF) into 128 * 4bytes. +-- bytes #1 : Vertical position +-- bytes #2 : code and attribute +-- bytes #3 : Horizontal position +-- bytes #4 : not used +-- +-- Athough 1x1 pixel defintion sprite position horizontal/vertical is made on +-- on a 2x2 grid (due to only 8bits for position data) +-- +-- Z80-CTC : interruption ar managed by CTC chip. ONly channel 3 is trigered +-- by hardware signal line 493. channel 0 to 2 are in timer mode. Schematic +-- show zc/to of channel 0 connected to clk/trg of channel 1. This seems to be +-- unsued for that (Kick) game. +-- +-- CPU programs 4 interuptions : (Vector D0) +-- +-- IT ch 3 : triggered by line 493 : once per frame : start @00D8 +-- set timer ch0 to launch interrupt around line 20 +-- set timer ch1 to launch interrupt around line 240 +-- +-- IT ch 0 : triggered by timer ch 0 : once per frame : start @017E +-- stop timer 0 +-- +-- IT ch 1 : triggered by timer ch 1 : once per frame : start @0192 +-- stop timer 1 +-- +-- IT ch 2 : trigged by timer ch 2 : once every ~105 scanlines : start @04E1 +-- read angle decoder +-- +-- Z80-CTC VHDL port keep separated interrupt controler and each counter so +-- one can use them on its own. Priority daisy-chain is not done (not used in +-- that game). clock polarity selection is not done since it has no meaning +-- with digital clock/enable (e.g cpu_ena signal) method. +-- +-- Angle (spin) decoder : Original design is a simple Up/Down 4 bits counter. +-- Replacement is proposed in kick_de10_lite.vhd as a 10bits counter allowing +-- more stable speed. It make use of CTC zc_to channel 2 signal to avoid +-- aliasing problems. Despite speed selection (faster/slower) is available +-- from keyboard key it hardly simulate a real spinner. +-- +-- Ressource : input clock 40MHz is chosen to allow easy making of 20MHz for +-- pixel clock and 8MHz signal for amplitude modulation circuit of ssio board +-- +-- +-- TODO : +-- Working ram could be initialized to set initial difficulty level and +-- initial bases (live) number. Otherwise one can set it up by using service +-- menu at each power up. +-- +--------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; +use ieee.numeric_std.all; + +entity kick is +port( + clock_40 : in std_logic; + reset : in std_logic; + --tv15Khz_mode : in std_logic; + video_r : out std_logic_vector(3 downto 0); + video_g : out std_logic_vector(3 downto 0); + video_b : out std_logic_vector(3 downto 0); + video_clk : out std_logic; + --video_csync : out std_logic; + video_blankn : out std_logic; + video_hs : out std_logic; + video_vs : out std_logic; + + separate_audio : in std_logic; + audio_out_l : out std_logic_vector(15 downto 0); + audio_out_r : out std_logic_vector(15 downto 0); + + STAND : in std_logic; + CANCEL : in std_logic; + DEAL : in std_logic; + HOLD5 : in std_logic; + HOLD4 : in std_logic; + HOLD3 : in std_logic; + HOLD2 : in std_logic; + HOLD1 : in std_logic; + COIN1 : in std_logic; + COIN2 : in std_logic; + GAMBLE_IN : in std_logic; + GAMBLE_OUT : in std_logic; + bgcolor : in std_logic; + cpu_rom_addr : out std_logic_vector(14 downto 0); + cpu_rom_do : in std_logic_vector(7 downto 0); + cpu_rom_rd : out std_logic + ); +end kick; + +architecture struct of kick is + + signal reset_n : std_logic; + signal clock_vid : std_logic; + signal clock_vidn: std_logic; + signal clock_cnt : std_logic_vector(3 downto 0) := "0000"; + + signal hcnt : std_logic_vector(9 downto 0) := (others=>'0'); -- horizontal counter + signal vcnt : std_logic_vector(9 downto 0) := (others=>'0'); -- vertical counter + signal vflip : std_logic_vector(9 downto 0) := (others=>'0'); -- vertical counter flip + + signal frame : std_logic_vector(9 downto 0) := (others=>'0'); -- frame counter dbg + + signal pix_ena : std_logic; + signal pix_ena_r : std_logic; + signal cpu_ena : std_logic; + + signal cpu_addr : std_logic_vector(15 downto 0); + signal cpu_di : std_logic_vector( 7 downto 0); + signal cpu_do : std_logic_vector( 7 downto 0); + signal cpu_wr_n : std_logic; + signal cpu_rd_n : std_logic; + signal cpu_mreq_n : std_logic; + signal cpu_ioreq_n : std_logic; + signal cpu_irq_n : std_logic; + signal cpu_m1_n : std_logic; + + signal ctc_controler_we : std_logic; + signal ctc_controler_do : std_logic_vector(7 downto 0); + signal ctc_int_ack : std_logic; + + signal ctc_counter_0_we : std_logic; +-- signal ctc_counter_0_trg : std_logic; + signal ctc_counter_0_do : std_logic_vector(7 downto 0); + signal ctc_counter_0_int : std_logic; + + signal ctc_counter_1_we : std_logic; +-- signal ctc_counter_1_trg : std_logic; + signal ctc_counter_1_do : std_logic_vector(7 downto 0); + signal ctc_counter_1_int : std_logic; + + signal ctc_counter_2_we : std_logic; +-- signal ctc_counter_2_trg : std_logic; + signal ctc_counter_2_do : std_logic_vector(7 downto 0); + signal ctc_counter_2_int : std_logic; + + signal ctc_counter_3_we : std_logic; + signal ctc_counter_3_trg : std_logic; + signal ctc_counter_3_do : std_logic_vector(7 downto 0); + signal ctc_counter_3_int : std_logic; + + signal wram_we : std_logic; + signal wram_do : std_logic_vector( 7 downto 0); + + signal bg_ram_addr: std_logic_vector(9 downto 0); + signal bg_ram_we : std_logic; + signal bg_ram_cpu_access : std_logic; + signal bg_ram_do : std_logic_vector(7 downto 0); + + signal bg_code_line : std_logic_vector(11 downto 0); + signal bg_graphx1_do : std_logic_vector(7 downto 0); + signal bg_graphx2_do : std_logic_vector(7 downto 0); + signal bg_vid : std_logic_vector(3 downto 0); + signal bg_palette_addr : std_logic_vector(3 downto 0); + + signal sp_ram_cache_addr : std_logic_vector(8 downto 0); + signal sp_ram_cache_we : std_logic; + signal sp_ram_cache_cpu_access : std_logic; + signal sp_ram_cache_do : std_logic_vector(7 downto 0); + + signal move_buf : std_logic; + signal sp_ram_addr : std_logic_vector(8 downto 0); + signal sp_ram_we : std_logic; + signal sp_ram_do : std_logic_vector(7 downto 0); + + signal sp_cnt : std_logic_vector(6 downto 0); + signal sp_code : std_logic_vector( 7 downto 0); + signal sp_input_phase : std_logic_vector( 5 downto 0); + + signal sp_done : std_logic; + signal sp_vcnt : std_logic_vector( 9 downto 0); + signal sp_line : std_logic_vector( 4 downto 0); + signal sp_hcnt : std_logic_vector( 8 downto 0); -- lsb used to mux rd/wr line buffer + signal sp_on_line : std_logic; + signal sp_on_line_r : std_logic; + signal sp_byte_cnt : std_logic_vector( 1 downto 0); + signal sp_code_line : std_logic_vector(12 downto 0); + signal sp_hflip : std_logic_vector( 1 downto 0); + signal sp_vflip : std_logic_vector( 4 downto 0); + + signal sp_graphx1_do : std_logic_vector( 7 downto 0); + signal sp_graphx2_do : std_logic_vector( 7 downto 0); + signal sp_graphx3_do : std_logic_vector( 7 downto 0); + signal sp_graphx4_do : std_logic_vector( 7 downto 0); + signal sp_mux_roms : std_logic_vector( 1 downto 0); + signal sp_graphx_mux : std_logic_vector( 7 downto 0); + signal sp_graphx_flip : std_logic_vector( 7 downto 0); + + signal sp_buffer_ram1_addr : std_logic_vector(7 downto 0); + signal sp_buffer_ram1_we : std_logic; + signal sp_buffer_ram1_di : std_logic_vector(7 downto 0); + signal sp_buffer_ram1_do : std_logic_vector(7 downto 0); + signal sp_buffer_ram1_do_r : std_logic_vector(7 downto 0); + + signal sp_buffer_ram2_addr : std_logic_vector(7 downto 0); + signal sp_buffer_ram2_we : std_logic; + signal sp_buffer_ram2_di : std_logic_vector(7 downto 0); + signal sp_buffer_ram2_do : std_logic_vector(7 downto 0); + signal sp_buffer_ram2_do_r : std_logic_vector(7 downto 0); + + signal sp_vid : std_logic_vector(3 downto 0); + + signal palette_addr : std_logic_vector(3 downto 0); + signal palette_F4_we : std_logic; + signal palette_F8_we : std_logic; + + signal bg_palette_red_we : std_logic; + signal bg_palette_red_do : std_logic_vector(3 downto 0); + signal bg_palette_green_we : std_logic; + signal bg_palette_green_do : std_logic_vector(3 downto 0); + signal bg_palette_blue_we : std_logic; + signal bg_palette_blue_do : std_logic_vector(3 downto 0); + + signal sp_palette_red_we : std_logic; + signal sp_palette_red_do : std_logic_vector(3 downto 0); + signal sp_palette_green_we : std_logic; + signal sp_palette_green_do : std_logic_vector(3 downto 0); + signal sp_palette_blue_we : std_logic; + signal sp_palette_blue_do : std_logic_vector(3 downto 0); + + signal ssio_iowe : std_logic; + signal ssio_do : std_logic_vector(7 downto 0); + + signal input_0 : std_logic_vector(7 downto 0); + signal input_1 : std_logic_vector(7 downto 0); + signal input_2 : std_logic_vector(7 downto 0); + signal input_3 : std_logic_vector(7 downto 0); + signal input_4 : std_logic_vector(7 downto 0); + signal P24 : std_logic_vector(7 downto 0); + signal P28 : std_logic_vector(7 downto 0); + signal P2C : std_logic_vector(7 downto 0); + signal mram_we : std_logic; + signal mram_do : std_logic_vector(7 downto 0); +begin + +clock_vid <= clock_40; +clock_vidn <= not clock_40; +reset_n <= not reset; + +-- make enables clock from clock_vid +process (clock_vid, reset) +begin + if reset='1' then + clock_cnt <= (others=>'0'); + else + if rising_edge(clock_vid) then + if clock_cnt = "1111" then -- divide by 16 + clock_cnt <= (others=>'0'); + else + clock_cnt <= clock_cnt + 1; + end if; + end if; + end if; +end process; +-- +cpu_ena <= '1' when clock_cnt = "1111" else '0'; -- (2.5MHz) +pix_ena <= clock_cnt(0); -- (20MHz) + +----------------------------------- +-- Video scanner 635x525 @20Mhz -- +-- display 512x480 -- +----------------------------------- +process (reset, clock_vid) +begin + if reset='1' then + hcnt <= (others=>'0'); + vcnt <= (others=>'0'); + frame <= (others=>'0'); + else + if rising_edge(clock_vid) then + if pix_ena = '1' then + + hcnt <= hcnt + 1; + if hcnt = 634 then + hcnt <= (others=>'0'); + vcnt <= vcnt + 1; + if vcnt = 524 then + vcnt <= (others=>'0'); + frame <= frame + 1; + end if; + end if; + + if vcnt = 490-1 then video_vs <= '0'; end if; -- front porch 10 + if vcnt = 492-1 then video_vs <= '1'; end if; -- sync pulse 2 + -- back porch 33 + + if hcnt = 512+13-8 then video_hs <= '0'; end if; -- front porch 16/25*20 = 13 + if hcnt = 512+90-8 then video_hs <= '1'; end if; -- sync pulse 96/25*20 = 77 + -- back porch 48/25*20 = 38 + video_blankn <= '0'; + if hcnt >= 2 and hcnt < 514 and + vcnt >= 1 and vcnt < 481 then video_blankn <= '1';end if; + end if; + end if; + end if; +end process; + +-------------------- +-- players inputs -- +-------------------- + +input_0 <= '1' & not COIN2 & not GAMBLE_OUT & not GAMBLE_IN & "111" & not COIN1; +input_1 <= not STAND & not CANCEL & not DEAL & not HOLD5 & not HOLD4 & not HOLD3 & not HOLD2 & not HOLD1; +input_2 <= x"FF"; -- only in test mode input test +input_3 <= not bgcolor & "1111111"; --Background Color, Currency, Cards After 5th Coin, Unused, Unused, Novelty, Music, Hopper +input_4 <= x"FF"; -- Unused +P24 <= x"FF"; +P28 <= x"FF"; -- Unknown +P2C <= x"FF"; +------------------------------------------ +-- cpu data input with address decoding -- +------------------------------------------ +cpu_di <= cpu_rom_do when cpu_mreq_n = '0' and cpu_addr(15 downto 12) < X"7" else -- 0000-6FFF + wram_do when cpu_mreq_n = '0' and cpu_addr(15 downto 12) = X"7" else -- 7000-7FFF + mram_do when cpu_mreq_n = '0' and cpu_addr(15 downto 9) = "1000000" else -- 8000-81FF + sp_ram_cache_do when cpu_mreq_n = '0' and cpu_addr(15 downto 9) = "1111000" else -- sprite ram 0xF000-0xF1FF + bg_ram_do when cpu_mreq_n = '0' and cpu_addr(15 downto 10) = "111111" else -- video ram 0xFC00-0xFFFF + ctc_controler_do when cpu_ioreq_n = '0' and cpu_m1_n = '0' else -- ctc ctrl (interrupt vector) + ssio_do when cpu_ioreq_n = '0' and cpu_addr(7 downto 4) = X"0" else + ctc_counter_3_do when cpu_ioreq_n = '0' and cpu_addr(7 downto 0) = X"F3" else + ctc_counter_2_do when cpu_ioreq_n = '0' and cpu_addr(7 downto 0) = X"F2" else + ctc_counter_1_do when cpu_ioreq_n = '0' and cpu_addr(7 downto 0) = X"F1" else + ctc_counter_0_do when cpu_ioreq_n = '0' and cpu_addr(7 downto 0) = X"F0" else + X"FF"; + +------------------------------------------------------------------------ +-- Misc registers : ctc write enable / interrupt acknowledge +------------------------------------------------------------------------ +ctc_counter_3_trg <= '1' when vcnt = 493 else '0'; +ctc_counter_3_we <= '1' when cpu_wr_n = '0' and cpu_ioreq_n = '0' and cpu_addr(7 downto 0) = X"F3" else '0'; +ctc_counter_2_we <= '1' when cpu_wr_n = '0' and cpu_ioreq_n = '0' and cpu_addr(7 downto 0) = X"F2" else '0'; +ctc_counter_1_we <= '1' when cpu_wr_n = '0' and cpu_ioreq_n = '0' and cpu_addr(7 downto 0) = X"F1" else '0'; +ctc_counter_0_we <= '1' when cpu_wr_n = '0' and cpu_ioreq_n = '0' and cpu_addr(7 downto 0) = X"F0" else '0'; +ctc_controler_we <= '1' when cpu_wr_n = '0' and cpu_ioreq_n = '0' and cpu_addr(7 downto 2) = "111100" else '0'; -- F0-F3 +ctc_int_ack <= '1' when cpu_ioreq_n = '0' and cpu_m1_n = '0' else '0'; + +------------------------------------------ +-- write enable / ram access from CPU -- +------------------------------------------ +wram_we <= '1' when cpu_mreq_n = '0' and cpu_wr_n = '0' and cpu_addr(15 downto 12) = X"7" else '0'; +mram_we <= '1' when cpu_mreq_n = '0' and cpu_wr_n = '0' and cpu_addr(15 downto 9) = "1000000" else '0'; +sp_ram_cache_we <= '1' when cpu_mreq_n = '0' and cpu_wr_n = '0' and cpu_addr(15 downto 9) = "1111000" else '0'; +bg_ram_we <= '1' when cpu_mreq_n = '0' and cpu_wr_n = '0' and cpu_addr(15 downto 10) = "111111" else '0'; +sp_ram_cache_cpu_access <= '1' when cpu_mreq_n = '0' and (cpu_wr_n = '0' or cpu_rd_n = '0') and cpu_addr(15 downto 9) = "1111000" else '0'; +bg_ram_cpu_access <= '1' when cpu_mreq_n = '0' and (cpu_wr_n = '0' or cpu_rd_n = '0') and cpu_addr(15 downto 10) = "111111" else '0'; + +ssio_iowe <= '1' when cpu_wr_n = '0' and cpu_ioreq_n = '0' else '0'; + +---------------------- +--- sprite machine --- +---------------------- +vflip <= 480-vcnt; -- apply mirror flip + +process (clock_vid) +begin + if rising_edge(clock_vid) then + + if pix_ena = '1' then + if hcnt = 0 then + sp_cnt <= (others => '0'); + sp_input_phase <= (others => '0'); + sp_on_line <= '0'; + sp_done <= '0'; + end if; + + if sp_done = '0' then + sp_input_phase <= sp_input_phase + 1 ; + sp_hcnt <= sp_hcnt + 1; + case sp_input_phase is + when "000000" => + if sp_vcnt(8 downto 5) = x"F" then + sp_line <= sp_vcnt(4 downto 0); + else + sp_input_phase <= (others => '0'); + sp_cnt <= sp_cnt + 1; + if sp_cnt = "1111111" then sp_done <= '1'; end if; + end if; + sp_byte_cnt <= (others => '0'); + when "000001" => + sp_code <= sp_ram_do; + when "000010" => + sp_hcnt <= sp_ram_do & '0'; + sp_on_line <= '1'; + when "001001"|"010001"|"011001" => + sp_byte_cnt <= sp_byte_cnt + 1; + when "100001" => + sp_on_line <= '0'; + sp_input_phase <= (others => '0'); + sp_cnt <= sp_cnt + 1; + if sp_cnt = "1111111" then sp_done <= '1'; end if; + when others => + null; + end case; + sp_mux_roms <= sp_input_phase(2 downto 1); + end if; + + if hcnt(0) = '0' then + sp_buffer_ram1_do_r <= sp_buffer_ram1_do; + sp_buffer_ram2_do_r <= sp_buffer_ram2_do; + end if; + + sp_on_line_r <= sp_on_line; + + pix_ena_r <= pix_ena; + + end if; + + end if; +end process; + +sp_ram_cache_addr <= cpu_addr(8 downto 0) when sp_ram_cache_cpu_access = '1' else sp_ram_addr; + +move_buf <= '1' when vcnt(8 downto 1) = 250 else '0'; -- line 500-501 +sp_ram_addr <= vcnt(0) & hcnt(8 downto 1) when move_buf = '1' else sp_cnt & sp_input_phase(1 downto 0); +sp_ram_we <= hcnt(0) when move_buf = '1' else '0'; + +sp_vcnt <= vflip + (sp_ram_do & '0'); -- valid when sp_input_phase = 0 + +sp_hflip <= (others => sp_code(6)); +sp_vflip <= (others => sp_code(7)); + +sp_code_line <= sp_code(5 downto 0) & (sp_line xor sp_vflip) & (sp_byte_cnt xor sp_hflip); -- sprite graphics roms addr + +sp_graphx_mux <= sp_graphx1_do when (sp_hflip(0) = '0' and sp_mux_roms = "01") or + (sp_hflip(0) = '1' and sp_mux_roms = "00") else + sp_graphx2_do when (sp_hflip(0) = '0' and sp_mux_roms = "10") or + (sp_hflip(0) = '1' and sp_mux_roms = "11") else + sp_graphx3_do when (sp_hflip(0) = '0' and sp_mux_roms = "11") or + (sp_hflip(0) = '1' and sp_mux_roms = "10") else + sp_graphx4_do when (sp_hflip(0) = '0' and sp_mux_roms = "00") or + (sp_hflip(0) = '1' and sp_mux_roms = "01") ; + +sp_graphx_flip <= sp_graphx_mux when sp_hflip(0) = '0' else + sp_graphx_mux(3 downto 0) & sp_graphx_mux(7 downto 4); + +sp_buffer_ram1_di <= sp_buffer_ram1_do or sp_graphx_flip when vflip(0) = '1' else "00000000"; +sp_buffer_ram1_addr <= sp_hcnt(8 downto 1) when vflip(0) = '1' else hcnt(8 downto 1) + X"03"; +sp_buffer_ram1_we <= not sp_hcnt(0) and sp_on_line and pix_ena when vflip(0) = '1' else hcnt(0); + +sp_buffer_ram2_di <= sp_buffer_ram2_do or sp_graphx_flip when vflip(0) = '0' else "00000000"; +sp_buffer_ram2_addr <= sp_hcnt(8 downto 1) when vflip(0) = '0' else hcnt(8 downto 1) + X"03"; +sp_buffer_ram2_we <= not sp_hcnt(0) and sp_on_line and pix_ena when vflip(0) = '0' else hcnt(0); + +sp_vid <= sp_buffer_ram1_do_r(7 downto 4) when (vflip(0) = '0') and (hcnt(0) = '1') else + sp_buffer_ram1_do_r(3 downto 0) when (vflip(0) = '0') and (hcnt(0) = '0') else + sp_buffer_ram2_do_r(7 downto 4) when (vflip(0) = '1') and (hcnt(0) = '1') else + sp_buffer_ram2_do_r(3 downto 0) when (vflip(0) = '1') and (hcnt(0) = '0'); + +-------------------- +--- char machine --- +-------------------- +bg_ram_addr <= cpu_addr(9 downto 0) when bg_ram_cpu_access = '1' else vflip(8 downto 4) & hcnt(8 downto 4); +bg_code_line <= bg_ram_do & vflip(3 downto 1) & hcnt(3); + +process (clock_vid) +begin + if rising_edge(clock_vid) then + + if hcnt(0) = '1' then + case hcnt(2 downto 1) is + when "00" => bg_palette_addr <= bg_graphx2_do(7 downto 6) & bg_graphx1_do(7 downto 6); + when "01" => bg_palette_addr <= bg_graphx2_do(5 downto 4) & bg_graphx1_do(5 downto 4); + when "10" => bg_palette_addr <= bg_graphx2_do(3 downto 2) & bg_graphx1_do(3 downto 2); + when others => bg_palette_addr <= bg_graphx2_do(1 downto 0) & bg_graphx1_do(1 downto 0); + end case; + end if; + + end if; +end process; + +bg_vid <= bg_palette_addr; + +--------------------------- +-- mux char/sprite video -- +--------------------------- +palette_F4_we <= '1' when cpu_mreq_n = '0' and cpu_wr_n = '0' and cpu_addr(15 downto 8) = X"F4" else '0'; -- 0xF400-F4FF +palette_F8_we <= '1' when cpu_mreq_n = '0' and cpu_wr_n = '0' and cpu_addr(15 downto 8) = X"F8" else '0'; -- 0xF800-F8FF + +palette_addr <= cpu_addr(3 downto 0) when (palette_F4_we = '1' or palette_F8_we = '1') else bg_vid when sp_vid = "0000" else sp_vid; + +bg_palette_red_we <= '1' when palette_F8_we = '1' and cpu_addr(4) = '0' else '0'; -- 0xF800-0F d0-d3 (G11) +bg_palette_green_we <= '1' when palette_F4_we = '1' and cpu_addr(4) = '0' else '0'; -- 0xF400-0F d0-d3 ( G9) +bg_palette_blue_we <= '1' when palette_F4_we = '1' and cpu_addr(4) = '0' else '0'; -- 0xF400-0F d4-d7 (F11) + +sp_palette_red_we <= '1' when palette_F8_we = '1' and cpu_addr(4) = '1' else '0'; -- 0xF810-1F d0-d3 (G10) +sp_palette_green_we <= '1' when palette_F4_we = '1' and cpu_addr(4) = '1' else '0'; -- 0xF410-1F d0-d3 ( G8) +sp_palette_blue_we <= '1' when palette_F4_we = '1' and cpu_addr(4) = '1' else '0'; -- 0xF410-1F d4-d7 (F10) + +process (clock_vid) +begin + if rising_edge(clock_vid) then + if sp_vid = "0000" then + video_r <= bg_palette_red_do; + video_g <= bg_palette_green_do; + video_b <= bg_palette_blue_do; + else + video_r <= sp_palette_red_do; + video_g <= sp_palette_green_do; + video_b <= sp_palette_blue_do; + end if; + end if; +end process; + +------------------------------ +-- components & sound board -- +------------------------------ + +-- microprocessor Z80 +cpu : entity work.T80se +generic map(Mode => 0, T2Write => 1, IOWait => 1) +port map( + RESET_n => reset_n, + CLK_n => clock_vid, + CLKEN => cpu_ena, + WAIT_n => '1', + INT_n => cpu_irq_n, + NMI_n => '1', --cpu_nmi_n, + BUSRQ_n => '1', + M1_n => cpu_m1_n, + MREQ_n => cpu_mreq_n, + IORQ_n => cpu_ioreq_n, + RD_n => cpu_rd_n, + WR_n => cpu_wr_n, + RFSH_n => open, + HALT_n => open, + BUSAK_n => open, + A => cpu_addr, + DI => cpu_di, + DO => cpu_do +); + +-- CTC interrupt controler Z80-CTC (MK3882) +ctc_controler : entity work.ctc_controler +port map( + clock => clock_vid, + clock_ena => cpu_ena, + reset => reset, + + d_in => cpu_do, + load_data => ctc_controler_we, + int_ack => ctc_int_ack, + + int_pulse_0 => ctc_counter_0_int, + int_pulse_1 => ctc_counter_1_int, + int_pulse_2 => ctc_counter_2_int, + int_pulse_3 => ctc_counter_3_int, + + d_out => ctc_controler_do, + int_n => cpu_irq_n +); + +ctc_counter_0 : entity work.ctc_counter +port map( + clock => clock_vid, + clock_ena => cpu_ena, + reset => reset, + + d_in => cpu_do, + load_data => ctc_counter_0_we, + + clk_trg => '0', + + d_out => ctc_counter_0_do, + zc_to => open, -- zc/to #0 (pin 7) connected to clk_trg #1 (pin 22) on schematics (seems to be not used) + int_pulse => ctc_counter_0_int + +); + +ctc_counter_1 : entity work.ctc_counter +port map( + clock => clock_vid, + clock_ena => cpu_ena, + reset => reset, + + d_in => cpu_do, + load_data => ctc_counter_1_we, + + clk_trg => '0', + + d_out => ctc_counter_1_do, + zc_to => open, + int_pulse => ctc_counter_1_int + +); + +ctc_counter_2 : entity work.ctc_counter +port map( + clock => clock_vid, + clock_ena => cpu_ena, + reset => reset, + + d_in => cpu_do, + load_data => ctc_counter_2_we, + + clk_trg => '0', + + d_out => ctc_counter_2_do, + zc_to => open, --ctc_zc_to_2, -- used for spin angle decoder simulation + int_pulse => ctc_counter_2_int + +); + +ctc_counter_3 : entity work.ctc_counter +port map( + clock => clock_vid, + clock_ena => cpu_ena, + reset => reset, + + d_in => cpu_do, + load_data => ctc_counter_3_we, + + clk_trg => ctc_counter_3_trg, + + d_out => ctc_counter_3_do, + zc_to => open, + int_pulse => ctc_counter_3_int + +); + +cpu_rom_addr <= cpu_addr(14 downto 0); + +-- working RAM 0x7000-0x77FF +wram : entity work.gen_ram +generic map( dWidth => 8, aWidth => 11) +port map( + clk => clock_vidn, + we => wram_we, + addr => cpu_addr(10 downto 0), + d => cpu_do, + q => wram_do +); + +-- meter ram, 0x8000 - 0x81ff +meter_ram : entity work.gen_ram +generic map( dWidth => 8, aWidth => 9) +port map( + clk => clock_vidn, + we => mram_we, + addr => cpu_addr(8 downto 0), + d => cpu_do, + q => mram_do +); + +-- video RAM 0xFC00-0xFFFF +video_ram : entity work.gen_ram +generic map( dWidth => 8, aWidth => 10) +port map( + clk => clock_vidn, + we => bg_ram_we, + addr => bg_ram_addr, + d => cpu_do, + q => bg_ram_do +); + +-- sprite RAM (no cpu access) +sprite_ram : entity work.gen_ram +generic map( dWidth => 8, aWidth => 9) +port map( + clk => clock_vidn, + we => sp_ram_we, + addr => sp_ram_addr, + d => sp_ram_cache_do, + q => sp_ram_do +); + +-- sprite RAM 0xF000-0xF1FF +sprites_ram_cache : entity work.gen_ram +generic map( dWidth => 8, aWidth => 9) +port map( + clk => clock_vidn, + we => sp_ram_cache_we, + addr => sp_ram_cache_addr, + d => cpu_do, + q => sp_ram_cache_do +); + +-- sprite line buffer 1 +sprlinebuf1 : entity work.gen_ram +generic map( dWidth => 8, aWidth => 8) +port map( + clk => clock_vidn, + we => sp_buffer_ram1_we, + addr => sp_buffer_ram1_addr, + d => sp_buffer_ram1_di, + q => sp_buffer_ram1_do +); + +-- sprite line buffer 2 +sprlinebuf2 : entity work.gen_ram +generic map( dWidth => 8, aWidth => 8) +port map( + clk => clock_vidn, + we => sp_buffer_ram2_we, + addr => sp_buffer_ram2_addr, + d => sp_buffer_ram2_di, + q => sp_buffer_ram2_do +); + +-- background graphics ROM G4 +bg_graphics_1 : entity work.draw_bg_bits_1 +port map( + clk => clock_vidn, + addr => bg_code_line, + data => bg_graphx1_do +); + +-- background graphics ROM G5 +bg_graphics_2 : entity work.draw_bg_bits_2 +port map( + clk => clock_vidn, + addr => bg_code_line, + data => bg_graphx2_do +); + +--sprite graphics ROM 1E +sprite_graphics_1 : entity work.draw_sp_bits_1 +port map( + clk => clock_vidn, + addr => sp_code_line, + data => sp_graphx1_do +); + +-- sprite graphics ROM 1D +sprite_graphics_2 : entity work.draw_sp_bits_2 +port map( + clk => clock_vidn, + addr => sp_code_line, + data => sp_graphx2_do +); + +-- sprite graphics ROM 1B +sprite_graphics_3 : entity work.draw_sp_bits_3 +port map( + clk => clock_vidn, + addr => sp_code_line, + data => sp_graphx3_do +); + +-- sprite graphics ROM 1A +sprite_graphics_4 : entity work.draw_sp_bits_4 +port map( + clk => clock_vidn, + addr => sp_code_line, + data => sp_graphx4_do +); + +--kick_sound_board +sound_board : entity work.kick_sound_board +port map( + clock_40 => clock_40, + reset => reset, + + main_cpu_addr => cpu_addr(7 downto 0), + + ssio_iowe => ssio_iowe, + ssio_di => cpu_do, + ssio_do => ssio_do, + + input_0 => input_0, + input_1 => input_1, + input_2 => input_2, + input_3 => input_3, + input_4 => input_4, + separate_audio => separate_audio, + audio_out_l => audio_out_l, + audio_out_r => audio_out_r, + + dbg_cpu_addr => open --dbg_cpu_addr +); + +-- background palette red +bg_palette_red : entity work.gen_ram +generic map( dWidth => 4, aWidth => 4) +port map( + clk => clock_vidn, + we => bg_palette_red_we, + addr => palette_addr, + d => cpu_do(3 downto 0), + q => bg_palette_red_do +); + +-- background palette green +bg_palette_green : entity work.gen_ram +generic map( dWidth => 4, aWidth => 4) +port map( + clk => clock_vidn, + we => bg_palette_green_we, + addr => palette_addr, + d => cpu_do(3 downto 0), + q => bg_palette_green_do +); + +-- background palette blue +bg_palette_blue : entity work.gen_ram +generic map( dWidth => 4, aWidth => 4) +port map( + clk => clock_vidn, + we => bg_palette_blue_we, + addr => palette_addr, + d => cpu_do(7 downto 4), + q => bg_palette_blue_do +); + +-- sprite palette red +bg_sprite_red : entity work.gen_ram +generic map( dWidth => 4, aWidth => 4) +port map( + clk => clock_vidn, + we => sp_palette_red_we, + addr => palette_addr, + d => cpu_do(3 downto 0), + q => sp_palette_red_do +); + +-- sprite palette green +bg_sprite_green : entity work.gen_ram +generic map( dWidth => 4, aWidth => 4) +port map( + clk => clock_vidn, + we => sp_palette_green_we, + addr => palette_addr, + d => cpu_do(3 downto 0), + q => sp_palette_green_do +); + +-- sprite palette blue +bg_sprite_blue : entity work.gen_ram +generic map( dWidth => 4, aWidth => 4) +port map( + clk => clock_vidn, + we => sp_palette_blue_we, + addr => palette_addr, + d => cpu_do(7 downto 4), + q => sp_palette_blue_do +); + +end struct; \ No newline at end of file diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/kick_sound_board.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/kick_sound_board.vhd new file mode 100644 index 00000000..50d1b0bb --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/kick_sound_board.vhd @@ -0,0 +1,548 @@ +--------------------------------------------------------------------------------- +-- Kick_sound_board by Dar (darfpga@aol.fr) (19/10/2019) +-- http://darfpga.blogspot.fr +--------------------------------------------------------------------------------- +-- gen_ram.vhd & io_ps2_keyboard +-------------------------------- +-- Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +-- http://www.syntiac.com/fpga64.html +--------------------------------------------------------------------------------- +-- T80/T80se - Version : 304 +----------------------------- +-- Z80 compatible microprocessor core +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +--------------------------------------------------------------------------------- +-- YM2149 (AY-3-8910) +-- Copyright (c) MikeJ - Jan 2005 +--------------------------------------------------------------------------------- +-- Educational use only +-- Do not redistribute synthetized file with roms +-- Do not redistribute roms whatever the form +-- Use at your own risk +--------------------------------------------------------------------------------- +-- +-- SOUND : 1xZ80 @ 2.0MHz CPU accessing its program rom, working ram, 2x-AY3-8910 +-- 8Kx8bits program rom +-- 1Kx8bits working ram +-- +-- 1xAY-3-8910 +-- 3 sound channels +-- +-- 1xAY-3-8910 +-- 3 sound channels +-- +-- 6 sound modulation (required 8MHz signal => 40MHz/5) +-- 2 global volume control (not activated - not sure it was used for kick ) +-- +-- I/O : +-- 4x8bits command registers from main cpu board (IRAM) +-- 1x8bits status registers to main cpu board (STAT) +-- 5x8bits input buffers to main cpu board (IP0-IP5) +-- 2x8bits output registers from main cpu board (OP0/OP4) +-- +--------------------------------------------------------------------------------- +-- Schematics remarks : +-- Not sure global volume are used => both deactivated +-- Not sure if global channels are mixed together or not => allow for +-- external control mixed/separated +--------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; +use ieee.numeric_std.all; + +entity kick_sound_board is +port( + clock_40 : in std_logic; + reset : in std_logic; + + main_cpu_addr : in std_logic_vector(7 downto 0); + + ssio_iowe : in std_logic; + ssio_di : in std_logic_vector(7 downto 0); + ssio_do : out std_logic_vector(7 downto 0); + + input_0 : in std_logic_vector(7 downto 0); + input_1 : in std_logic_vector(7 downto 0); + input_2 : in std_logic_vector(7 downto 0); + input_3 : in std_logic_vector(7 downto 0); + input_4 : in std_logic_vector(7 downto 0); + separate_audio : in std_logic; + + audio_out_l : out std_logic_vector(15 downto 0); + audio_out_r : out std_logic_vector(15 downto 0); + + dbg_cpu_addr : out std_logic_vector(15 downto 0) + ); +end kick_sound_board; + +architecture struct of kick_sound_board is + + signal reset_n : std_logic; + signal clock_snd : std_logic; + signal clock_sndn: std_logic; + + signal clock_cnt1 : std_logic_vector(4 downto 0) := "00000"; + + signal cpu_ena : std_logic; + signal ena_4Mhz : std_logic; + signal clk_8Mhz : std_logic; + + signal cpu_addr : std_logic_vector(15 downto 0); + signal cpu_di : std_logic_vector( 7 downto 0); + signal cpu_do : std_logic_vector( 7 downto 0); + signal cpu_wr_n : std_logic; + signal cpu_rd_n : std_logic; + signal cpu_mreq_n : std_logic; + signal cpu_ioreq_n : std_logic; + signal cpu_irq_n : std_logic; + signal cpu_m1_n : std_logic; + + signal cpu_rom_do : std_logic_vector( 7 downto 0); + + signal wram_we : std_logic; + signal wram_do : std_logic_vector( 7 downto 0); + + signal iram_0_do : std_logic_vector( 7 downto 0); + signal iram_1_do : std_logic_vector( 7 downto 0); + signal iram_2_do : std_logic_vector( 7 downto 0); + signal iram_3_do : std_logic_vector( 7 downto 0); + + signal ssio_status : std_logic_vector( 7 downto 0); + + signal div_E11 : std_logic_vector(2 downto 0); -- binary counter 3msb of E11 - 74161 + signal div_D11 : std_logic_vector(3 downto 0); -- decade counter - D11 - 74160 + signal div_C12 : std_logic_vector(6 downto 0); -- stage ripple counter - C12 - MC140247 + signal clr_int : std_logic; + + signal ay1_audio_chan : std_logic_vector( 1 downto 0); + signal ay1_audio_muxed: std_logic_vector( 7 downto 0); + signal ay1_bc1 : std_logic; + signal ay1_bdir : std_logic; + signal ay1_do : std_logic_vector( 7 downto 0); + signal ay1_cs : std_logic; + signal ay1_port_a : std_logic_vector( 7 downto 0); + signal ay1_port_b : std_logic_vector( 7 downto 0); + + signal ay2_audio_chan : std_logic_vector( 1 downto 0); + signal ay2_audio_muxed: std_logic_vector( 7 downto 0); + signal ay2_bc1 : std_logic; + signal ay2_bdir : std_logic; + signal ay2_do : std_logic_vector( 7 downto 0); + signal ay2_cs : std_logic; + signal ay2_port_a : std_logic_vector( 7 downto 0); + signal ay2_port_b : std_logic_vector( 7 downto 0); + + signal ssio_82s123_addr : std_logic_vector(4 downto 0); + signal ssio_82s123_do : std_logic_vector(7 downto 0); + signal ssio_modulation_clock : std_logic; + signal ssio_modulation_clock_r : std_logic; + signal ssio_modulation_load : std_logic; + signal modulation_counter_a1 : std_logic_vector(3 downto 0); + signal modulation_counter_b1 : std_logic_vector(3 downto 0); + signal modulation_counter_c1 : std_logic_vector(3 downto 0); + signal modulation_counter_a2 : std_logic_vector(3 downto 0); + signal modulation_counter_b2 : std_logic_vector(3 downto 0); + signal modulation_counter_c2 : std_logic_vector(3 downto 0); + + signal ch_a1 : std_logic_vector(7 downto 0); + signal ch_b1 : std_logic_vector(7 downto 0); + signal ch_c1 : std_logic_vector(7 downto 0); + signal ch_a2 : std_logic_vector(7 downto 0); + signal ch_b2 : std_logic_vector(7 downto 0); + signal ch_c2 : std_logic_vector(7 downto 0); + + -- K volume data : 148 138 127 112 95 72 42 0 + type bytes_array is array(0 to 7) of std_logic_vector(7 downto 0); + signal K_volume : bytes_array := (X"94",X"8A",X"7F",X"70",X"5F",X"48",X"2A",X"00"); + + signal volume_ch1 : std_logic_vector(7 downto 0); + signal volume_ch2 : std_logic_vector(7 downto 0); + + signal snd_1 : std_logic_vector(17 downto 0); + signal snd_2 : std_logic_vector(17 downto 0); + signal snd_mono : std_logic_vector(18 downto 0); + +begin + +clock_snd <= clock_40; +clock_sndn <= not clock_40; +reset_n <= not reset; + +-- debug +process (reset, clock_snd) +begin + if rising_edge(clock_snd) and cpu_ena ='1' and cpu_mreq_n ='0' then + dbg_cpu_addr <= cpu_addr; + end if; +end process; + +-- make enables clock from clock_snd +process (clock_snd, reset) +begin + if reset='1' then + clock_cnt1 <= (others=>'0'); + clk_8Mhz <= '0'; + else + if rising_edge(clock_snd) then + if clock_cnt1 = "10011" then -- divide by 20 + clock_cnt1 <= (others=>'0'); + else + clock_cnt1 <= clock_cnt1 + 1; + end if; + + if clock_cnt1 = "10011" or + clock_cnt1 = "00100" or + clock_cnt1 = "01001" or + clock_cnt1 = "01110" then + + clk_8Mhz <= not clk_8Mhz; -- (50% duty cycle) + end if; + + end if; + end if; +end process; +-- +cpu_ena <= '1' when clock_cnt1 = "00000" else '0'; -- (2.0MHz) + +ena_4Mhz <= '1' when clock_cnt1 = "00000" or + clock_cnt1 = "01010" else '0'; -- (4.0MHz) + +------------------------------------------ +-- cpu data input with address decoding -- +------------------------------------------ +cpu_di <= cpu_rom_do when cpu_mreq_n = '0' and cpu_addr(15 downto 14) = "00" else -- 0x0000-0x3FFF + wram_do when cpu_mreq_n = '0' and cpu_addr(15 downto 12) = X"8" else -- 0x8000-0x83FF + iram_0_do when cpu_mreq_n = '0' and cpu_addr(15 downto 0)= X"9000" else + iram_1_do when cpu_mreq_n = '0' and cpu_addr(15 downto 0)= X"9001" else + iram_2_do when cpu_mreq_n = '0' and cpu_addr(15 downto 0)= X"9002" else + iram_3_do when cpu_mreq_n = '0' and cpu_addr(15 downto 0)= X"9003" else + ay1_do when cpu_mreq_n = '0' and cpu_addr(15 downto 12)= X"A" else + ay2_do when cpu_mreq_n = '0' and cpu_addr(15 downto 12)= X"B" else + x"FF" when cpu_mreq_n = '0' and cpu_addr(15 downto 12)= X"F" else -- 0xF000 (sw3 dip - D14) + X"FF"; + +------------------------------------------ +-- write enable to working ram from CPU -- +------------------------------------------ +wram_we <= '1' when cpu_mreq_n = '0' and cpu_wr_n = '0' and cpu_addr(15 downto 12) = X"8" else '0'; -- 0x8000-0x83FF +clr_int <= '1' when cpu_mreq_n = '0' and cpu_rd_n = '0' and cpu_addr(15 downto 12) = X"E" else '0'; -- 0xE000-0xEFFF + +ay1_cs <= '1' when cpu_mreq_n = '0' and (cpu_rd_n = '0' or cpu_wr_n = '0') and cpu_addr(15 downto 12) = X"A" else '0'; -- 0xA000-0xAFFF +ay2_cs <= '1' when cpu_mreq_n = '0' and (cpu_rd_n = '0' or cpu_wr_n = '0') and cpu_addr(15 downto 12) = X"B" else '0'; -- 0xB000-0xBFFF + +ay1_bdir <= not (not ay1_cs or cpu_addr(0) ); +ay1_bc1 <= not (not ay1_cs or cpu_addr(1) ); +ay2_bdir <= not (not ay2_cs or cpu_addr(0) ); +ay2_bc1 <= not (not ay2_cs or cpu_addr(1) ); + +ssio_do <= input_0 when main_cpu_addr = X"00" else -- Input 0 -- players, coins, ... + input_1 when main_cpu_addr = X"01" else -- Input 1 + input_2 when main_cpu_addr = X"02" else -- Input 2 + input_3 when main_cpu_addr = X"03" else -- Input 3 -- sw1 dip + input_4 when main_cpu_addr = X"04" else -- Input 4 -- sw2 dip + ssio_status when main_cpu_addr = X"07" else -- ssio status + x"FF"; + +process (clock_snd) +begin + if rising_edge(clock_snd) then + if cpu_wr_n = '0' and cpu_addr(15 downto 12) = X"C" then ssio_status <= cpu_do; end if; -- 0xC000-0xCFFF + end if; +end process; + +------------------------------------------------------------------------ +-- Misc registers : interrupt, counters E11/D11/C12 +------------------------------------------------------------------------ +process (clock_snd, reset, clr_int, ena_4Mhz) +begin + if reset = '1' then + div_E11 <= (others => '0'); -- 3msb of E11 + div_D11 <= (others => '0'); -- decade counter + div_C12 <= (others => '0'); -- MC14024 + else + if rising_edge(clock_snd) then + + if ena_4Mhz = '1' then + + div_E11 <= div_E11 + 1; + + if div_E11 = "111" then + if div_D11 = "1001" then + div_D11 <= (others => '0'); + else + div_D11 <= div_D11 + 1; + end if; + + if div_D11 = "0100" then + div_C12 <= div_C12 + 1; + end if; + + end if; + + end if; + + if clr_int = '1' then + div_C12 <= (others => '0'); + end if; + + end if; + end if; +end process; + +cpu_irq_n <= not div_C12(6); + +------------------------------- +-- sound modulation / volume -- +------------------------------- + +ssio_82s123_addr <= div_D11 & div_E11(2); + +--74166 8 bits shift register (D13) +ssio_modulation_clock <= ssio_82s123_do(7-to_integer(unsigned(div_E11(1 downto 0) & clk_8Mhz))); +ssio_modulation_load <= '1' when div_D11 = "1001" else '0'; + +-- AY-3-8910 #1 +-- ch A (pin 4) modulated by counter controled by port A3-0 (pin 18->21) +-- ch B (pin 3) modulated by counter controled by port A7-4 (pin 14->17) +-- ch C (pin 38) modulated by counter controled by port B3-0 (pin 10->13) +-- mute left and right port B7 (pin 6) +-- volume#1 contoled by port B6-4 (pin 7->9) + +-- AY-3-8910 #2 +-- ch A (pin 4) modulated by counter controled by port A3-0 (pin 18->21) +-- ch B (pin 3) modulated by counter controled by port A7-4 (pin 14->17) +-- ch C (pin 38) modulated by counter controled by port B3-0 (pin 10->13) +-- mute global port B7 (pin 6) +-- volume#2 contoled by port B6-4 (pin 7->9) + +-- 4051 cmos mux (D5 and E3) +-- CBA +-- 000 => switch X0 (pin 13) ON others OFF +-- 001 => switch X1 (pin 14) ON others OFF +-- ... +-- 111 => switch X7 (pin 4) ON others OFF + +-- Assuming R179 to R187 equivalent to +-- +-- -------- +-- --------| R2 |-------- -- with R1 = 24k + n*4.7k +-- ^ | -------- | ^ -- R2 = 24k +-- | --- --- | -- R3 = (7-n)*4.7 +-- | | | | | | -- +-- Vin | | | R1 R3 | | | Vout -- n being 4051 CBA value +-- | | | | | | -- +-- | --- --- | -- which gives +-- | | | | -- Vout = Vin * (7-n)*4.7/(24+(7-n)*4.7) +-- ------------------------ +-- +-- let : Vout = Vin * K(n) = Vin * (7-n)*4.7/(24+(7-n)*4.7) * 256 +-- +-- with K(n) = [148 138 127 112 95 72 42 0] +-- + +process (clock_snd, ssio_modulation_clock, ssio_modulation_load) +begin + if rising_edge(clock_snd) then + ssio_modulation_clock_r <= ssio_modulation_clock; + + if ssio_modulation_load = '1' then + modulation_counter_a1 <= ay1_port_a(3 downto 0); + modulation_counter_b1 <= ay1_port_a(7 downto 4); + modulation_counter_c1 <= ay1_port_b(3 downto 0); + modulation_counter_a2 <= ay2_port_a(3 downto 0); + modulation_counter_b2 <= ay2_port_a(7 downto 4); + modulation_counter_c2 <= ay2_port_b(3 downto 0); + else + if ssio_modulation_clock = '1' and ssio_modulation_clock_r = '0' then + if modulation_counter_a1 > X"0" then modulation_counter_a1 <= modulation_counter_a1 - 1; end if; + if modulation_counter_b1 > X"0" then modulation_counter_b1 <= modulation_counter_b1 - 1; end if; + if modulation_counter_c1 > X"0" then modulation_counter_c1 <= modulation_counter_c1 - 1; end if; + if modulation_counter_a2 > X"0" then modulation_counter_a2 <= modulation_counter_a2 - 1; end if; + if modulation_counter_b2 > X"0" then modulation_counter_b2 <= modulation_counter_b2 - 1; end if; + if modulation_counter_c2 > X"0" then modulation_counter_c2 <= modulation_counter_c2 - 1; end if; + end if; + end if; + + case ay1_audio_chan is + when "00" => if modulation_counter_a1 = x"0" then ch_a1 <= ay1_audio_muxed; else ch_a1 <= (others => '0'); end if; + when "01" => if modulation_counter_b1 = x"0" then ch_b1 <= ay1_audio_muxed; else ch_b1 <= (others => '0'); end if; + when "10" => if modulation_counter_c1 = x"0" then ch_c1 <= ay1_audio_muxed; else ch_c1 <= (others => '0'); end if; + when others => null; + end case; + + case ay2_audio_chan is + when "00" => if modulation_counter_a2 = x"0" then ch_a2 <= ay2_audio_muxed; else ch_a2 <= (others => '0'); end if; + when "01" => if modulation_counter_b2 = x"0" then ch_b2 <= ay2_audio_muxed; else ch_b2 <= (others => '0'); end if; + when "10" => if modulation_counter_c2 = x"0" then ch_c2 <= ay2_audio_muxed; else ch_c2 <= (others => '0'); end if; + when others => null; + end case; + +-- volume_ch1 <= K_volume(to_integer(unsigned(ay1_port_b(6 downto 4)))); +---- volume_ch2 <= K_volume(to_integer(unsigned(ay2_port_b(6 downto 4)))); +-- volume_ch2 <= K_volume(to_integer(unsigned(ay1_port_b(6 downto 4)))); -- use ch1 control otherwise ch2 is always OFF! + + volume_ch1 <= X"FF"; -- finaly don't use volume controls + volume_ch2 <= X"FF"; + + if ay1_audio_chan = "00" then + snd_1 <= (("00"&ch_a1) + ("00"&ch_b1) + ("00"&ch_c1)) * volume_ch1; + end if; + + if ay2_audio_chan = "00" then + snd_2 <= (("00"&ch_a2) + ("00"&ch_b2) + ("00"&ch_c2)) * volume_ch2; + end if; + + end if; +end process; + +snd_mono <= ('0'&snd_1) + ('0'&snd_2); + +audio_out_l <= snd_1(17 downto 2) when separate_audio = '1' else snd_mono(18 downto 3); +audio_out_r <= snd_2(17 downto 2) when separate_audio = '1' else snd_mono(18 downto 3); + +------------------------------ +-- components & sound board -- +------------------------------ + +-- microprocessor Z80 +cpu : entity work.T80se +generic map(Mode => 0, T2Write => 1, IOWait => 1) +port map( + RESET_n => reset_n, + CLK_n => clock_snd, + CLKEN => cpu_ena, + WAIT_n => '1', + INT_n => cpu_irq_n, + NMI_n => '1', --cpu_nmi_n, + BUSRQ_n => '1', + M1_n => cpu_m1_n, + MREQ_n => cpu_mreq_n, + IORQ_n => cpu_ioreq_n, + RD_n => cpu_rd_n, + WR_n => cpu_wr_n, + RFSH_n => open, + HALT_n => open, + BUSAK_n => open, + A => cpu_addr, + DI => cpu_di, + DO => cpu_do +); + +-- cpu program ROM 0x0000-0x3FFF +rom_cpu : entity work.draw_sound_cpu +port map( + clk => clock_sndn, + addr => cpu_addr(12 downto 0), + data => cpu_rom_do +); + +-- working RAM 0x8000-0x83FF +wram : entity work.gen_ram +generic map( dWidth => 8, aWidth => 10) +port map( + clk => clock_sndn, + we => wram_we, + addr => cpu_addr(9 downto 0), + d => cpu_do, + q => wram_do +); + +-- iram (command from main cpu to sound cpu) +process (clock_snd, reset, ssio_iowe) +begin + if reset = '1' then + iram_0_do <= (others => '0'); + iram_1_do <= (others => '0'); + iram_2_do <= (others => '0'); + iram_3_do <= (others => '0'); + else + if rising_edge(clock_snd) then + if ssio_iowe = '1' and main_cpu_addr(7 downto 2) = "000111" then -- 0x1C - 0x1F + case main_cpu_addr(1 downto 0) is + when "00" => iram_0_do <= ssio_di; + when "01" => iram_1_do <= ssio_di; + when "10" => iram_2_do <= ssio_di; + when "11" => iram_3_do <= ssio_di; + when others => null; + end case; + end if; + end if; + end if; +end process; + +-- AY-3-8910 # 1 +ay_3_8910_1 : entity work.YM2149 +port map( + -- data bus + I_DA => cpu_do, -- in std_logic_vector(7 downto 0); -- pin 37 to 30 + O_DA => ay1_do, -- out std_logic_vector(7 downto 0); -- pin 37 to 30 + O_DA_OE_L => open, -- out std_logic; + -- control + I_A9_L => '0', -- in std_logic; -- pin 24 + I_A8 => '1', -- in std_logic; -- pin 25 + I_BDIR => ay1_bdir, -- in std_logic; -- pin 27 + I_BC2 => '1', -- in std_logic; -- pin 28 + I_BC1 => ay1_bc1, -- in std_logic; -- pin 29 + I_SEL_L => '0', -- in std_logic; + + O_AUDIO => ay1_audio_muxed, -- out std_logic_vector(7 downto 0); + O_CHAN => ay1_audio_chan, -- out std_logic_vector(1 downto 0); + + -- port a + I_IOA => (others => '0'), -- in std_logic_vector(7 downto 0); -- pin 21 to 14 + O_IOA => ay1_port_a, -- out std_logic_vector(7 downto 0); -- pin 21 to 14 + O_IOA_OE_L => open, -- out std_logic; + -- port b + I_IOB => (others => '0'), -- in std_logic_vector(7 downto 0); -- pin 13 to 6 + O_IOB => ay1_port_b, -- out std_logic_vector(7 downto 0); -- pin 13 to 6 + O_IOB_OE_L => open, -- out std_logic; + + ENA => cpu_ena, -- in std_logic; -- clock enable for higher speed operation + RESET_L => reset_n, -- in std_logic; + CLK => clock_snd -- in std_logic -- note 6 Mhz +); + + +-- AY-3-8910 # 2 +ay_3_8910_2 : entity work.YM2149 +port map( + -- data bus + I_DA => cpu_do, -- in std_logic_vector(7 downto 0); -- pin 37 to 30 + O_DA => ay2_do, -- out std_logic_vector(7 downto 0); -- pin 37 to 30 + O_DA_OE_L => open, -- out std_logic; + -- control + I_A9_L => '0', -- in std_logic; -- pin 24 + I_A8 => '1', -- in std_logic; -- pin 25 + I_BDIR => ay2_bdir, -- in std_logic; -- pin 27 + I_BC2 => '1', -- in std_logic; -- pin 28 + I_BC1 => ay2_bc1, -- in std_logic; -- pin 29 + I_SEL_L => '0', -- in std_logic; + + O_AUDIO => ay2_audio_muxed, -- out std_logic_vector(7 downto 0); + O_CHAN => ay2_audio_chan, -- out std_logic_vector(1 downto 0); + + -- port a + I_IOA => (others => '0'), -- in std_logic_vector(7 downto 0); -- pin 21 to 14 + O_IOA => ay2_port_a, -- out std_logic_vector(7 downto 0); -- pin 21 to 14 + O_IOA_OE_L => open, -- out std_logic; + -- port b + I_IOB => (others => '0'), -- in std_logic_vector(7 downto 0); -- pin 13 to 6 + O_IOB => ay2_port_b, -- out std_logic_vector(7 downto 0); -- pin 13 to 6 + O_IOB_OE_L => open, -- out std_logic; + + ENA => cpu_ena, -- in std_logic; -- clock enable for higher speed operation + RESET_L => reset_n, -- in std_logic; + CLK => clock_snd -- in std_logic -- note 6 Mhz +); + +-- midway ssio sound modulation prom +midssio : entity work.midssio_82s123 +port map( + clk => clock_sndn, + addr => ssio_82s123_addr, + data => ssio_82s123_do +); + +end struct; \ No newline at end of file diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/pll_mist.qip b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/pll_mist.qip new file mode 100644 index 00000000..d4720390 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/pll_mist.qip @@ -0,0 +1,4 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL" +set_global_assignment -name IP_TOOL_VERSION "13.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "pll_mist.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "pll_mist.ppf"] diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/pll_mist.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/pll_mist.vhd new file mode 100644 index 00000000..15c5571c --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/pll_mist.vhd @@ -0,0 +1,397 @@ +-- megafunction wizard: %ALTPLL% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altpll + +-- ============================================================ +-- File Name: pll_mist.vhd +-- Megafunction Name(s): +-- altpll +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 13.1.0 Build 162 10/23/2013 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2013 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY pll_mist IS + PORT + ( + areset : IN STD_LOGIC := '0'; + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + locked : OUT STD_LOGIC + ); +END pll_mist; + + +ARCHITECTURE SYN OF pll_mist IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC ; + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (1 DOWNTO 0); + SIGNAL sub_wire6_bv : BIT_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire6 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altpll + GENERIC ( + bandwidth_type : STRING; + clk0_divide_by : NATURAL; + clk0_duty_cycle : NATURAL; + clk0_multiply_by : NATURAL; + clk0_phase_shift : STRING; + clk1_divide_by : NATURAL; + clk1_duty_cycle : NATURAL; + clk1_multiply_by : NATURAL; + clk1_phase_shift : STRING; + compensate_clock : STRING; + inclk0_input_frequency : NATURAL; + intended_device_family : STRING; + lpm_hint : STRING; + lpm_type : STRING; + operation_mode : STRING; + pll_type : STRING; + port_activeclock : STRING; + port_areset : STRING; + port_clkbad0 : STRING; + port_clkbad1 : STRING; + port_clkloss : STRING; + port_clkswitch : STRING; + port_configupdate : STRING; + port_fbin : STRING; + port_inclk0 : STRING; + port_inclk1 : STRING; + port_locked : STRING; + port_pfdena : STRING; + port_phasecounterselect : STRING; + port_phasedone : STRING; + port_phasestep : STRING; + port_phaseupdown : STRING; + port_pllena : STRING; + port_scanaclr : STRING; + port_scanclk : STRING; + port_scanclkena : STRING; + port_scandata : STRING; + port_scandataout : STRING; + port_scandone : STRING; + port_scanread : STRING; + port_scanwrite : STRING; + port_clk0 : STRING; + port_clk1 : STRING; + port_clk2 : STRING; + port_clk3 : STRING; + port_clk4 : STRING; + port_clk5 : STRING; + port_clkena0 : STRING; + port_clkena1 : STRING; + port_clkena2 : STRING; + port_clkena3 : STRING; + port_clkena4 : STRING; + port_clkena5 : STRING; + port_extclk0 : STRING; + port_extclk1 : STRING; + port_extclk2 : STRING; + port_extclk3 : STRING; + self_reset_on_loss_lock : STRING; + width_clock : NATURAL + ); + PORT ( + areset : IN STD_LOGIC ; + clk : OUT STD_LOGIC_VECTOR (4 DOWNTO 0); + inclk : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + locked : OUT STD_LOGIC + ); + END COMPONENT; + +BEGIN + sub_wire6_bv(0 DOWNTO 0) <= "0"; + sub_wire6 <= To_stdlogicvector(sub_wire6_bv); + sub_wire3 <= sub_wire0(0); + sub_wire1 <= sub_wire0(1); + c1 <= sub_wire1; + locked <= sub_wire2; + c0 <= sub_wire3; + sub_wire4 <= inclk0; + sub_wire5 <= sub_wire6(0 DOWNTO 0) & sub_wire4; + + altpll_component : altpll + GENERIC MAP ( + bandwidth_type => "AUTO", + clk0_divide_by => 27, + clk0_duty_cycle => 50, + clk0_multiply_by => 40, + clk0_phase_shift => "0", + clk1_divide_by => 27, + clk1_duty_cycle => 50, + clk1_multiply_by => 80, + clk1_phase_shift => "0", + compensate_clock => "CLK0", + inclk0_input_frequency => 37037, + intended_device_family => "Cyclone III", + lpm_hint => "CBX_MODULE_PREFIX=pll_mist", + lpm_type => "altpll", + operation_mode => "NORMAL", + pll_type => "AUTO", + port_activeclock => "PORT_UNUSED", + port_areset => "PORT_USED", + port_clkbad0 => "PORT_UNUSED", + port_clkbad1 => "PORT_UNUSED", + port_clkloss => "PORT_UNUSED", + port_clkswitch => "PORT_UNUSED", + port_configupdate => "PORT_UNUSED", + port_fbin => "PORT_UNUSED", + port_inclk0 => "PORT_USED", + port_inclk1 => "PORT_UNUSED", + port_locked => "PORT_USED", + port_pfdena => "PORT_UNUSED", + port_phasecounterselect => "PORT_UNUSED", + port_phasedone => "PORT_UNUSED", + port_phasestep => "PORT_UNUSED", + port_phaseupdown => "PORT_UNUSED", + port_pllena => "PORT_UNUSED", + port_scanaclr => "PORT_UNUSED", + port_scanclk => "PORT_UNUSED", + port_scanclkena => "PORT_UNUSED", + port_scandata => "PORT_UNUSED", + port_scandataout => "PORT_UNUSED", + port_scandone => "PORT_UNUSED", + port_scanread => "PORT_UNUSED", + port_scanwrite => "PORT_UNUSED", + port_clk0 => "PORT_USED", + port_clk1 => "PORT_USED", + port_clk2 => "PORT_UNUSED", + port_clk3 => "PORT_UNUSED", + port_clk4 => "PORT_UNUSED", + port_clk5 => "PORT_UNUSED", + port_clkena0 => "PORT_UNUSED", + port_clkena1 => "PORT_UNUSED", + port_clkena2 => "PORT_UNUSED", + port_clkena3 => "PORT_UNUSED", + port_clkena4 => "PORT_UNUSED", + port_clkena5 => "PORT_UNUSED", + port_extclk0 => "PORT_UNUSED", + port_extclk1 => "PORT_UNUSED", + port_extclk2 => "PORT_UNUSED", + port_extclk3 => "PORT_UNUSED", + self_reset_on_loss_lock => "OFF", + width_clock => 5 + ) + PORT MAP ( + areset => areset, + inclk => sub_wire5, + clk => sub_wire0, + locked => sub_wire2 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0" +-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "27" +-- Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "27" +-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "40.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "80.000000" +-- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "27.000" +-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1" +-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "ps" +-- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "40" +-- Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "80" +-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "40.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "80.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg" +-- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1" +-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +-- Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll_mist.mif" +-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +-- Retrieval info: PRIVATE: SPREAD_USE STRING "0" +-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0" +-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK1 STRING "1" +-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_CLK0 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK1 STRING "1" +-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA1 STRING "0" +-- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "27" +-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "40" +-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "27" +-- Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "80" +-- Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "37037" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL" +-- Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF" +-- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +-- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +-- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT_CLK_EXT VCC "@inclk[1..0]" +-- Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset" +-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +-- Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT_CLK_EXT VCC "c1" +-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +-- Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked" +-- Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +-- Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1 +-- Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0 +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist.cmp FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist.bsf FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_mist_inst.vhd FALSE +-- Retrieval info: LIB_FILE: altera_mf +-- Retrieval info: CBX_MODULE_PREFIX: ON diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_bg_bits_1.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_bg_bits_1.vhd new file mode 100644 index 00000000..4a2a708e --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_bg_bits_1.vhd @@ -0,0 +1,278 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity draw_bg_bits_1 is +port ( + clk : in std_logic; + addr : in std_logic_vector(11 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of draw_bg_bits_1 is + type rom is array(0 to 4095) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"BF",X"FE",X"BE",X"BE",X"AA",X"FE",X"AB",X"FA",X"AF",X"EA",X"BF",X"AA",X"BE",X"BE",X"BF",X"FE", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"7D",X"55",X"7D",X"55",X"55", + X"55",X"55",X"57",X"55",X"5D",X"D5",X"75",X"75",X"FF",X"FD",X"D5",X"5D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"FF",X"F5",X"D5",X"5D",X"FF",X"F5",X"D5",X"5D",X"D5",X"5D",X"FF",X"F5",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"5D",X"D5",X"55",X"D5",X"55",X"D5",X"5D",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"FF",X"F5",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"FF",X"F5",X"55",X"55", + X"55",X"55",X"FF",X"F5",X"D5",X"55",X"FF",X"D5",X"D5",X"55",X"D5",X"55",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"55",X"FF",X"D5",X"D5",X"55",X"D5",X"55",X"D5",X"55",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"55",X"D7",X"FD",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"FF",X"FD",X"D5",X"5D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"57",X"55",X"57",X"55",X"57",X"55",X"57",X"55",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"55",X"FD",X"55",X"75",X"55",X"75",X"D5",X"75",X"D5",X"75",X"FF",X"F5",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"D5",X"75",X"FF",X"D5",X"D5",X"75",X"D5",X"5D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"D5",X"55",X"D5",X"55",X"D5",X"55",X"D5",X"5D",X"D5",X"5D",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"F5",X"7D",X"DD",X"DD",X"D7",X"5D",X"D5",X"5D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"F5",X"5D",X"DD",X"5D",X"D7",X"5D",X"D5",X"DD",X"D5",X"7D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"7F",X"F5",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"FF",X"F5",X"D5",X"5D",X"D5",X"5D",X"FF",X"F5",X"D5",X"55",X"D5",X"55",X"55",X"55", + X"BF",X"FE",X"BE",X"BE",X"AA",X"FE",X"AB",X"FA",X"AF",X"EA",X"BF",X"AA",X"BE",X"BE",X"BF",X"FE", + X"55",X"55",X"FF",X"F5",X"D5",X"5D",X"D5",X"5D",X"FF",X"F5",X"D5",X"5D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"55",X"FF",X"FD",X"55",X"5D",X"D5",X"5D",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D7",X"5D",X"57",X"55",X"57",X"55",X"57",X"55",X"57",X"55",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"75",X"75",X"75",X"75",X"5D",X"D5",X"5D",X"D5",X"57",X"55",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"D7",X"5D",X"D7",X"5D",X"DD",X"DD",X"DD",X"DD",X"75",X"75",X"55",X"55", + X"55",X"55",X"F5",X"7D",X"7D",X"F5",X"5F",X"D5",X"7D",X"F5",X"F5",X"7D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"75",X"75",X"5D",X"D5",X"57",X"55",X"57",X"55",X"57",X"55",X"55",X"55", + X"55",X"D5",X"7F",X"FD",X"75",X"D5",X"7F",X"FD",X"55",X"DD",X"55",X"DD",X"7F",X"FD",X"55",X"D5", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"54",X"00",X"53",X"FF",X"4F",X"FF",X"3F",X"FF", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"AA",X"AA",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"AA",X"95",X"FF",X"C5",X"FF",X"F1",X"FF",X"FC", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"3F",X"FF",X"4F",X"FF",X"53",X"FF",X"54",X"00",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"FF",X"FC",X"FF",X"F1",X"FF",X"C5",X"00",X"15",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"BF",X"FE",X"BE",X"BE",X"AA",X"FE",X"AB",X"FA",X"AF",X"EA",X"BF",X"AA",X"BE",X"BE",X"BF",X"FE", + X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"51",X"55",X"45",X"00",X"15", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"54",X"00",X"51",X"55",X"45",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55", + X"00",X"00",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"00",X"15",X"55",X"45",X"55",X"51",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54", + X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55", + X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54", + X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"45",X"55",X"51",X"55",X"54",X"00", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"00",X"00", + X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"50",X"55",X"40",X"00",X"00", + X"54",X"00",X"53",X"FF",X"4F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF", + X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"15",X"FF",X"C5",X"FF",X"F1",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC", + X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF", + X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC", + X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"4F",X"FF",X"53",X"FF",X"54",X"00", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"00",X"00", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"F1",X"FF",X"C5",X"00",X"15", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55", + X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55", + X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"15",X"55",X"55",X"55",X"55",X"55", + X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"54",X"55",X"50",X"55",X"40",X"00",X"01", + X"00",X"05",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"00",X"00",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"00",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"15",X"55",X"05",X"55",X"05",X"55",X"05",X"55", + X"05",X"55",X"05",X"55",X"05",X"55",X"05",X"55",X"05",X"55",X"05",X"55",X"05",X"55",X"05",X"55", + X"05",X"55",X"05",X"55",X"05",X"55",X"05",X"55",X"05",X"55",X"05",X"55",X"05",X"55",X"15",X"55", + X"55",X"55",X"55",X"75",X"55",X"F5",X"55",X"75",X"55",X"75",X"55",X"75",X"55",X"FD",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"55",X"5D",X"7F",X"FD",X"D5",X"55",X"D5",X"5D",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"5D",X"57",X"F5",X"55",X"5D",X"D5",X"5D",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"55",X"75",X"D5",X"75",X"D5",X"75",X"FF",X"FD",X"55",X"75",X"55",X"75",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"55",X"FF",X"FD",X"55",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"7F",X"FD",X"D5",X"55",X"FF",X"F5",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"5D",X"55",X"5D",X"55",X"5D",X"55",X"5D",X"55",X"5D",X"55",X"55", + X"55",X"55",X"7F",X"F5",X"D5",X"5D",X"7F",X"F5",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"7F",X"F5",X"D5",X"5D",X"7F",X"FD",X"55",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"7F",X"F5",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"BF",X"FE",X"BE",X"BE",X"AA",X"FE",X"AB",X"FA",X"AF",X"EA",X"BF",X"AA",X"BE",X"BE",X"BF",X"FE", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"55",X"D5",X"55",X"D5",X"55",X"D5",X"55",X"FF",X"55",X"D5",X"55",X"D5",X"55",X"55", + X"55",X"55",X"5D",X"FF",X"5D",X"D5",X"5D",X"FF",X"FD",X"D5",X"5D",X"D5",X"5D",X"FF",X"55",X"55", + X"55",X"55",X"F5",X"D5",X"55",X"D5",X"D5",X"D5",X"55",X"D5",X"55",X"D5",X"FD",X"FF",X"55",X"55", + X"55",X"55",X"55",X"FF",X"55",X"D5",X"55",X"D5",X"55",X"D5",X"5D",X"D5",X"FD",X"FF",X"55",X"55", + X"55",X"55",X"F5",X"55",X"5D",X"55",X"5D",X"55",X"5D",X"55",X"5D",X"55",X"F5",X"55",X"55",X"55", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"F0",X"FF",X"C0",X"00",X"00", + X"00",X"00",X"00",X"01",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"00",X"00",X"00",X"00",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"00",X"55",X"40",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"15",X"55",X"05",X"55",X"01",X"55",X"01",X"55", + X"01",X"55",X"01",X"55",X"01",X"55",X"01",X"55",X"01",X"55",X"01",X"55",X"01",X"55",X"01",X"55", + X"01",X"55",X"01",X"55",X"01",X"55",X"01",X"55",X"01",X"55",X"01",X"55",X"01",X"55",X"05",X"55", + X"15",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"00",X"00",X"00",X"00",X"00",X"01",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"00",X"00",X"00",X"00",X"00",X"00",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"00",X"55",X"40",X"55",X"50",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"15",X"55",X"05",X"55",X"01",X"55",X"00",X"55", + X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55", + X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55", + X"00",X"55",X"01",X"55",X"05",X"55",X"15",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"00",X"55",X"40",X"55",X"50",X"55",X"54",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"05",X"55",X"01",X"55",X"00",X"55", + X"00",X"15",X"00",X"15",X"00",X"15",X"00",X"15",X"00",X"15",X"00",X"15",X"00",X"15",X"00",X"15", + X"00",X"15",X"00",X"15",X"00",X"55",X"01",X"55",X"05",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"55",X"55",X"55",X"55",X"55",X"55", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"57",X"55",X"5D",X"D5",X"75",X"75",X"FF",X"FD",X"D5",X"5D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"FF",X"F5",X"D5",X"5D",X"FF",X"F5",X"D5",X"5D",X"D5",X"5D",X"FF",X"F5",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"5D",X"D5",X"55",X"D5",X"55",X"D5",X"5D",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"FF",X"F5",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"FF",X"F5",X"55",X"55", + X"55",X"55",X"FF",X"F5",X"D5",X"55",X"FF",X"D5",X"D5",X"55",X"D5",X"55",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"FF",X"F5",X"D5",X"55",X"FF",X"D5",X"D5",X"55",X"D5",X"55",X"D5",X"55",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"55",X"D5",X"FD",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"FF",X"FD",X"D5",X"5D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"57",X"55",X"57",X"55",X"57",X"55",X"57",X"55",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"5F",X"FD",X"55",X"75",X"55",X"75",X"D5",X"75",X"D5",X"75",X"7F",X"D5",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"D5",X"75",X"FF",X"D5",X"D5",X"75",X"D5",X"5D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"D5",X"55",X"D5",X"55",X"D5",X"55",X"D5",X"55",X"D5",X"55",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"F5",X"7D",X"DD",X"DD",X"D7",X"5D",X"D5",X"5D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"F5",X"5D",X"DD",X"5D",X"D7",X"5D",X"D5",X"DD",X"D5",X"7D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"7F",X"F5",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"FF",X"F5",X"D5",X"5D",X"D5",X"5D",X"FF",X"F5",X"D5",X"55",X"D5",X"55",X"55",X"55", + X"55",X"55",X"FF",X"F5",X"D5",X"5D",X"D5",X"5D",X"FF",X"F5",X"D5",X"75",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"55",X"FF",X"FD",X"55",X"5D",X"D5",X"5D",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"57",X"55",X"57",X"55",X"57",X"55",X"57",X"55",X"57",X"55",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"75",X"75",X"75",X"75",X"5D",X"D5",X"5D",X"D5",X"57",X"55",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"D7",X"5D",X"D7",X"5D",X"D7",X"5D",X"DD",X"DD",X"75",X"75",X"55",X"55", + X"55",X"55",X"D5",X"5D",X"75",X"75",X"5D",X"D5",X"57",X"55",X"57",X"55",X"57",X"55",X"55",X"55", + X"55",X"55",X"F5",X"7D",X"7D",X"F5",X"5F",X"D5",X"7D",X"F5",X"F5",X"7D",X"D5",X"5D",X"55",X"55", + X"55",X"55",X"7F",X"F5",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"55",X"75",X"55",X"F5",X"55",X"75",X"55",X"75",X"55",X"75",X"55",X"FD",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"55",X"5D",X"7F",X"FD",X"D5",X"55",X"D5",X"5D",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"5D",X"57",X"F5",X"55",X"5D",X"D5",X"5D",X"FF",X"FD",X"55",X"55", + X"55",X"55",X"55",X"75",X"D5",X"75",X"D5",X"75",X"FF",X"FD",X"55",X"75",X"55",X"75",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"55",X"FF",X"FD",X"55",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"7F",X"FD",X"D5",X"55",X"FF",X"F5",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"FF",X"FD",X"D5",X"5D",X"55",X"5D",X"55",X"5D",X"55",X"5D",X"55",X"5D",X"55",X"55", + X"55",X"55",X"7F",X"F5",X"D5",X"5D",X"7F",X"F5",X"D5",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"7F",X"F5",X"D5",X"5D",X"7F",X"FD",X"55",X"5D",X"D5",X"5D",X"7F",X"F5",X"55",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"7D",X"55",X"7D",X"55",X"55", + X"57",X"55",X"7F",X"FD",X"77",X"55",X"7F",X"FD",X"57",X"5D",X"57",X"5D",X"7F",X"FD",X"57",X"55", + X"AA",X"95",X"AA",X"A5",X"A5",X"A9",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A5",X"69", + X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A5",X"A9",X"AA",X"A5",X"AA",X"95", + X"AA",X"A9",X"AA",X"A9",X"A5",X"69",X"A5",X"69",X"A5",X"55",X"A5",X"55",X"A5",X"55",X"AA",X"A5", + X"AA",X"A5",X"A5",X"55",X"A5",X"55",X"A5",X"55",X"A5",X"69",X"A5",X"69",X"AA",X"A9",X"AA",X"A9", + X"5A",X"95",X"6A",X"A5",X"69",X"A5",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"AA",X"A9", + X"AA",X"A9",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A5",X"69", + X"A5",X"55",X"A5",X"55",X"A5",X"55",X"A5",X"55",X"A5",X"55",X"A5",X"55",X"A5",X"55",X"A5",X"55", + X"AA",X"95",X"AA",X"A5",X"A5",X"A9",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A5",X"69",X"AA",X"A5", + X"A5",X"5A",X"A5",X"5A",X"A5",X"5A",X"A5",X"5A",X"A6",X"9A",X"A6",X"9A",X"A6",X"9A",X"A6",X"9A", + X"A6",X"9A",X"A6",X"9A",X"AA",X"AA",X"AA",X"AA",X"A9",X"6A",X"A9",X"6A",X"A5",X"5A",X"A5",X"5A", + X"AA",X"A9",X"AA",X"A9",X"A5",X"69",X"A5",X"69",X"A5",X"55",X"A5",X"55",X"A5",X"55",X"AA",X"A9", + X"AA",X"A9",X"55",X"69",X"55",X"69",X"55",X"69",X"A5",X"69",X"A5",X"69",X"AA",X"A9",X"AA",X"A9", + X"AA",X"AA",X"AA",X"AA",X"96",X"96",X"56",X"95",X"56",X"95",X"56",X"95",X"56",X"95",X"56",X"95", + X"56",X"95",X"56",X"95",X"56",X"95",X"56",X"95",X"56",X"95",X"56",X"95",X"56",X"95",X"56",X"95", + X"A5",X"69",X"A5",X"69",X"A5",X"69",X"A9",X"69",X"A9",X"69",X"A9",X"69",X"AA",X"69",X"A6",X"69", + X"A6",X"69",X"A6",X"A9",X"A5",X"A9",X"A5",X"A9",X"A5",X"A9",X"A5",X"69",X"A5",X"69",X"A5",X"69", + X"A5",X"55",X"A5",X"55",X"A5",X"55",X"A5",X"55",X"A5",X"69",X"A5",X"69",X"AA",X"A9",X"AA",X"A9", + X"5F",X"D5",X"7F",X"F5",X"FD",X"FD",X"F5",X"7D",X"F5",X"55",X"FD",X"55",X"7F",X"55",X"5F",X"D5", + X"57",X"F5",X"55",X"FD",X"55",X"7D",X"F5",X"7D",X"F5",X"7D",X"FD",X"FD",X"7F",X"F5",X"5F",X"D5", + X"FF",X"FF",X"FF",X"FF",X"D7",X"D7",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5", + X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5", + X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"FD",X"7D",X"FD",X"7D",X"FD",X"7D",X"FF",X"7D",X"F7",X"7D", + X"F7",X"7D",X"F7",X"FD",X"F5",X"FD",X"F5",X"FD",X"F5",X"FD",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D", + X"5F",X"D5",X"5F",X"D5",X"7D",X"F5",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"FF",X"FD", + X"FF",X"FD",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D", + X"FF",X"55",X"FF",X"D5",X"F5",X"F5",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D", + X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"FD",X"FF",X"F5",X"FF",X"D5", + X"55",X"40",X"55",X"40",X"55",X"50",X"55",X"54",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"01",X"55",X"00",X"55", + X"00",X"15",X"00",X"05",X"00",X"05",X"00",X"05",X"00",X"05",X"00",X"05",X"00",X"05",X"00",X"05", + X"00",X"05",X"00",X"05",X"00",X"05",X"00",X"05",X"00",X"05",X"00",X"05",X"00",X"05",X"00",X"05", + X"00",X"05",X"00",X"05",X"00",X"05",X"00",X"15",X"00",X"55",X"01",X"55",X"55",X"55",X"55",X"55", + X"55",X"F5",X"57",X"F5",X"5F",X"F5",X"5F",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5", + X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"5F",X"FF",X"5F",X"FF",X"5F",X"FF", + X"5F",X"D5",X"7F",X"F5",X"FD",X"FD",X"F5",X"7D",X"55",X"7D",X"55",X"7D",X"55",X"7D",X"55",X"F5", + X"57",X"F5",X"5F",X"D5",X"7F",X"55",X"FD",X"55",X"F5",X"55",X"F5",X"7D",X"FF",X"FD",X"FF",X"FD", + X"5F",X"D5",X"7F",X"F5",X"FD",X"FD",X"F5",X"7D",X"55",X"7D",X"55",X"7D",X"55",X"FD",X"5F",X"F5", + X"5F",X"F5",X"55",X"FD",X"55",X"7D",X"55",X"7D",X"F5",X"7D",X"FD",X"FD",X"7F",X"F5",X"5F",X"D5", + X"55",X"F5",X"55",X"F5",X"F5",X"F5",X"F5",X"F5",X"F5",X"F5",X"F5",X"F5",X"F5",X"F5",X"F5",X"F5", + X"FF",X"FD",X"FF",X"FD",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5", + X"FF",X"FD",X"FF",X"FD",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F7",X"D5",X"FF",X"F5", + X"FD",X"FD",X"F5",X"7D",X"55",X"7D",X"55",X"7D",X"F5",X"7D",X"FD",X"FD",X"7F",X"F5",X"5F",X"D5", + X"50",X"15",X"40",X"05",X"01",X"01",X"05",X"41",X"05",X"41",X"05",X"55",X"05",X"55",X"00",X"15", + X"00",X"05",X"01",X"01",X"05",X"41",X"05",X"41",X"05",X"41",X"01",X"01",X"40",X"05",X"50",X"15", + X"00",X"01",X"00",X"01",X"05",X"41",X"05",X"41",X"55",X"41",X"55",X"05",X"55",X"05",X"55",X"05", + X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"15", + X"50",X"15",X"40",X"05",X"01",X"01",X"05",X"41",X"05",X"41",X"01",X"01",X"40",X"05",X"50",X"15", + X"40",X"05",X"01",X"01",X"05",X"41",X"05",X"41",X"05",X"41",X"01",X"01",X"40",X"05",X"50",X"15", + X"50",X"15",X"40",X"05",X"01",X"01",X"05",X"41",X"05",X"41",X"05",X"41",X"01",X"01",X"40",X"01", + X"50",X"01",X"55",X"41",X"55",X"41",X"05",X"41",X"05",X"41",X"01",X"01",X"40",X"01",X"50",X"05", + X"50",X"15",X"40",X"05",X"01",X"01",X"05",X"41",X"05",X"41",X"05",X"41",X"05",X"41",X"05",X"41", + X"05",X"41",X"05",X"41",X"05",X"41",X"05",X"41",X"05",X"41",X"01",X"01",X"40",X"05",X"50",X"15", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"54",X"05",X"54",X"05",X"54",X"05", + X"50",X"15",X"40",X"05",X"00",X"01",X"04",X"41",X"04",X"41",X"04",X"55",X"00",X"05",X"40",X"01", + X"54",X"41",X"04",X"41",X"00",X"01",X"00",X"01",X"40",X"05",X"50",X"15",X"55",X"55",X"55",X"55", + X"FD",X"FD",X"DD",X"DD",X"DD",X"DD",X"DD",X"DD",X"DD",X"DD",X"FD",X"FD",X"55",X"55",X"FF",X"FD", + X"FD",X"FD",X"5D",X"D5",X"FD",X"FD",X"D5",X"5D",X"D5",X"5D",X"FD",X"FD",X"55",X"55",X"FF",X"FD", + X"FD",X"FD",X"D5",X"DD",X"FD",X"DD",X"5D",X"DD",X"5D",X"DD",X"FD",X"FD",X"55",X"55",X"FF",X"FD", + X"FD",X"FD",X"5D",X"D5",X"5D",X"FD",X"5D",X"5D",X"5D",X"5D",X"5D",X"FD",X"55",X"55",X"FF",X"FD", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"55",X"55",X"55",X"55", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"00",X"55",X"55",X"55",X"55", + X"55",X"50",X"55",X"50",X"55",X"50",X"55",X"54",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"FD",X"FD",X"DD",X"DD",X"DD",X"DD",X"DD",X"DD",X"FD",X"FD",X"55",X"55",X"FF",X"FD",X"55",X"55", + X"FF",X"D5",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55", + X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"FD",X"FD",X"7D",X"F5", + X"5F",X"D5",X"5F",X"D5",X"5F",X"D5",X"5F",X"D5",X"5F",X"D5",X"5F",X"D5",X"5F",X"D5",X"5F",X"D5", + X"55",X"55",X"55",X"55",X"55",X"95",X"55",X"95",X"55",X"55",X"55",X"95",X"55",X"95",X"55",X"95", + X"55",X"55",X"55",X"55",X"95",X"95",X"95",X"95",X"95",X"95",X"95",X"95",X"95",X"95",X"95",X"95", + X"55",X"55",X"55",X"55",X"95",X"95",X"95",X"A9",X"95",X"55",X"95",X"55",X"95",X"95",X"95",X"95", + X"55",X"55",X"55",X"56",X"95",X"56",X"99",X"5A",X"95",X"59",X"95",X"59",X"95",X"59",X"95",X"59", + X"55",X"95",X"55",X"95",X"55",X"55",X"55",X"55",X"5A",X"AA",X"55",X"55",X"55",X"55",X"55",X"55", + X"95",X"59",X"95",X"59",X"95",X"59",X"95",X"59",X"95",X"A9",X"55",X"55",X"55",X"55",X"55",X"55", + X"95",X"95",X"95",X"95",X"95",X"55",X"95",X"55",X"9A",X"AA",X"55",X"55",X"55",X"55",X"55",X"55", + X"54",X"00",X"53",X"FF",X"4F",X"FF",X"3F",X"FF",X"3A",X"BF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF", + X"FC",X"00",X"F3",X"FF",X"CF",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"FF",X"FD",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"FD",X"FD",X"DD",X"DD",X"DD",X"DD",X"DD",X"DD",X"FD",X"FD",X"55",X"55",X"FF",X"FD", + X"55",X"55",X"FD",X"FD",X"5D",X"D5",X"FD",X"FD",X"D5",X"5D",X"FD",X"FD",X"55",X"55",X"FF",X"FD", + X"55",X"55",X"FD",X"FD",X"D5",X"DD",X"FD",X"DD",X"5D",X"DD",X"FD",X"FD",X"55",X"55",X"FF",X"FD", + X"5F",X"D5",X"7F",X"F5",X"FD",X"FD",X"F5",X"7D",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55", + X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"7D",X"FD",X"FD",X"7F",X"F5",X"5F",X"D5", + X"5F",X"D5",X"7F",X"F5",X"FD",X"FD",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D", + X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"FD",X"FD",X"7F",X"F5",X"5F",X"D5", + X"7F",X"FD",X"7F",X"FD",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5", + X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"57",X"D5",X"7F",X"FD",X"7F",X"FD", + X"FF",X"D5",X"FF",X"F5",X"F5",X"FD",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"FD",X"FF",X"F5", + X"FF",X"F5",X"F5",X"FD",X"F5",X"7D",X"F5",X"7D",X"F5",X"7D",X"F5",X"FD",X"FF",X"F5",X"FF",X"D5", + X"FF",X"FD",X"FF",X"FD",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"FF",X"F5", + X"FF",X"F5",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"F5",X"55",X"FF",X"FD",X"FF",X"FD", + X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA",X"AA", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"5F",X"F5",X"75",X"5D",X"D7",X"D7",X"DD",X"57",X"DD",X"57",X"D7",X"D7",X"75",X"5D",X"5F",X"F5", + X"55",X"55",X"55",X"55",X"55",X"55",X"54",X"00",X"54",X"00",X"54",X"15",X"54",X"15",X"54",X"15", + X"55",X"55",X"55",X"55",X"55",X"55",X"00",X"00",X"00",X"00",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"55",X"55",X"55",X"55",X"00",X"00",X"00",X"00",X"54",X"15",X"54",X"15",X"54",X"15", + X"55",X"55",X"55",X"55",X"55",X"55",X"00",X"15",X"00",X"15",X"54",X"15",X"54",X"15",X"54",X"15", + X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"15", + X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"00",X"54",X"00",X"54",X"15",X"54",X"15",X"54",X"15", + X"54",X"15",X"54",X"15",X"54",X"15",X"00",X"00",X"00",X"00",X"54",X"15",X"54",X"15",X"54",X"15", + X"54",X"15",X"54",X"15",X"54",X"15",X"00",X"15",X"00",X"15",X"54",X"15",X"54",X"15",X"54",X"15", + X"54",X"15",X"54",X"15",X"54",X"15",X"54",X"00",X"54",X"00",X"55",X"55",X"55",X"55",X"55",X"55", + X"54",X"15",X"54",X"15",X"54",X"15",X"00",X"00",X"00",X"00",X"55",X"55",X"55",X"55",X"55",X"55", + X"54",X"15",X"54",X"15",X"54",X"15",X"00",X"15",X"00",X"15",X"55",X"55",X"55",X"55",X"55",X"55", + X"55",X"55",X"FD",X"FD",X"DD",X"DD",X"DD",X"DD",X"DD",X"DD",X"FD",X"FD",X"55",X"55",X"FF",X"FD", + X"55",X"55",X"FD",X"FD",X"5D",X"D5",X"FD",X"FD",X"D5",X"5D",X"FD",X"FD",X"55",X"55",X"FF",X"FD", + X"55",X"55",X"FD",X"FD",X"D5",X"DD",X"FD",X"DD",X"5D",X"DD",X"FD",X"FD",X"55",X"55",X"FF",X"FD", + X"55",X"55",X"FD",X"FD",X"5D",X"D5",X"5D",X"FD",X"5D",X"5D",X"5D",X"FD",X"55",X"55",X"FF",X"FD", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"AA",X"AA"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_bg_bits_2.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_bg_bits_2.vhd new file mode 100644 index 00000000..5ca6fdac --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_bg_bits_2.vhd @@ -0,0 +1,278 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity draw_bg_bits_2 is +port ( + clk : in std_logic; + addr : in std_logic_vector(11 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of draw_bg_bits_2 is + type rom is array(0 to 4095) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"3C",X"00",X"3C",X"00",X"00", + X"00",X"00",X"03",X"00",X"0C",X"C0",X"30",X"30",X"FF",X"FC",X"C0",X"0C",X"C0",X"0C",X"00",X"00", + X"00",X"00",X"FF",X"F0",X"C0",X"0C",X"FF",X"F0",X"C0",X"0C",X"C0",X"0C",X"FF",X"F0",X"00",X"00", + X"00",X"00",X"FF",X"FC",X"C0",X"0C",X"C0",X"00",X"C0",X"00",X"C0",X"0C",X"FF",X"FC",X"00",X"00", + X"00",X"00",X"FF",X"F0",X"C0",X"0C",X"C0",X"0C",X"C0",X"0C",X"C0",X"0C",X"FF",X"F0",X"00",X"00", + X"00",X"00",X"FF",X"F0",X"C0",X"00",X"FF",X"C0",X"C0",X"00",X"C0",X"00",X"FF",X"FC",X"00",X"00", + X"00",X"00",X"FF",X"FC",X"C0",X"00",X"FF",X"C0",X"C0",X"00",X"C0",X"00",X"C0",X"00",X"00",X"00", + X"00",X"00",X"FF",X"FC",X"C0",X"00",X"C3",X"FC",X"C0",X"0C",X"C0",X"0C",X"3F",X"F0",X"00",X"00", + X"00",X"00",X"C0",X"0C",X"C0",X"0C",X"C0",X"0C",X"FF",X"FC",X"C0",X"0C",X"C0",X"0C",X"00",X"00", + X"00",X"00",X"FF",X"FC",X"03",X"00",X"03",X"00",X"03",X"00",X"03",X"00",X"FF",X"FC",X"00",X"00", + X"00",X"00",X"00",X"FC",X"00",X"30",X"00",X"30",X"C0",X"30",X"C0",X"30",X"FF",X"F0",X"00",X"00", + X"00",X"00",X"C0",X"0C",X"C0",X"30",X"FF",X"C0",X"C0",X"30",X"C0",X"0C",X"C0",X"0C",X"00",X"00", + X"00",X"00",X"C0",X"00",X"C0",X"00",X"C0",X"00",X"C0",X"0C",X"C0",X"0C",X"FF",X"FC",X"00",X"00", + X"00",X"00",X"C0",X"0C",X"F0",X"3C",X"CC",X"CC",X"C3",X"0C",X"C0",X"0C",X"C0",X"0C",X"00",X"00", + X"00",X"00",X"F0",X"0C",X"CC",X"0C",X"C3",X"0C",X"C0",X"CC",X"C0",X"3C",X"C0",X"0C",X"00",X"00", + X"00",X"00",X"3F",X"F0",X"C0",X"0C",X"C0",X"0C",X"C0",X"0C",X"C0",X"0C",X"3F",X"F0",X"00",X"00", + X"00",X"00",X"FF",X"F0",X"C0",X"0C",X"C0",X"0C",X"FF",X"F0",X"C0",X"00",X"C0",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"FF",X"F0",X"C0",X"0C",X"C0",X"0C",X"FF",X"F0",X"C0",X"0C",X"C0",X"0C",X"00",X"00", + X"00",X"00",X"FF",X"FC",X"C0",X"00",X"FF",X"FC",X"00",X"0C",X"C0",X"0C",X"FF",X"FC",X"00",X"00", + X"00",X"00",X"FF",X"FC",X"C3",X"0C",X"03",X"00",X"03",X"00",X"03",X"00",X"03",X"00",X"00",X"00", + X"00",X"00",X"C0",X"0C",X"C0",X"0C",X"C0",X"0C",X"C0",X"0C",X"C0",X"0C",X"3F",X"F0",X"00",X"00", + X"00",X"00",X"C0",X"0C",X"30",X"30",X"30",X"30",X"0C",X"C0",X"0C",X"C0",X"03",X"00",X"00",X"00", + X"00",X"00",X"C0",X"0C",X"C3",X"0C",X"C3",X"0C",X"CC",X"CC",X"CC",X"CC",X"30",X"30",X"00",X"00", + X"00",X"00",X"F0",X"3C",X"3C",X"F0",X"0F",X"C0",X"3C",X"F0",X"F0",X"3C",X"C0",X"0C",X"00",X"00", + X"00",X"00",X"C0",X"0C",X"30",X"30",X"0C",X"C0",X"03",X"00",X"03",X"00",X"03",X"00",X"00",X"00", + X"00",X"C0",X"3F",X"FC",X"30",X"C0",X"3F",X"FC",X"00",X"CC",X"00",X"CC",X"3F",X"FC",X"00",X"C0", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"CC",X"03",X"33",X"0C",X"CC", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"CC",X"CC",X"33",X"33",X"CC",X"CC", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"C0",X"CC",X"C0",X"33",X"30",X"CC",X"CC", + X"33",X"33",X"CC",X"CC",X"33",X"33",X"CC",X"CC",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"33",X"33",X"CC",X"CC",X"33",X"33",X"CC",X"CC", + X"33",X"33",X"0C",X"CC",X"03",X"33",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"33",X"33",X"CC",X"CC",X"33",X"33",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"33",X"30",X"CC",X"C0",X"33",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"F0",X"FF",X"C0",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"03",X"FF",X"0F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF", + X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"FF",X"C0",X"FF",X"F0",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC", + X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF", + X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC", + X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"0F",X"FF",X"03",X"FF",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"00",X"00", + X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"F1",X"FF",X"C5",X"00",X"15", + X"00",X"00",X"03",X"FF",X"0F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF", + X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"FF",X"C0",X"FF",X"F0",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC", + X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF", + X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC", + X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF",X"0F",X"FF",X"03",X"FF",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"F0",X"FF",X"C0",X"00",X"00", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00", + X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00", + X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"00",X"00",X"00",X"00", + X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"FC",X"FF",X"F1",X"FF",X"C5",X"00",X"14", + X"55",X"50",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"55",X"55",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"55",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"00",X"50",X"00",X"50",X"00",X"50",X"00", + X"50",X"00",X"50",X"00",X"50",X"00",X"50",X"00",X"50",X"00",X"50",X"00",X"50",X"00",X"50",X"00", + X"50",X"00",X"50",X"00",X"50",X"00",X"50",X"00",X"50",X"00",X"50",X"00",X"50",X"00",X"40",X"00", + X"00",X"00",X"00",X"30",X"00",X"F0",X"00",X"30",X"00",X"30",X"00",X"30",X"00",X"FC",X"00",X"00", + X"00",X"00",X"FF",X"FC",X"00",X"0C",X"3F",X"FC",X"C0",X"00",X"C0",X"0C",X"FF",X"FC",X"00",X"00", + X"00",X"00",X"FF",X"FC",X"C0",X"0C",X"03",X"F0",X"00",X"0C",X"C0",X"0C",X"FF",X"FC",X"00",X"00", + X"00",X"00",X"00",X"30",X"C0",X"30",X"C0",X"30",X"FF",X"FC",X"00",X"30",X"00",X"30",X"00",X"00", + X"00",X"00",X"FF",X"FC",X"C0",X"00",X"FF",X"FC",X"00",X"0C",X"C0",X"0C",X"3F",X"F0",X"00",X"00", + X"00",X"00",X"3F",X"FC",X"C0",X"00",X"FF",X"F0",X"C0",X"0C",X"C0",X"0C",X"3F",X"F0",X"00",X"00", + X"00",X"00",X"FF",X"FC",X"C0",X"0C",X"00",X"0C",X"00",X"0C",X"00",X"0C",X"00",X"0C",X"00",X"00", + X"00",X"00",X"3F",X"F0",X"C0",X"0C",X"3F",X"F0",X"C0",X"0C",X"C0",X"0C",X"3F",X"F0",X"00",X"00", + X"00",X"00",X"3F",X"F0",X"C0",X"0C",X"3F",X"FC",X"00",X"0C",X"C0",X"0C",X"3F",X"F0",X"00",X"00", + X"00",X"00",X"3F",X"F0",X"C0",X"0C",X"C0",X"0C",X"C0",X"0C",X"C0",X"0C",X"3F",X"F0",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"80",X"00",X"80",X"00",X"80",X"00",X"AA",X"00",X"80",X"00",X"80",X"00",X"00", + X"00",X"00",X"08",X"AA",X"08",X"80",X"08",X"AA",X"A8",X"80",X"08",X"80",X"08",X"AA",X"00",X"00", + X"00",X"00",X"A0",X"80",X"00",X"80",X"80",X"80",X"00",X"80",X"00",X"80",X"A8",X"AA",X"00",X"00", + X"00",X"00",X"00",X"AA",X"00",X"80",X"00",X"80",X"00",X"80",X"08",X"80",X"A8",X"AA",X"00",X"00", + X"00",X"00",X"A0",X"00",X"08",X"00",X"08",X"00",X"08",X"00",X"08",X"00",X"A0",X"00",X"00",X"00", + X"00",X"00",X"00",X"80",X"00",X"80",X"00",X"80",X"00",X"AA",X"00",X"80",X"00",X"80",X"00",X"00", + X"00",X"00",X"08",X"AA",X"08",X"80",X"08",X"AA",X"A8",X"80",X"08",X"80",X"08",X"AA",X"00",X"00", + X"00",X"00",X"A0",X"80",X"00",X"80",X"80",X"80",X"00",X"80",X"00",X"80",X"A8",X"AA",X"00",X"00", + X"00",X"00",X"00",X"AA",X"00",X"80",X"00",X"80",X"00",X"80",X"08",X"80",X"A8",X"AA",X"00",X"00", + X"00",X"00",X"A0",X"00",X"08",X"00",X"08",X"00",X"08",X"00",X"08",X"00",X"A0",X"00",X"00",X"00", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55", + X"33",X"30",X"CC",X"CC",X"33",X"30",X"CC",X"CC",X"33",X"30",X"CC",X"C1",X"33",X"05",X"00",X"15", + X"55",X"55",X"55",X"54",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"55",X"55",X"55",X"55",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"55",X"00",X"15",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"00",X"50",X"00",X"54",X"00",X"54",X"00", + X"54",X"00",X"54",X"00",X"54",X"00",X"54",X"00",X"54",X"00",X"54",X"00",X"54",X"00",X"54",X"00", + X"54",X"00",X"54",X"00",X"54",X"00",X"54",X"00",X"54",X"00",X"54",X"00",X"54",X"00",X"50",X"00", + X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"55",X"55",X"55",X"55",X"55",X"54",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"55",X"55",X"55",X"55",X"55",X"55",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"55",X"00",X"15",X"00",X"05",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"00",X"50",X"00",X"54",X"00",X"55",X"00", + X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00", + X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00",X"55",X"00", + X"55",X"00",X"54",X"00",X"50",X"00",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"55",X"00",X"15",X"00",X"05",X"00",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"50",X"00",X"54",X"00",X"55",X"00", + X"55",X"40",X"55",X"40",X"55",X"40",X"55",X"40",X"55",X"40",X"55",X"40",X"55",X"40",X"55",X"40", + X"55",X"40",X"55",X"40",X"55",X"00",X"54",X"00",X"50",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"00",X"00",X"00",X"00",X"00",X"00", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"01",X"00",X"04",X"40",X"10",X"10",X"55",X"54",X"40",X"04",X"40",X"04",X"00",X"00", + X"00",X"00",X"55",X"50",X"40",X"04",X"55",X"50",X"40",X"04",X"40",X"04",X"55",X"50",X"00",X"00", + X"00",X"00",X"55",X"54",X"40",X"04",X"40",X"00",X"40",X"00",X"40",X"04",X"55",X"54",X"00",X"00", + X"00",X"00",X"55",X"50",X"40",X"04",X"40",X"04",X"40",X"04",X"40",X"04",X"55",X"50",X"00",X"00", + X"00",X"00",X"55",X"50",X"40",X"00",X"55",X"40",X"40",X"00",X"40",X"00",X"55",X"54",X"00",X"00", + X"00",X"00",X"55",X"50",X"40",X"00",X"55",X"40",X"40",X"00",X"40",X"00",X"40",X"00",X"00",X"00", + X"00",X"00",X"55",X"54",X"40",X"00",X"40",X"54",X"40",X"04",X"40",X"04",X"15",X"50",X"00",X"00", + X"00",X"00",X"40",X"04",X"40",X"04",X"40",X"04",X"55",X"54",X"40",X"04",X"40",X"04",X"00",X"00", + X"00",X"00",X"55",X"54",X"01",X"00",X"01",X"00",X"01",X"00",X"01",X"00",X"55",X"54",X"00",X"00", + X"00",X"00",X"05",X"54",X"00",X"10",X"00",X"10",X"40",X"10",X"40",X"10",X"15",X"40",X"00",X"00", + X"00",X"00",X"40",X"04",X"40",X"10",X"55",X"40",X"40",X"10",X"40",X"04",X"40",X"04",X"00",X"00", + X"00",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"55",X"54",X"00",X"00", + X"00",X"00",X"40",X"04",X"50",X"14",X"44",X"44",X"41",X"04",X"40",X"04",X"40",X"04",X"00",X"00", + X"00",X"00",X"50",X"04",X"44",X"04",X"41",X"04",X"40",X"44",X"40",X"14",X"40",X"04",X"00",X"00", + X"00",X"00",X"15",X"50",X"40",X"04",X"40",X"04",X"40",X"04",X"40",X"04",X"15",X"50",X"00",X"00", + X"00",X"00",X"55",X"50",X"40",X"04",X"40",X"04",X"55",X"50",X"40",X"00",X"40",X"00",X"00",X"00", + X"00",X"00",X"55",X"50",X"40",X"04",X"40",X"04",X"55",X"50",X"40",X"10",X"40",X"04",X"00",X"00", + X"00",X"00",X"55",X"54",X"40",X"00",X"55",X"54",X"00",X"04",X"40",X"04",X"55",X"54",X"00",X"00", + X"00",X"00",X"55",X"54",X"01",X"00",X"01",X"00",X"01",X"00",X"01",X"00",X"01",X"00",X"00",X"00", + X"00",X"00",X"40",X"04",X"40",X"04",X"40",X"04",X"40",X"04",X"40",X"04",X"15",X"50",X"00",X"00", + X"00",X"00",X"40",X"04",X"10",X"10",X"10",X"10",X"04",X"40",X"04",X"40",X"01",X"00",X"00",X"00", + X"00",X"00",X"40",X"04",X"41",X"04",X"41",X"04",X"41",X"04",X"44",X"44",X"10",X"10",X"00",X"00", + X"00",X"00",X"40",X"04",X"10",X"10",X"04",X"40",X"01",X"00",X"01",X"00",X"01",X"00",X"00",X"00", + X"00",X"00",X"50",X"14",X"14",X"50",X"05",X"40",X"14",X"50",X"50",X"14",X"40",X"04",X"00",X"00", + X"00",X"00",X"15",X"50",X"40",X"04",X"40",X"04",X"40",X"04",X"40",X"04",X"15",X"50",X"00",X"00", + X"00",X"00",X"00",X"10",X"00",X"50",X"00",X"10",X"00",X"10",X"00",X"10",X"00",X"54",X"00",X"00", + X"00",X"00",X"55",X"54",X"00",X"04",X"15",X"54",X"40",X"00",X"40",X"04",X"55",X"54",X"00",X"00", + X"00",X"00",X"55",X"54",X"40",X"04",X"01",X"50",X"00",X"04",X"40",X"04",X"55",X"54",X"00",X"00", + X"00",X"00",X"00",X"10",X"40",X"10",X"40",X"10",X"55",X"54",X"00",X"10",X"00",X"10",X"00",X"00", + X"00",X"00",X"55",X"54",X"40",X"00",X"55",X"54",X"00",X"04",X"40",X"04",X"15",X"50",X"00",X"00", + X"00",X"00",X"15",X"54",X"40",X"00",X"55",X"50",X"40",X"04",X"40",X"04",X"15",X"50",X"00",X"00", + X"00",X"00",X"55",X"54",X"40",X"04",X"00",X"04",X"00",X"04",X"00",X"04",X"00",X"04",X"00",X"00", + X"00",X"00",X"15",X"50",X"40",X"04",X"15",X"50",X"40",X"04",X"40",X"04",X"15",X"50",X"00",X"00", + X"00",X"00",X"15",X"50",X"40",X"04",X"15",X"54",X"00",X"04",X"40",X"04",X"15",X"50",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"14",X"00",X"14",X"00",X"00", + X"01",X"00",X"15",X"54",X"11",X"00",X"15",X"54",X"01",X"04",X"01",X"04",X"15",X"54",X"01",X"00", + X"AA",X"80",X"AA",X"A0",X"A0",X"A8",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28", + X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"A8",X"AA",X"A0",X"AA",X"80", + X"AA",X"A8",X"AA",X"A8",X"A0",X"28",X"A0",X"28",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"AA",X"A0", + X"AA",X"A0",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"28",X"A0",X"28",X"AA",X"A8",X"AA",X"A8", + X"0A",X"80",X"2A",X"A0",X"28",X"A0",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"AA",X"A8", + X"AA",X"A8",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28", + X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00", + X"AA",X"80",X"AA",X"A0",X"A0",X"A8",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"AA",X"A0", + X"A0",X"0A",X"A0",X"0A",X"A0",X"0A",X"A0",X"0A",X"A2",X"8A",X"A2",X"8A",X"A2",X"8A",X"A2",X"8A", + X"A2",X"8A",X"A2",X"8A",X"AA",X"AA",X"AA",X"AA",X"A8",X"2A",X"A8",X"2A",X"A0",X"0A",X"A0",X"0A", + X"AA",X"A8",X"AA",X"A8",X"A0",X"28",X"A0",X"28",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"AA",X"A8", + X"AA",X"A8",X"00",X"28",X"00",X"28",X"00",X"28",X"A0",X"28",X"A0",X"28",X"AA",X"A8",X"AA",X"A8", + X"AA",X"AA",X"AA",X"AA",X"82",X"82",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80", + X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80", + X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A8",X"28",X"A8",X"28",X"A8",X"28",X"AA",X"28",X"A2",X"28", + X"A2",X"28",X"A2",X"A8",X"A0",X"A8",X"A0",X"A8",X"A0",X"A8",X"A0",X"28",X"A0",X"28",X"A0",X"28", + X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"28",X"A0",X"28",X"AA",X"A8",X"AA",X"A8", + X"0A",X"80",X"2A",X"A0",X"A8",X"A8",X"A0",X"28",X"A0",X"00",X"A8",X"00",X"2A",X"00",X"0A",X"80", + X"02",X"A0",X"00",X"A8",X"00",X"28",X"A0",X"28",X"A0",X"28",X"A8",X"A8",X"2A",X"A0",X"0A",X"80", + X"AA",X"AA",X"AA",X"AA",X"82",X"82",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80", + X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80", + X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A8",X"28",X"A8",X"28",X"A8",X"28",X"AA",X"28",X"A2",X"28", + X"A2",X"28",X"A2",X"A8",X"A0",X"A8",X"A0",X"A8",X"A0",X"A8",X"A0",X"28",X"A0",X"28",X"A0",X"28", + X"0A",X"80",X"0A",X"80",X"28",X"A0",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"AA",X"A8", + X"AA",X"A8",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28", + X"AA",X"00",X"AA",X"80",X"A0",X"A0",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28", + X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"A8",X"AA",X"A0",X"AA",X"80", + X"00",X"15",X"00",X"15",X"00",X"05",X"00",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"54",X"00",X"55",X"00", + X"55",X"40",X"55",X"50",X"55",X"50",X"55",X"50",X"55",X"50",X"55",X"50",X"55",X"50",X"55",X"50", + X"55",X"50",X"55",X"50",X"55",X"50",X"55",X"50",X"55",X"50",X"55",X"50",X"55",X"50",X"55",X"50", + X"55",X"50",X"55",X"50",X"55",X"50",X"55",X"40",X"55",X"00",X"54",X"00",X"00",X"00",X"00",X"00", + X"00",X"A0",X"02",X"A0",X"0A",X"A0",X"0A",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0", + X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"0A",X"AA",X"0A",X"AA",X"0A",X"AA", + X"0A",X"80",X"2A",X"A0",X"A8",X"A8",X"A0",X"28",X"00",X"28",X"00",X"28",X"00",X"28",X"00",X"A0", + X"02",X"A0",X"0A",X"80",X"2A",X"00",X"A8",X"00",X"A0",X"00",X"A0",X"28",X"AA",X"A8",X"AA",X"A8", + X"0A",X"80",X"2A",X"A0",X"A8",X"A8",X"A0",X"28",X"00",X"28",X"00",X"28",X"00",X"A8",X"0A",X"A0", + X"0A",X"A0",X"00",X"A8",X"00",X"28",X"00",X"28",X"A0",X"28",X"A8",X"A8",X"2A",X"A0",X"0A",X"80", + X"00",X"A0",X"00",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0", + X"AA",X"A8",X"AA",X"A8",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0", + X"AA",X"A8",X"AA",X"A8",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A2",X"80",X"AA",X"A0", + X"A8",X"A8",X"A0",X"28",X"00",X"28",X"00",X"28",X"A0",X"28",X"A8",X"A8",X"2A",X"A0",X"0A",X"80", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FC",X"FC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"FC",X"FC",X"00",X"00",X"FF",X"FC", + X"FC",X"FC",X"0C",X"C0",X"FC",X"FC",X"C0",X"0C",X"C0",X"0C",X"FC",X"FC",X"00",X"00",X"FF",X"FC", + X"FC",X"FC",X"C0",X"CC",X"FC",X"CC",X"0C",X"CC",X"0C",X"CC",X"FC",X"FC",X"00",X"00",X"FF",X"FC", + X"FC",X"FC",X"0C",X"C0",X"0C",X"FC",X"0C",X"0C",X"0C",X"0C",X"0C",X"FC",X"00",X"00",X"FF",X"FC", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"00",X"00",X"00",X"00", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"15",X"55",X"00",X"00",X"00",X"00", + X"00",X"05",X"00",X"05",X"00",X"05",X"00",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"54",X"54",X"44",X"44",X"44",X"44",X"44",X"44",X"54",X"54",X"00",X"00",X"55",X"54",X"00",X"00", + X"FF",X"C0",X"F0",X"00",X"F0",X"00",X"F0",X"00",X"F0",X"00",X"F0",X"00",X"F0",X"00",X"F0",X"00", + X"F0",X"3C",X"F0",X"3C",X"F0",X"3C",X"F0",X"3C",X"F0",X"3C",X"F0",X"3C",X"FC",X"FC",X"3C",X"F0", + X"0F",X"C0",X"0F",X"C0",X"0F",X"C0",X"0F",X"C0",X"0F",X"C0",X"0F",X"C0",X"0F",X"C0",X"0F",X"C0", + X"15",X"54",X"17",X"D7",X"17",X"17",X"17",X"17",X"15",X"5F",X"17",X"17",X"17",X"17",X"17",X"17", + X"14",X"14",X"17",X"17",X"17",X"17",X"17",X"17",X"17",X"17",X"17",X"17",X"17",X"17",X"17",X"17", + X"15",X"54",X"17",X"D7",X"17",X"3F",X"17",X"03",X"15",X"57",X"0F",X"D7",X"17",X"17",X"17",X"17", + X"15",X"54",X"1D",X"74",X"1D",X"74",X"01",X"70",X"01",X"70",X"01",X"70",X"01",X"70",X"01",X"70", + X"17",X"17",X"17",X"17",X"15",X"57",X"3F",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"01",X"70",X"01",X"70",X"01",X"70",X"03",X"F0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"17",X"17",X"17",X"17",X"15",X"57",X"3F",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"03",X"FF",X"0F",X"AE",X"3F",X"FF",X"3A",X"AF",X"3F",X"FF",X"3F",X"FF",X"3F",X"FF", + X"FC",X"00",X"F0",X"CC",X"C3",X"33",X"0C",X"CC",X"33",X"33",X"0C",X"CC",X"33",X"33",X"0C",X"CC", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"55",X"54",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"FC",X"FC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"FC",X"FC",X"00",X"00",X"FF",X"FC", + X"00",X"00",X"FC",X"FC",X"0C",X"C0",X"FC",X"FC",X"C0",X"0C",X"FC",X"FC",X"00",X"00",X"FF",X"FC", + X"00",X"00",X"FC",X"FC",X"C0",X"CC",X"FC",X"CC",X"0C",X"CC",X"FC",X"FC",X"00",X"00",X"FF",X"FC", + X"0A",X"80",X"2A",X"A0",X"A8",X"A8",X"A0",X"28",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00", + X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"28",X"A8",X"A8",X"2A",X"A0",X"0A",X"80", + X"0A",X"80",X"2A",X"A0",X"A8",X"A8",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28", + X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A8",X"A8",X"2A",X"A0",X"0A",X"80", + X"2A",X"A8",X"2A",X"A8",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80", + X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"02",X"80",X"2A",X"A8",X"2A",X"A8", + X"AA",X"80",X"AA",X"A0",X"A0",X"A8",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"A8",X"AA",X"A0", + X"AA",X"A0",X"A0",X"A8",X"A0",X"28",X"A0",X"28",X"A0",X"28",X"A0",X"A8",X"AA",X"A0",X"AA",X"80", + X"AA",X"A8",X"AA",X"A8",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"AA",X"A0", + X"AA",X"A0",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"A0",X"00",X"AA",X"A8",X"AA",X"A8", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0F",X"F0",X"30",X"0C",X"C3",X"C3",X"CC",X"03",X"CC",X"03",X"C3",X"C3",X"30",X"0C",X"0F",X"F0", + X"00",X"00",X"00",X"00",X"00",X"00",X"03",X"FF",X"03",X"FF",X"03",X"C0",X"03",X"C0",X"03",X"C0", + X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"03",X"C0",X"03",X"C0",X"03",X"C0", + X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"C0",X"FF",X"C0",X"03",X"C0",X"03",X"C0",X"03",X"C0", + X"03",X"C0",X"03",X"C0",X"03",X"C0",X"03",X"C0",X"03",X"C0",X"03",X"C0",X"03",X"C0",X"03",X"C0", + X"03",X"C0",X"03",X"C0",X"03",X"C0",X"03",X"FF",X"03",X"FF",X"03",X"C0",X"03",X"C0",X"03",X"C0", + X"03",X"C0",X"03",X"C0",X"03",X"C0",X"FF",X"FF",X"FF",X"FF",X"03",X"C0",X"03",X"C0",X"03",X"C0", + X"03",X"C0",X"03",X"C0",X"03",X"C0",X"FF",X"C0",X"FF",X"C0",X"03",X"C0",X"03",X"C0",X"03",X"C0", + X"03",X"C0",X"03",X"C0",X"03",X"C0",X"03",X"FF",X"03",X"FF",X"00",X"00",X"00",X"00",X"00",X"00", + X"03",X"C0",X"03",X"C0",X"03",X"C0",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"00", + X"03",X"C0",X"03",X"C0",X"03",X"C0",X"FF",X"C0",X"FF",X"C0",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"FC",X"FC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"FC",X"FC",X"00",X"00",X"FF",X"FC", + X"00",X"00",X"FC",X"FC",X"0C",X"C0",X"FC",X"FC",X"C0",X"0C",X"FC",X"FC",X"00",X"00",X"FF",X"FC", + X"00",X"00",X"FC",X"FC",X"C0",X"CC",X"FC",X"CC",X"0C",X"CC",X"FC",X"FC",X"00",X"00",X"FF",X"FC", + X"00",X"00",X"FC",X"FC",X"0C",X"C0",X"0C",X"FC",X"0C",X"0C",X"0C",X"FC",X"00",X"00",X"FF",X"FC", + X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55",X"55"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sound_cpu.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sound_cpu.vhd new file mode 100644 index 00000000..7562e1f4 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sound_cpu.vhd @@ -0,0 +1,534 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity draw_sound_cpu is +port ( + clk : in std_logic; + addr : in std_logic_vector(12 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of draw_sound_cpu is + type rom is array(0 to 8191) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"F3",X"31",X"FF",X"83",X"ED",X"56",X"18",X"58",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"F5",X"3A",X"00",X"E0",X"3A",X"76",X"83",X"3D", + X"28",X"06",X"32",X"76",X"83",X"F1",X"FB",X"C9",X"3C",X"32",X"75",X"83",X"3E",X"06",X"32",X"76", + X"83",X"F1",X"FB",X"C9",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"21",X"00",X"B0",X"36",X"0F",X"21",X"02",X"B0",X"36",X"F0",X"3A",X"00",X"F0",X"CB",X"47",X"20", + X"4F",X"CB",X"4F",X"20",X"2E",X"AF",X"32",X"78",X"83",X"CD",X"16",X"05",X"CD",X"CE",X"05",X"3A", + X"78",X"83",X"FE",X"00",X"28",X"1D",X"CB",X"67",X"20",X"05",X"01",X"00",X"10",X"18",X"03",X"01", + X"00",X"80",X"11",X"01",X"00",X"60",X"69",X"32",X"00",X"D0",X"37",X"3F",X"ED",X"52",X"20",X"FC", + X"2F",X"18",X"F2",X"3E",X"FF",X"32",X"00",X"D0",X"3A",X"00",X"F0",X"CB",X"57",X"20",X"08",X"CD", + X"42",X"06",X"18",X"EF",X"3A",X"00",X"F0",X"CB",X"5F",X"20",X"F9",X"CD",X"69",X"06",X"18",X"F4", + X"06",X"00",X"CD",X"25",X"06",X"06",X"FF",X"CD",X"25",X"06",X"06",X"55",X"CD",X"25",X"06",X"06", + X"AA",X"CD",X"25",X"06",X"AF",X"32",X"78",X"83",X"CD",X"16",X"05",X"CD",X"CE",X"05",X"3A",X"78", + X"83",X"32",X"00",X"C0",X"CD",X"E7",X"00",X"31",X"FF",X"83",X"F3",X"ED",X"56",X"CD",X"09",X"01", + X"CD",X"C5",X"0B",X"FB",X"AF",X"32",X"75",X"83",X"CD",X"7B",X"01",X"CD",X"13",X"07",X"CD",X"C5", + X"0B",X"3A",X"75",X"83",X"B7",X"28",X"FA",X"18",X"EB",X"21",X"BD",X"0F",X"06",X"20",X"11",X"20", + X"80",X"DD",X"21",X"00",X"80",X"7E",X"DD",X"77",X"00",X"2F",X"12",X"13",X"23",X"DD",X"23",X"10", + X"F4",X"06",X"06",X"11",X"09",X"00",X"DD",X"21",X"BC",X"82",X"DD",X"36",X"00",X"FF",X"DD",X"36", + X"01",X"FF",X"DD",X"36",X"02",X"00",X"DD",X"36",X"03",X"00",X"DD",X"36",X"04",X"00",X"DD",X"36", + X"05",X"00",X"DD",X"36",X"06",X"00",X"DD",X"19",X"10",X"E0",X"06",X"03",X"21",X"6B",X"83",X"36", + X"00",X"23",X"10",X"FB",X"3E",X"01",X"32",X"0C",X"83",X"32",X"20",X"83",X"3D",X"32",X"6E",X"83", + X"32",X"1F",X"83",X"3A",X"00",X"90",X"E6",X"80",X"32",X"6F",X"83",X"3E",X"55",X"32",X"72",X"83", + X"3E",X"06",X"32",X"76",X"83",X"3E",X"31",X"32",X"77",X"83",X"C9",X"3A",X"6F",X"83",X"47",X"3A", + X"00",X"90",X"A8",X"CB",X"7F",X"20",X"31",X"CB",X"40",X"28",X"1E",X"CB",X"80",X"78",X"32",X"6F", + X"83",X"CD",X"D9",X"01",X"3A",X"71",X"83",X"CB",X"47",X"28",X"0E",X"CD",X"84",X"02",X"CD",X"90", + X"03",X"CD",X"F3",X"03",X"CD",X"00",X"0C",X"18",X"23",X"CD",X"90",X"03",X"3A",X"70",X"83",X"CB", + X"47",X"28",X"19",X"CD",X"00",X"0C",X"18",X"14",X"78",X"2F",X"CB",X"C7",X"32",X"6F",X"83",X"CD", + X"90",X"03",X"3A",X"70",X"83",X"CB",X"47",X"28",X"03",X"CD",X"00",X"0C",X"3E",X"01",X"32",X"20", + X"83",X"32",X"0C",X"83",X"3D",X"32",X"1F",X"83",X"C9",X"3E",X"01",X"32",X"71",X"83",X"DD",X"21", + X"00",X"90",X"DD",X"46",X"00",X"CB",X"70",X"28",X"23",X"FD",X"21",X"00",X"80",X"FD",X"7E",X"0F", + X"E6",X"8F",X"4F",X"78",X"17",X"E6",X"70",X"B1",X"FD",X"77",X"0F",X"FD",X"7E",X"1F",X"E6",X"8F", + X"4F",X"78",X"17",X"17",X"17",X"17",X"E6",X"70",X"B1",X"FD",X"77",X"1F",X"DD",X"7E",X"01",X"4F", + X"FE",X"00",X"28",X"22",X"CB",X"7F",X"28",X"64",X"DD",X"7E",X"02",X"CB",X"7F",X"20",X"5D",X"79", + X"E6",X"7F",X"4F",X"06",X"06",X"FD",X"21",X"BC",X"82",X"11",X"09",X"00",X"FD",X"7E",X"06",X"B9", + X"28",X"23",X"FD",X"19",X"10",X"F6",X"FD",X"21",X"6B",X"83",X"DD",X"46",X"02",X"78",X"E6",X"7F", + X"28",X"1B",X"FD",X"77",X"01",X"DD",X"7E",X"01",X"CB",X"7F",X"C0",X"DD",X"7E",X"03",X"FE",X"00", + X"C8",X"FD",X"77",X"02",X"C9",X"DD",X"7E",X"03",X"FD",X"77",X"07",X"18",X"D9",X"DD",X"4E",X"01", + X"79",X"FE",X"00",X"20",X"09",X"DD",X"7E",X"03",X"FE",X"00",X"20",X"D9",X"18",X"09",X"CB",X"79", + X"28",X"D3",X"CB",X"78",X"20",X"CF",X"AF",X"32",X"71",X"83",X"18",X"C9",X"79",X"E6",X"7F",X"32", + X"6B",X"83",X"18",X"B2",X"06",X"03",X"21",X"6B",X"83",X"C5",X"7E",X"4F",X"FE",X"00",X"CA",X"53", + X"03",X"3A",X"77",X"83",X"91",X"DA",X"53",X"03",X"79",X"FE",X"31",X"20",X"04",X"F3",X"C3",X"00", + X"00",X"79",X"FE",X"01",X"20",X"0C",X"DD",X"21",X"00",X"80",X"DD",X"7E",X"1F",X"F6",X"80",X"DD", + X"77",X"1F",X"79",X"FE",X"02",X"20",X"0F",X"DD",X"21",X"00",X"80",X"DD",X"7E",X"1F",X"E6",X"7F", + X"DD",X"77",X"1F",X"CD",X"5A",X"03",X"79",X"FE",X"03",X"20",X"03",X"CD",X"5A",X"03",X"79",X"FE", + X"0A",X"20",X"06",X"AF",X"32",X"6E",X"83",X"18",X"0A",X"79",X"FE",X"0C",X"20",X"05",X"3E",X"01", + X"32",X"6E",X"83",X"79",X"D9",X"6F",X"26",X"00",X"54",X"5D",X"29",X"19",X"29",X"19",X"11",X"35", + X"11",X"19",X"EB",X"1A",X"FE",X"00",X"20",X"1F",X"01",X"0C",X"83",X"60",X"69",X"3E",X"06",X"08", + X"13",X"1A",X"FE",X"00",X"28",X"4A",X"7E",X"CD",X"F9",X"0D",X"1A",X"77",X"60",X"69",X"34",X"08", + X"3D",X"FE",X"00",X"20",X"EA",X"18",X"39",X"3E",X"06",X"21",X"20",X"83",X"08",X"13",X"1A",X"FE", + X"00",X"28",X"2D",X"7E",X"CD",X"F9",X"0D",X"1A",X"77",X"26",X"00",X"6F",X"29",X"01",X"93",X"12", + X"09",X"01",X"20",X"83",X"0A",X"CB",X"27",X"E5",X"21",X"33",X"83",X"CD",X"F9",X"0D",X"EB",X"E3", + X"7E",X"12",X"23",X"13",X"7E",X"12",X"0A",X"3C",X"02",X"D1",X"60",X"69",X"08",X"3D",X"20",X"CC", + X"D9",X"AF",X"77",X"23",X"C1",X"05",X"C2",X"89",X"02",X"C9",X"D9",X"DD",X"21",X"BC",X"82",X"01", + X"09",X"00",X"11",X"0C",X"83",X"3E",X"01",X"12",X"62",X"6B",X"3E",X"06",X"08",X"DD",X"7E",X"03", + X"FE",X"00",X"28",X"0B",X"1A",X"CD",X"F9",X"0D",X"DD",X"7E",X"03",X"77",X"62",X"6B",X"34",X"DD", + X"09",X"08",X"3D",X"20",X"E7",X"3E",X"00",X"32",X"1F",X"83",X"3C",X"32",X"20",X"83",X"D9",X"C9", + X"AF",X"32",X"70",X"83",X"21",X"0C",X"83",X"7E",X"D6",X"01",X"28",X"2A",X"11",X"09",X"00",X"4F", + X"DD",X"21",X"BC",X"82",X"06",X"06",X"23",X"7E",X"DD",X"BE",X"04",X"20",X"13",X"AF",X"DD",X"77", + X"06",X"DD",X"77",X"04",X"DD",X"77",X"05",X"3C",X"32",X"70",X"83",X"0D",X"20",X"E2",X"18",X"06", + X"DD",X"19",X"10",X"E4",X"18",X"F5",X"21",X"1F",X"83",X"7E",X"4F",X"FE",X"00",X"C8",X"3E",X"01", + X"32",X"70",X"83",X"06",X"06",X"21",X"F7",X"0F",X"DD",X"21",X"BC",X"82",X"11",X"09",X"00",X"79", + X"A6",X"28",X"0A",X"AF",X"DD",X"77",X"06",X"DD",X"77",X"04",X"DD",X"77",X"05",X"DD",X"19",X"23", + X"10",X"ED",X"C9",X"3A",X"20",X"83",X"D6",X"01",X"C8",X"08",X"CD",X"25",X"04",X"CD",X"41",X"04", + X"79",X"CB",X"27",X"21",X"33",X"83",X"CD",X"F9",X"0D",X"7A",X"FE",X"00",X"20",X"11",X"CB",X"7E", + X"20",X"0A",X"E5",X"CD",X"82",X"04",X"E1",X"7A",X"FE",X"00",X"20",X"03",X"CD",X"BB",X"04",X"23", + X"36",X"00",X"08",X"18",X"D1",X"06",X"00",X"0E",X"01",X"16",X"01",X"3A",X"20",X"83",X"5F",X"21", + X"33",X"83",X"23",X"7A",X"BB",X"C8",X"23",X"23",X"78",X"BE",X"30",X"02",X"46",X"4A",X"14",X"18", + X"F2",X"79",X"CB",X"27",X"21",X"33",X"83",X"CD",X"F9",X"0D",X"C5",X"06",X"06",X"4E",X"11",X"09", + X"00",X"21",X"F7",X"0F",X"DD",X"21",X"BC",X"82",X"7E",X"A1",X"28",X"1D",X"DD",X"7E",X"04",X"FE", + X"00",X"20",X"16",X"21",X"20",X"83",X"C1",X"79",X"CD",X"F9",X"0D",X"7E",X"DD",X"77",X"04",X"DD", + X"70",X"05",X"AF",X"DD",X"77",X"03",X"16",X"01",X"C9",X"DD",X"19",X"23",X"10",X"DA",X"16",X"00", + X"C1",X"C9",X"26",X"06",X"11",X"09",X"00",X"DD",X"21",X"BC",X"82",X"DD",X"7E",X"04",X"FE",X"00", + X"20",X"15",X"79",X"21",X"20",X"83",X"CD",X"F9",X"0D",X"7E",X"DD",X"77",X"04",X"DD",X"70",X"05", + X"AF",X"DD",X"77",X"03",X"16",X"01",X"C9",X"DD",X"19",X"25",X"20",X"DF",X"16",X"00",X"21",X"33", + X"83",X"79",X"CB",X"27",X"CD",X"F9",X"0D",X"F6",X"3F",X"77",X"C9",X"16",X"FF",X"1E",X"00",X"E5", + X"C5",X"4E",X"06",X"00",X"DD",X"21",X"BC",X"82",X"21",X"F7",X"0F",X"7E",X"A1",X"28",X"08",X"DD", + X"7E",X"05",X"BA",X"30",X"02",X"57",X"58",X"D5",X"11",X"09",X"00",X"DD",X"19",X"D1",X"23",X"04", + X"78",X"FE",X"06",X"20",X"E6",X"C1",X"7A",X"B8",X"30",X"24",X"21",X"20",X"83",X"79",X"CD",X"F9", + X"0D",X"4E",X"6B",X"26",X"00",X"54",X"5D",X"29",X"29",X"29",X"19",X"EB",X"DD",X"21",X"BC",X"82", + X"DD",X"19",X"DD",X"71",X"04",X"DD",X"70",X"05",X"AF",X"DD",X"77",X"03",X"E1",X"C9",X"E1",X"C0", + X"CB",X"76",X"C8",X"E5",X"18",X"D4",X"DD",X"21",X"BE",X"05",X"AF",X"F5",X"DD",X"6E",X"00",X"DD", + X"66",X"01",X"7C",X"B5",X"20",X"0A",X"F1",X"47",X"3A",X"78",X"83",X"B0",X"32",X"78",X"83",X"C9", + X"DD",X"5E",X"04",X"DD",X"56",X"05",X"DD",X"4E",X"02",X"DD",X"46",X"03",X"ED",X"B0",X"DD",X"6E", + X"00",X"DD",X"66",X"01",X"DD",X"5E",X"02",X"DD",X"56",X"03",X"7A",X"B3",X"28",X"11",X"06",X"02", + X"3E",X"00",X"77",X"BE",X"C2",X"B9",X"05",X"F6",X"FF",X"10",X"F7",X"23",X"1B",X"18",X"EB",X"DD", + X"66",X"01",X"DD",X"6E",X"00",X"DD",X"5E",X"02",X"DD",X"56",X"03",X"7A",X"B3",X"28",X"06",X"36", + X"00",X"23",X"1B",X"18",X"F6",X"DD",X"6E",X"00",X"DD",X"66",X"01",X"DD",X"5E",X"02",X"DD",X"56", + X"03",X"7A",X"B3",X"28",X"14",X"7E",X"FE",X"00",X"20",X"2F",X"3E",X"01",X"77",X"BE",X"C2",X"B9", + X"05",X"CB",X"27",X"30",X"F7",X"23",X"1B",X"18",X"E8",X"AF",X"DD",X"66",X"05",X"DD",X"6E",X"04", + X"DD",X"56",X"01",X"DD",X"5E",X"00",X"DD",X"4E",X"02",X"DD",X"46",X"03",X"ED",X"B0",X"47",X"F1", + X"B0",X"11",X"07",X"00",X"DD",X"19",X"C3",X"1B",X"05",X"DD",X"7E",X"06",X"18",X"DC",X"00",X"80", + X"00",X"02",X"00",X"80",X"10",X"00",X"82",X"00",X"02",X"00",X"80",X"10",X"00",X"00",X"DD",X"21", + X"0A",X"06",X"16",X"00",X"DD",X"6E",X"02",X"DD",X"66",X"03",X"DD",X"4E",X"00",X"DD",X"46",X"01", + X"78",X"B1",X"28",X"1A",X"AF",X"86",X"23",X"0D",X"20",X"FB",X"05",X"20",X"F8",X"DD",X"BE",X"04", + X"28",X"05",X"7A",X"DD",X"B6",X"05",X"57",X"01",X"06",X"00",X"DD",X"09",X"18",X"D6",X"7A",X"B7", + X"C8",X"47",X"3A",X"78",X"83",X"B0",X"32",X"78",X"83",X"C9",X"00",X"10",X"00",X"00",X"02",X"01", + X"00",X"10",X"00",X"10",X"A1",X"02",X"00",X"10",X"00",X"20",X"00",X"04",X"00",X"10",X"00",X"30", + X"00",X"08",X"00",X"00",X"FE",X"3A",X"00",X"90",X"B8",X"20",X"FA",X"3A",X"01",X"90",X"B8",X"20", + X"F4",X"3A",X"02",X"90",X"B8",X"20",X"EE",X"3A",X"03",X"90",X"B8",X"20",X"E8",X"78",X"32",X"00", + X"C0",X"C9",X"06",X"00",X"CD",X"A2",X"06",X"0E",X"00",X"3E",X"AD",X"CD",X"E2",X"06",X"0E",X"01", + X"3E",X"07",X"CD",X"E2",X"06",X"06",X"01",X"CD",X"A2",X"06",X"0E",X"00",X"3E",X"AD",X"CD",X"E2", + X"06",X"0E",X"01",X"3E",X"77",X"CD",X"E2",X"06",X"C9",X"CD",X"42",X"06",X"16",X"10",X"3E",X"00", + X"1E",X"FF",X"06",X"00",X"0E",X"00",X"CD",X"E2",X"06",X"2F",X"0E",X"01",X"CD",X"E2",X"06",X"06", + X"01",X"32",X"79",X"83",X"E6",X"7F",X"CD",X"E2",X"06",X"3A",X"79",X"83",X"2F",X"0E",X"00",X"CD", + X"E2",X"06",X"3C",X"E6",X"0F",X"47",X"07",X"07",X"07",X"07",X"B0",X"1D",X"20",X"FD",X"15",X"20", + X"CF",X"C9",X"CD",X"F9",X"06",X"36",X"00",X"DD",X"36",X"00",X"F4",X"36",X"01",X"DD",X"36",X"00", + X"01",X"36",X"02",X"DD",X"36",X"00",X"FA",X"36",X"03",X"DD",X"36",X"00",X"00",X"36",X"04",X"DD", + X"36",X"00",X"7D",X"36",X"05",X"DD",X"36",X"00",X"00",X"36",X"08",X"DD",X"36",X"00",X"0B",X"36", + X"09",X"DD",X"36",X"00",X"0B",X"36",X"0A",X"DD",X"36",X"00",X"0B",X"36",X"07",X"DD",X"36",X"00", + X"F8",X"C9",X"CD",X"F9",X"06",X"32",X"73",X"83",X"AF",X"A9",X"28",X"09",X"36",X"0F",X"3A",X"73", + X"83",X"DD",X"77",X"00",X"C9",X"36",X"0E",X"18",X"F5",X"32",X"73",X"83",X"AF",X"A8",X"3A",X"73", + X"83",X"20",X"08",X"21",X"00",X"A0",X"DD",X"21",X"02",X"A0",X"C9",X"21",X"00",X"B0",X"DD",X"21", + X"02",X"B0",X"C9",X"06",X"06",X"11",X"09",X"00",X"DD",X"21",X"BC",X"82",X"DD",X"7E",X"01",X"FE", + X"FF",X"28",X"13",X"DD",X"4E",X"02",X"21",X"2F",X"07",X"E5",X"DD",X"6E",X"00",X"67",X"E9",X"11", + X"09",X"00",X"DD",X"36",X"02",X"00",X"DD",X"19",X"10",X"E2",X"C9",X"FD",X"E1",X"C5",X"3E",X"06", + X"90",X"4F",X"FD",X"5E",X"02",X"CD",X"0D",X"0E",X"C1",X"C5",X"E5",X"DD",X"E3",X"79",X"FE",X"00", + X"28",X"33",X"DD",X"6E",X"00",X"DD",X"66",X"01",X"DD",X"5E",X"02",X"DD",X"56",X"03",X"7E",X"12", + X"FD",X"CB",X"03",X"4E",X"28",X"04",X"23",X"13",X"7E",X"12",X"FD",X"7E",X"06",X"DD",X"77",X"04", + X"FD",X"7E",X"05",X"DD",X"77",X"05",X"AF",X"DD",X"77",X"06",X"FD",X"7E",X"04",X"DD",X"77",X"07", + X"DD",X"E1",X"C3",X"43",X"08",X"DD",X"35",X"04",X"28",X"05",X"DD",X"E1",X"C3",X"43",X"08",X"FD", + X"46",X"03",X"CB",X"48",X"26",X"00",X"DD",X"6E",X"06",X"54",X"5D",X"20",X"04",X"0E",X"03",X"18", + X"03",X"0E",X"04",X"29",X"19",X"19",X"16",X"00",X"1E",X"05",X"19",X"EB",X"FD",X"E5",X"FD",X"19", + X"DD",X"6E",X"00",X"DD",X"66",X"01",X"DD",X"5E",X"02",X"DD",X"56",X"03",X"CB",X"48",X"20",X"07", + X"FD",X"7E",X"02",X"86",X"12",X"18",X"10",X"C5",X"4E",X"23",X"46",X"FD",X"6E",X"02",X"FD",X"66", + X"03",X"09",X"C1",X"EB",X"73",X"23",X"72",X"DD",X"35",X"05",X"20",X"5D",X"DD",X"34",X"06",X"16", + X"00",X"59",X"FD",X"19",X"FD",X"7E",X"00",X"FE",X"00",X"20",X"3C",X"DD",X"7E",X"07",X"FE",X"00", + X"28",X"1D",X"FE",X"FF",X"28",X"03",X"DD",X"35",X"07",X"AF",X"DD",X"77",X"06",X"FD",X"E1",X"FD", + X"7E",X"05",X"DD",X"77",X"05",X"FD",X"7E",X"06",X"DD",X"77",X"04",X"DD",X"E1",X"18",X"34",X"FD", + X"E1",X"DD",X"E1",X"C1",X"3E",X"06",X"90",X"21",X"F7",X"0F",X"16",X"00",X"5F",X"19",X"3A",X"1F", + X"83",X"B6",X"32",X"1F",X"83",X"18",X"1D",X"FD",X"7E",X"01",X"DD",X"77",X"04",X"FD",X"7E",X"00", + X"DD",X"77",X"05",X"FD",X"E1",X"DD",X"E1",X"18",X"0A",X"FD",X"7E",X"01",X"DD",X"77",X"04",X"FD", + X"E1",X"DD",X"E1",X"C1",X"FD",X"6E",X"00",X"FD",X"66",X"01",X"E5",X"C9",X"FD",X"E1",X"C5",X"3E", + X"06",X"90",X"4F",X"FD",X"5E",X"02",X"CD",X"0D",X"0E",X"59",X"C1",X"C5",X"E5",X"DD",X"E3",X"79", + X"FE",X"00",X"28",X"48",X"C5",X"4B",X"16",X"00",X"1E",X"09",X"19",X"71",X"C1",X"2B",X"DD",X"75", + X"00",X"DD",X"74",X"01",X"DD",X"75",X"02",X"DD",X"74",X"03",X"DD",X"6E",X"00",X"DD",X"66",X"01", + X"DD",X"5E",X"02",X"DD",X"56",X"03",X"7E",X"12",X"FD",X"7E",X"05",X"DD",X"77",X"04",X"FD",X"7E", + X"04",X"DD",X"77",X"05",X"AF",X"DD",X"77",X"06",X"FD",X"7E",X"03",X"DD",X"77",X"07",X"DD",X"7E", + X"08",X"DD",X"4E",X"09",X"CD",X"2B",X"0E",X"DD",X"E1",X"C3",X"67",X"09",X"DD",X"35",X"04",X"28", + X"05",X"DD",X"E1",X"C3",X"67",X"09",X"26",X"00",X"DD",X"6E",X"06",X"54",X"5D",X"0E",X"03",X"19", + X"19",X"16",X"00",X"1E",X"04",X"19",X"EB",X"FD",X"E5",X"FD",X"19",X"DD",X"6E",X"00",X"DD",X"66", + X"01",X"DD",X"5E",X"02",X"DD",X"56",X"03",X"FD",X"7E",X"02",X"CB",X"7F",X"CA",X"EA",X"08",X"86", + X"CB",X"7F",X"CA",X"F2",X"08",X"C6",X"60",X"C3",X"F2",X"08",X"86",X"FE",X"60",X"FA",X"F2",X"08", + X"C6",X"A0",X"12",X"C5",X"DD",X"4E",X"09",X"CD",X"2B",X"0E",X"C1",X"DD",X"35",X"05",X"20",X"5D", + X"DD",X"34",X"06",X"16",X"00",X"59",X"FD",X"19",X"FD",X"7E",X"00",X"FE",X"00",X"20",X"3C",X"DD", + X"7E",X"07",X"FE",X"00",X"28",X"1D",X"FE",X"FF",X"28",X"03",X"DD",X"35",X"07",X"AF",X"DD",X"77", + X"06",X"FD",X"E1",X"FD",X"7E",X"04",X"DD",X"77",X"05",X"FD",X"7E",X"05",X"DD",X"77",X"04",X"DD", + X"E1",X"18",X"34",X"FD",X"E1",X"DD",X"E1",X"C1",X"3E",X"06",X"90",X"21",X"F7",X"0F",X"16",X"00", + X"5F",X"19",X"3A",X"1F",X"83",X"B6",X"32",X"1F",X"83",X"18",X"1D",X"FD",X"7E",X"01",X"DD",X"77", + X"04",X"FD",X"7E",X"00",X"DD",X"77",X"05",X"FD",X"E1",X"DD",X"E1",X"18",X"0A",X"FD",X"7E",X"01", + X"DD",X"77",X"04",X"FD",X"E1",X"DD",X"E1",X"C1",X"FD",X"6E",X"00",X"FD",X"66",X"01",X"E5",X"C9", + X"FD",X"E1",X"C5",X"3E",X"06",X"90",X"4F",X"FD",X"5E",X"02",X"CD",X"0D",X"0E",X"C1",X"E5",X"DD", + X"E3",X"3A",X"6E",X"83",X"B7",X"20",X"6F",X"79",X"FE",X"00",X"28",X"0C",X"FD",X"7E",X"03",X"DD", + X"77",X"00",X"CD",X"55",X"0A",X"C3",X"4B",X"0A",X"DD",X"35",X"0C",X"C2",X"4B",X"0A",X"DD",X"5E", + X"09",X"DD",X"56",X"0A",X"21",X"02",X"00",X"19",X"7E",X"DD",X"6E",X"0F",X"DD",X"66",X"10",X"86", + X"77",X"DD",X"35",X"0B",X"C2",X"43",X"0A",X"21",X"03",X"00",X"19",X"DD",X"75",X"09",X"DD",X"74", + X"0A",X"7E",X"FE",X"00",X"20",X"70",X"DD",X"5E",X"05",X"DD",X"56",X"06",X"21",X"03",X"00",X"19", + X"DD",X"75",X"05",X"DD",X"74",X"06",X"7E",X"FE",X"00",X"20",X"54",X"DD",X"6E",X"01",X"DD",X"66", + X"02",X"23",X"23",X"DD",X"75",X"01",X"DD",X"74",X"02",X"23",X"7E",X"FE",X"00",X"20",X"26",X"DD", + X"7E",X"00",X"FE",X"00",X"20",X"13",X"3E",X"06",X"90",X"21",X"F7",X"0F",X"16",X"00",X"5F",X"19", + X"3A",X"1F",X"83",X"B6",X"32",X"1F",X"83",X"18",X"42",X"FE",X"FF",X"28",X"03",X"DD",X"35",X"00", + X"CD",X"55",X"0A",X"18",X"36",X"DD",X"6E",X"01",X"DD",X"66",X"02",X"5E",X"23",X"56",X"DD",X"73", + X"03",X"DD",X"72",X"04",X"DD",X"73",X"05",X"DD",X"72",X"06",X"CD",X"B8",X"0A",X"18",X"1C",X"54", + X"5D",X"CD",X"B8",X"0A",X"18",X"15",X"DD",X"77",X"0B",X"11",X"01",X"00",X"19",X"7E",X"DD",X"77", + X"0C",X"18",X"08",X"21",X"01",X"00",X"19",X"7E",X"DD",X"77",X"0C",X"DD",X"E1",X"FD",X"6E",X"00", + X"FD",X"66",X"01",X"E5",X"C9",X"FD",X"E5",X"E1",X"11",X"04",X"00",X"19",X"DD",X"75",X"01",X"DD", + X"74",X"02",X"FD",X"7E",X"04",X"DD",X"77",X"03",X"DD",X"77",X"05",X"6F",X"FD",X"7E",X"05",X"DD", + X"77",X"04",X"DD",X"77",X"06",X"67",X"23",X"DD",X"5E",X"0D",X"DD",X"56",X"0E",X"7E",X"12",X"23", + X"13",X"7E",X"12",X"2B",X"2B",X"16",X"00",X"5E",X"21",X"00",X"11",X"19",X"5E",X"DD",X"73",X"07", + X"23",X"56",X"DD",X"72",X"08",X"21",X"00",X"00",X"19",X"7E",X"DD",X"6E",X"0F",X"DD",X"66",X"10", + X"77",X"21",X"01",X"00",X"19",X"DD",X"75",X"09",X"DD",X"74",X"0A",X"7E",X"DD",X"77",X"0B",X"11", + X"01",X"00",X"19",X"7E",X"DD",X"77",X"0C",X"C9",X"13",X"DD",X"6E",X"0D",X"DD",X"66",X"0E",X"1A", + X"77",X"13",X"23",X"1A",X"77",X"1B",X"1B",X"26",X"00",X"1A",X"6F",X"11",X"00",X"11",X"19",X"5E", + X"23",X"56",X"DD",X"73",X"07",X"DD",X"72",X"08",X"21",X"00",X"00",X"19",X"7E",X"DD",X"6E",X"0F", + X"DD",X"66",X"10",X"77",X"21",X"01",X"00",X"19",X"DD",X"75",X"09",X"DD",X"74",X"0A",X"7E",X"DD", + X"77",X"0B",X"11",X"01",X"00",X"19",X"7E",X"DD",X"77",X"0C",X"C9",X"3E",X"06",X"90",X"6F",X"26", + X"00",X"29",X"54",X"5D",X"29",X"29",X"19",X"11",X"44",X"82",X"19",X"FD",X"E1",X"E5",X"26",X"00", + X"FD",X"6E",X"02",X"54",X"5D",X"29",X"29",X"19",X"DD",X"E3",X"EB",X"DD",X"19",X"DD",X"7E",X"04", + X"FE",X"00",X"28",X"05",X"DD",X"35",X"04",X"18",X"35",X"3A",X"72",X"83",X"C5",X"4F",X"E6",X"33", + X"EA",X"34",X"0B",X"37",X"79",X"1F",X"32",X"72",X"83",X"47",X"FD",X"7E",X"03",X"DD",X"77",X"04", + X"DD",X"6E",X"00",X"DD",X"66",X"01",X"5E",X"16",X"00",X"21",X"DD",X"0F",X"19",X"4E",X"79",X"A0", + X"47",X"79",X"2F",X"DD",X"6E",X"02",X"DD",X"66",X"03",X"4E",X"A1",X"B0",X"77",X"C1",X"DD",X"E1", + X"FD",X"6E",X"00",X"FD",X"66",X"01",X"E5",X"C9",X"C5",X"3E",X"06",X"90",X"47",X"57",X"1E",X"38", + X"CD",X"FE",X"0D",X"EB",X"FD",X"21",X"4D",X"0E",X"FD",X"19",X"16",X"00",X"58",X"21",X"3E",X"82", + X"19",X"FD",X"7E",X"14",X"4F",X"FE",X"0F",X"7E",X"20",X"17",X"CB",X"27",X"CB",X"27",X"CB",X"27", + X"CB",X"27",X"E6",X"F0",X"47",X"FD",X"6E",X"12",X"FD",X"66",X"13",X"7E",X"A1",X"B0",X"77",X"C1", + X"C9",X"E6",X"0F",X"18",X"EF",X"3E",X"06",X"90",X"6F",X"26",X"00",X"54",X"5D",X"29",X"19",X"FD", + X"21",X"F2",X"82",X"EB",X"FD",X"19",X"FD",X"6E",X"00",X"FD",X"66",X"01",X"FD",X"7E",X"02",X"96", + X"D8",X"3E",X"01",X"77",X"C9",X"01",X"1F",X"00",X"21",X"00",X"80",X"11",X"20",X"80",X"09",X"EB", + X"09",X"06",X"0F",X"DD",X"21",X"00",X"B0",X"1A",X"BE",X"28",X"07",X"77",X"DD",X"70",X"00",X"32", + X"02",X"B0",X"1B",X"2B",X"05",X"F2",X"D7",X"0B",X"06",X"0F",X"DD",X"21",X"00",X"A0",X"1A",X"BE", + X"28",X"07",X"77",X"DD",X"70",X"00",X"32",X"02",X"A0",X"1B",X"2B",X"05",X"F2",X"EE",X"0B",X"C9", + X"DD",X"21",X"BC",X"82",X"06",X"00",X"DD",X"7E",X"04",X"DD",X"BE",X"03",X"28",X"49",X"DD",X"77", + X"03",X"DD",X"36",X"02",X"01",X"26",X"00",X"DD",X"6E",X"04",X"29",X"54",X"5D",X"19",X"19",X"11", + X"DD",X"12",X"19",X"5E",X"23",X"56",X"DD",X"E5",X"E5",X"EB",X"11",X"2F",X"0C",X"D5",X"E9",X"E1", + X"DD",X"E1",X"23",X"7E",X"DD",X"77",X"00",X"23",X"7E",X"DD",X"77",X"01",X"DD",X"7E",X"04",X"FE", + X"00",X"28",X"14",X"23",X"23",X"7E",X"FE",X"FF",X"28",X"0D",X"DD",X"E5",X"57",X"2B",X"5E",X"EB", + X"11",X"55",X"0C",X"D5",X"E9",X"DD",X"E1",X"11",X"09",X"00",X"DD",X"19",X"04",X"78",X"FE",X"06", + X"20",X"A4",X"C9",X"50",X"1E",X"38",X"CD",X"FE",X"0D",X"11",X"4D",X"0E",X"19",X"E5",X"FD",X"E1", + X"DD",X"E3",X"DD",X"CB",X"00",X"46",X"20",X"10",X"FD",X"7E",X"09",X"2F",X"4F",X"FD",X"5E",X"06", + X"FD",X"56",X"07",X"1A",X"B1",X"12",X"18",X"0B",X"FD",X"5E",X"06",X"FD",X"56",X"07",X"1A",X"FD", + X"A6",X"09",X"12",X"DD",X"CB",X"00",X"66",X"20",X"0A",X"FD",X"7E",X"08",X"2F",X"4F",X"1A",X"B1", + X"12",X"18",X"05",X"1A",X"FD",X"A6",X"08",X"12",X"DD",X"4E",X"01",X"FD",X"7E",X"14",X"FE",X"0F", + X"20",X"0A",X"79",X"CB",X"27",X"CB",X"27",X"CB",X"27",X"CB",X"27",X"4F",X"FD",X"5E",X"12",X"FD", + X"56",X"13",X"1A",X"FD",X"A6",X"14",X"B1",X"12",X"DD",X"7E",X"02",X"4F",X"FE",X"FF",X"28",X"2F", + X"26",X"00",X"68",X"5D",X"54",X"29",X"29",X"29",X"19",X"11",X"BC",X"82",X"19",X"11",X"01",X"90", + X"3E",X"06",X"CD",X"F9",X"0D",X"1A",X"E6",X"7F",X"77",X"23",X"FD",X"E5",X"D1",X"EB",X"79",X"CD", + X"F9",X"0D",X"7E",X"12",X"23",X"13",X"66",X"6F",X"EB",X"72",X"21",X"03",X"90",X"7E",X"12",X"DD", + X"E5",X"E1",X"1E",X"03",X"16",X"00",X"19",X"D9",X"FD",X"E5",X"D1",X"D9",X"7E",X"FE",X"FF",X"28", + X"12",X"D9",X"62",X"6B",X"CD",X"F9",X"0D",X"4E",X"23",X"46",X"D9",X"23",X"7E",X"D9",X"02",X"D9", + X"23",X"18",X"E9",X"23",X"D1",X"E5",X"C9",X"DD",X"E1",X"48",X"DD",X"5E",X"00",X"CD",X"0D",X"0E", + X"DD",X"5E",X"01",X"FD",X"E5",X"16",X"00",X"FD",X"19",X"FD",X"7E",X"00",X"77",X"23",X"FD",X"7E", + X"01",X"77",X"FD",X"E1",X"DD",X"5E",X"02",X"FD",X"E5",X"FD",X"19",X"FD",X"7E",X"00",X"23",X"77", + X"23",X"FD",X"7E",X"01",X"77",X"1E",X"03",X"DD",X"19",X"FD",X"E1",X"DD",X"E5",X"C9",X"DD",X"E1", + X"DD",X"5E",X"00",X"48",X"CD",X"0D",X"0E",X"EB",X"21",X"0D",X"00",X"19",X"FD",X"7E",X"00",X"77", + X"FD",X"7E",X"01",X"23",X"77",X"21",X"0F",X"00",X"19",X"FD",X"7E",X"0A",X"77",X"FD",X"7E",X"0B", + X"23",X"77",X"DD",X"23",X"DD",X"E5",X"C9",X"DD",X"E1",X"26",X"00",X"68",X"29",X"54",X"5D",X"29", + X"29",X"19",X"E5",X"DD",X"6E",X"00",X"26",X"00",X"54",X"5D",X"29",X"29",X"19",X"D1",X"19",X"11", + X"44",X"82",X"19",X"DD",X"5E",X"01",X"16",X"00",X"FD",X"E5",X"FD",X"19",X"FD",X"7E",X"00",X"77", + X"23",X"FD",X"7E",X"01",X"77",X"1E",X"02",X"19",X"FD",X"E1",X"FD",X"E5",X"DD",X"5E",X"02",X"FD", + X"19",X"FD",X"7E",X"01",X"77",X"2B",X"FD",X"7E",X"00",X"77",X"23",X"23",X"72",X"1E",X"03",X"DD", + X"19",X"FD",X"E1",X"DD",X"E5",X"C9",X"DD",X"E1",X"FD",X"E5",X"E1",X"DD",X"5E",X"00",X"16",X"00", + X"19",X"E5",X"68",X"26",X"00",X"54",X"5D",X"29",X"19",X"11",X"F2",X"82",X"19",X"D1",X"1A",X"77", + X"13",X"23",X"1A",X"77",X"DD",X"23",X"DD",X"E5",X"C9",X"85",X"6F",X"D0",X"24",X"C9",X"C5",X"42", + X"21",X"00",X"00",X"54",X"78",X"B7",X"28",X"03",X"19",X"10",X"FD",X"C1",X"C9",X"21",X"09",X"10", + X"16",X"00",X"19",X"56",X"21",X"FD",X"0F",X"79",X"CB",X"27",X"5F",X"7A",X"16",X"00",X"19",X"5E", + X"23",X"56",X"6F",X"26",X"00",X"19",X"11",X"40",X"80",X"19",X"C9",X"21",X"0E",X"10",X"CB",X"27", + X"CD",X"F9",X"0D",X"E5",X"1E",X"38",X"51",X"CD",X"FE",X"0D",X"11",X"4D",X"0E",X"19",X"C5",X"4E", + X"23",X"46",X"60",X"69",X"C1",X"D1",X"1A",X"77",X"23",X"13",X"1A",X"77",X"C9",X"00",X"80",X"01", + X"80",X"06",X"80",X"07",X"80",X"F7",X"FE",X"08",X"80",X"0B",X"80",X"0C",X"80",X"0D",X"80",X"0E", + X"80",X"F0",X"00",X"48",X"80",X"59",X"80",X"6A",X"80",X"7B",X"80",X"8C",X"80",X"44",X"80",X"55", + X"80",X"66",X"80",X"77",X"80",X"88",X"80",X"3E",X"82",X"F4",X"82",X"49",X"80",X"5A",X"80",X"6B", + X"80",X"7C",X"80",X"8D",X"80",X"02",X"80",X"03",X"80",X"06",X"80",X"07",X"80",X"EF",X"FD",X"09", + X"80",X"0B",X"80",X"0C",X"80",X"0D",X"80",X"0E",X"80",X"0F",X"00",X"9D",X"80",X"AE",X"80",X"BF", + X"80",X"D0",X"80",X"E1",X"80",X"99",X"80",X"AA",X"80",X"BB",X"80",X"CC",X"80",X"DD",X"80",X"3F", + X"82",X"F7",X"82",X"9E",X"80",X"AF",X"80",X"C0",X"80",X"D1",X"80",X"E2",X"80",X"04",X"80",X"05", + X"80",X"06",X"80",X"07",X"80",X"DF",X"FB",X"0A",X"80",X"0B",X"80",X"0C",X"80",X"0D",X"80",X"0F", + X"80",X"F0",X"00",X"F2",X"80",X"03",X"81",X"14",X"81",X"25",X"81",X"36",X"81",X"EE",X"80",X"FF", + X"80",X"10",X"81",X"21",X"81",X"32",X"81",X"40",X"82",X"FA",X"82",X"F3",X"80",X"04",X"81",X"15", + X"81",X"26",X"81",X"37",X"81",X"10",X"80",X"11",X"80",X"16",X"80",X"17",X"80",X"F7",X"FE",X"18", + X"80",X"1B",X"80",X"1C",X"80",X"1D",X"80",X"1E",X"80",X"F0",X"00",X"47",X"81",X"58",X"81",X"69", + X"81",X"7A",X"81",X"8B",X"81",X"43",X"81",X"54",X"81",X"65",X"81",X"76",X"81",X"87",X"81",X"41", + X"82",X"FD",X"82",X"48",X"81",X"59",X"81",X"6A",X"81",X"7B",X"81",X"8C",X"81",X"12",X"80",X"13", + X"80",X"16",X"80",X"17",X"80",X"EF",X"FD",X"19",X"80",X"1B",X"80",X"1C",X"80",X"1D",X"80",X"1E", + X"80",X"0F",X"00",X"9C",X"81",X"AD",X"81",X"BE",X"81",X"CF",X"81",X"E0",X"81",X"98",X"81",X"A9", + X"81",X"BA",X"81",X"CB",X"81",X"DC",X"81",X"42",X"82",X"00",X"83",X"9D",X"81",X"AE",X"81",X"BF", + X"81",X"D0",X"81",X"E1",X"81",X"14",X"80",X"15",X"80",X"16",X"80",X"17",X"80",X"DF",X"FB",X"1A", + X"80",X"1B",X"80",X"1C",X"80",X"1D",X"80",X"1F",X"80",X"F0",X"00",X"F1",X"81",X"02",X"82",X"13", + X"82",X"24",X"82",X"35",X"82",X"ED",X"81",X"FE",X"81",X"0F",X"82",X"20",X"82",X"31",X"82",X"43", + X"82",X"03",X"83",X"F2",X"81",X"03",X"82",X"14",X"82",X"25",X"82",X"36",X"82",X"80",X"00",X"00", + X"01",X"00",X"02",X"00",X"03",X"00",X"04",X"00",X"05",X"00",X"06",X"00",X"07",X"00",X"08",X"00", + X"09",X"00",X"0A",X"00",X"0B",X"00",X"0C",X"00",X"0D",X"00",X"0E",X"FF",X"0F",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"70",X"00",X"01",X"03", + X"07",X"0F",X"1F",X"3F",X"7F",X"FF",X"45",X"61",X"72",X"6C",X"43",X"6F",X"72",X"62",X"61",X"6E", + X"56",X"69",X"63",X"6B",X"65",X"72",X"73",X"01",X"02",X"04",X"08",X"10",X"20",X"00",X"00",X"55", + X"00",X"AA",X"00",X"FF",X"00",X"54",X"01",X"A9",X"01",X"00",X"11",X"22",X"33",X"44",X"D1",X"0F", + X"EE",X"0E",X"18",X"0E",X"4D",X"0D",X"8E",X"0C",X"DA",X"0B",X"2F",X"0B",X"8F",X"0A",X"F7",X"09", + X"68",X"09",X"E1",X"08",X"61",X"08",X"E9",X"07",X"77",X"07",X"0C",X"07",X"A7",X"06",X"47",X"06", + X"ED",X"05",X"98",X"05",X"47",X"05",X"FB",X"04",X"B4",X"04",X"70",X"04",X"31",X"04",X"F4",X"03", + X"BC",X"03",X"86",X"03",X"53",X"03",X"24",X"03",X"F6",X"02",X"CC",X"02",X"A4",X"02",X"7E",X"02", + X"5A",X"02",X"38",X"02",X"18",X"02",X"FA",X"01",X"DE",X"01",X"C3",X"01",X"AA",X"01",X"92",X"01", + X"7B",X"01",X"66",X"01",X"52",X"01",X"3F",X"01",X"2D",X"01",X"1C",X"01",X"0C",X"01",X"FD",X"00", + X"EF",X"00",X"E1",X"00",X"D5",X"00",X"C9",X"00",X"BE",X"00",X"B3",X"00",X"A9",X"00",X"9F",X"00", + X"96",X"00",X"8E",X"00",X"86",X"00",X"7F",X"00",X"77",X"00",X"71",X"00",X"6A",X"00",X"64",X"00", + X"5F",X"00",X"59",X"00",X"54",X"00",X"50",X"00",X"4B",X"00",X"47",X"00",X"43",X"00",X"3F",X"00", + X"3B",X"00",X"38",X"00",X"35",X"00",X"32",X"00",X"2F",X"00",X"2C",X"00",X"2A",X"00",X"27",X"00", + X"26",X"00",X"24",X"00",X"22",X"00",X"20",X"00",X"1E",X"00",X"1C",X"00",X"1B",X"00",X"19",X"00", + X"18",X"00",X"16",X"00",X"15",X"00",X"14",X"00",X"13",X"00",X"12",X"00",X"11",X"00",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"FC",X"1D",X"04",X"1E",X"0C",X"1E",X"17",X"1E",X"22",X"1E",X"2D",X"1E",X"38",X"1E",X"43", + X"1E",X"4E",X"1E",X"59",X"1E",X"64",X"1E",X"6F",X"1E",X"7A",X"1E",X"85",X"1E",X"90",X"1E",X"9B", + X"1E",X"BF",X"1E",X"CA",X"1E",X"D5",X"1E",X"E0",X"1E",X"EB",X"1E",X"F6",X"1E",X"01",X"1F",X"06", + X"1F",X"0B",X"1F",X"10",X"1F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"01",X"02",X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"00",X"00",X"00",X"00",X"00",X"01", + X"04",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"01",X"05",X"05",X"05",X"05",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"0E",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"01",X"06",X"00",X"00",X"00",X"00",X"00",X"01",X"07",X"08",X"00",X"00",X"00",X"00",X"01",X"09", + X"0A",X"0B",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"01",X"0C",X"00",X"00",X"00",X"00",X"00",X"01",X"0D",X"00",X"00",X"00",X"00",X"00",X"01", + X"0E",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"17",X"18", + X"19",X"1A",X"1B",X"1C",X"01",X"0F",X"10",X"11",X"00",X"00",X"00",X"00",X"0F",X"10",X"11",X"12", + X"13",X"00",X"01",X"14",X"00",X"00",X"00",X"00",X"00",X"00",X"14",X"14",X"14",X"00",X"00",X"00", + X"01",X"0F",X"10",X"11",X"12",X"00",X"00",X"01",X"0F",X"10",X"11",X"12",X"13",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"1D",X"1E",X"1F", + X"20",X"00",X"00",X"01",X"21",X"22",X"23",X"24",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"1D",X"1E",X"1F",X"20",X"00",X"00",X"00",X"21",X"22",X"23",X"24",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"15",X"00", + X"00",X"00",X"00",X"00",X"01",X"16",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"81",X"05",X"81",X"14",X"81",X"0A",X"9E",X"19",X"9E", + X"32",X"9E",X"37",X"9E",X"37",X"E5",X"50",X"E5",X"50",X"E5",X"50",X"81",X"0F",X"81",X"15",X"A1", + X"64",X"8E",X"38",X"8E",X"38",X"8E",X"38",X"9E",X"38",X"BE",X"38",X"8E",X"3A",X"9E",X"3A",X"BE", + X"3A",X"81",X"41",X"82",X"42",X"84",X"43",X"88",X"44",X"90",X"45",X"A0",X"46",X"86",X"55",X"86", + X"55",X"98",X"55",X"98",X"55",X"86",X"55",X"86",X"55",X"98",X"55",X"98",X"55",X"BB",X"13",X"FF", + X"FF",X"FF",X"FF",X"BB",X"13",X"FF",X"FF",X"FF",X"FF",X"36",X"16",X"44",X"16",X"D4",X"13",X"AD", + X"14",X"B9",X"14",X"D4",X"13",X"53",X"16",X"6E",X"16",X"61",X"16",X"C5",X"14",X"D1",X"14",X"D4", + X"13",X"FE",X"14",X"1F",X"15",X"0C",X"15",X"C5",X"13",X"52",X"15",X"CF",X"13",X"C5",X"13",X"5D", + X"15",X"CF",X"13",X"CE",X"15",X"EB",X"15",X"DE",X"15",X"16",X"16",X"F7",X"15",X"DE",X"15",X"26", + X"16",X"F7",X"15",X"DE",X"15",X"68",X"15",X"81",X"15",X"74",X"15",X"99",X"15",X"B9",X"15",X"D4", + X"13",X"99",X"15",X"A7",X"15",X"D4",X"13",X"8E",X"16",X"AB",X"16",X"9E",X"16",X"8E",X"16",X"BD", + X"16",X"9E",X"16",X"8E",X"16",X"D6",X"16",X"9E",X"16",X"8E",X"16",X"EF",X"16",X"9E",X"16",X"8E", + X"16",X"08",X"17",X"9E",X"16",X"21",X"17",X"3E",X"17",X"31",X"17",X"21",X"17",X"3E",X"17",X"31", + X"17",X"21",X"17",X"3E",X"17",X"31",X"17",X"DB",X"13",X"E9",X"13",X"D4",X"13",X"FB",X"13",X"09", + X"14",X"D4",X"13",X"1E",X"14",X"2C",X"14",X"D4",X"13",X"41",X"14",X"4F",X"14",X"D4",X"13",X"64", + X"14",X"72",X"14",X"D4",X"13",X"87",X"14",X"95",X"14",X"D4",X"13",X"C5",X"13",X"6C",X"17",X"CF", + X"13",X"C5",X"13",X"AB",X"17",X"CF",X"13",X"C5",X"13",X"DE",X"17",X"CF",X"13",X"C5",X"13",X"45", + X"18",X"CF",X"13",X"C5",X"13",X"94",X"18",X"CF",X"13",X"C5",X"13",X"A7",X"18",X"CF",X"13",X"C5", + X"13",X"C0",X"18",X"CF",X"13",X"C5",X"13",X"F5",X"18",X"CF",X"13",X"CD",X"63",X"0C",X"00",X"00", + X"FF",X"0A",X"00",X"FF",X"C9",X"CD",X"63",X"0C",X"01",X"03",X"FF",X"0A",X"00",X"FF",X"C9",X"CD", + X"5E",X"0D",X"00",X"C9",X"CD",X"27",X"0D",X"00",X"0A",X"0A",X"C9",X"CD",X"63",X"0C",X"01",X"02", + X"FF",X"0A",X"01",X"00",X"DE",X"02",X"01",X"FF",X"C9",X"CD",X"3B",X"07",X"C4",X"13",X"00",X"01", + X"00",X"04",X"01",X"03",X"01",X"34",X"00",X"04",X"01",X"FD",X"00",X"CD",X"63",X"0C",X"01",X"02", + X"FF",X"0A",X"01",X"00",X"AA",X"02",X"01",X"FF",X"C9",X"CD",X"3B",X"07",X"C4",X"13",X"00",X"01", + X"00",X"01",X"3C",X"00",X"04",X"01",X"03",X"01",X"34",X"00",X"04",X"01",X"FD",X"00",X"CD",X"63", + X"0C",X"01",X"02",X"FF",X"0A",X"01",X"00",X"7B",X"02",X"01",X"FF",X"C9",X"CD",X"3B",X"07",X"C4", + X"13",X"00",X"01",X"00",X"01",X"78",X"00",X"04",X"01",X"03",X"01",X"34",X"00",X"04",X"01",X"FD", + X"00",X"CD",X"63",X"0C",X"01",X"02",X"FF",X"0A",X"01",X"00",X"52",X"02",X"01",X"FF",X"C9",X"CD", + X"3B",X"07",X"C4",X"13",X"00",X"01",X"00",X"01",X"B4",X"00",X"04",X"01",X"03",X"01",X"34",X"00", + X"04",X"01",X"FD",X"00",X"CD",X"63",X"0C",X"01",X"02",X"FF",X"0A",X"01",X"00",X"2D",X"02",X"01", + X"FF",X"C9",X"CD",X"3B",X"07",X"C4",X"13",X"00",X"01",X"00",X"01",X"F0",X"00",X"04",X"01",X"03", + X"01",X"34",X"00",X"04",X"01",X"FD",X"00",X"CD",X"63",X"0C",X"01",X"02",X"FF",X"0A",X"01",X"00", + X"0C",X"02",X"01",X"FF",X"C9",X"CD",X"3B",X"07",X"C4",X"13",X"00",X"01",X"00",X"01",X"C8",X"00", + X"01",X"64",X"00",X"04",X"01",X"03",X"01",X"34",X"00",X"04",X"01",X"FD",X"00",X"CD",X"63",X"0C", + X"10",X"00",X"FF",X"0A",X"0F",X"04",X"0B",X"FF",X"C9",X"CD",X"3B",X"07",X"C4",X"13",X"00",X"01", + X"00",X"0F",X"01",X"FF",X"00",X"CD",X"63",X"0C",X"10",X"07",X"FF",X"0A",X"01",X"04",X"1F",X"FF", + X"C9",X"CD",X"3B",X"07",X"C4",X"13",X"00",X"01",X"00",X"02",X"01",X"05",X"02",X"01",X"FF",X"01", + X"05",X"00",X"02",X"01",X"FD",X"02",X"01",X"05",X"02",X"01",X"FF",X"01",X"05",X"00",X"02",X"01", + X"FD",X"02",X"01",X"05",X"02",X"01",X"FF",X"01",X"05",X"00",X"0D",X"05",X"FF",X"00",X"CD",X"63", + X"0C",X"01",X"05",X"FF",X"0A",X"02",X"00",X"88",X"02",X"00",X"FF",X"C9",X"CD",X"27",X"0D",X"00", + X"0A",X"0A",X"CD",X"27",X"0D",X"01",X"00",X"00",X"CD",X"27",X"0D",X"02",X"00",X"00",X"C9",X"CD", + X"3B",X"07",X"31",X"15",X"00",X"01",X"00",X"04",X"01",X"03",X"01",X"6E",X"00",X"0B",X"02",X"FF", + X"00",X"CD",X"3B",X"07",X"43",X"15",X"01",X"01",X"00",X"04",X"01",X"F8",X"01",X"6E",X"00",X"0B", + X"02",X"04",X"00",X"CD",X"3B",X"07",X"C4",X"13",X"02",X"01",X"FF",X"02",X"01",X"FA",X"02",X"01", + X"06",X"00",X"CD",X"70",X"09",X"C4",X"13",X"00",X"00",X"16",X"19",X"00",X"00",X"CD",X"70",X"09", + X"C4",X"13",X"00",X"00",X"26",X"19",X"00",X"00",X"CD",X"63",X"0C",X"10",X"01",X"FF",X"0A",X"04", + X"04",X"16",X"FF",X"C9",X"CD",X"27",X"0D",X"00",X"0A",X"0A",X"CD",X"27",X"0D",X"01",X"04",X"04", + X"C9",X"CD",X"3B",X"07",X"8D",X"15",X"00",X"01",X"00",X"0A",X"01",X"01",X"00",X"CD",X"3B",X"07", + X"C4",X"13",X"01",X"01",X"00",X"0A",X"01",X"FF",X"00",X"CD",X"63",X"0C",X"01",X"01",X"FF",X"0A", + X"01",X"00",X"A9",X"02",X"00",X"FF",X"C9",X"CD",X"3B",X"07",X"C4",X"13",X"00",X"01",X"FF",X"02", + X"01",X"07",X"01",X"07",X"00",X"07",X"01",X"FE",X"00",X"CD",X"3B",X"07",X"C4",X"13",X"00",X"01", + X"04",X"04",X"01",X"03",X"02",X"02",X"FF",X"01",X"03",X"00",X"05",X"01",X"FE",X"00",X"CD",X"63", + X"0C",X"01",X"05",X"FF",X"0A",X"03",X"00",X"88",X"02",X"00",X"2A",X"05",X"FF",X"C9",X"CD",X"27", + X"0D",X"00",X"0A",X"0A",X"CD",X"27",X"0D",X"01",X"2A",X"2A",X"C9",X"CD",X"3B",X"07",X"03",X"16", + X"00",X"01",X"00",X"03",X"19",X"FF",X"00",X"CD",X"3B",X"07",X"03",X"16",X"00",X"01",X"00",X"0B", + X"07",X"FF",X"00",X"CD",X"3B",X"07",X"12",X"16",X"01",X"01",X"00",X"05",X"0A",X"FF",X"01",X"64", + X"00",X"00",X"CD",X"68",X"0B",X"C9",X"CD",X"63",X"0C",X"01",X"05",X"FF",X"0A",X"0D",X"00",X"3C", + X"02",X"00",X"2A",X"05",X"FF",X"C9",X"CD",X"63",X"0C",X"01",X"05",X"FF",X"0A",X"0E",X"00",X"50", + X"02",X"00",X"2A",X"05",X"FF",X"C9",X"CD",X"63",X"0C",X"01",X"01",X"FF",X"0A",X"01",X"00",X"1E", + X"02",X"00",X"FF",X"C9",X"CD",X"3B",X"07",X"C4",X"13",X"00",X"01",X"00",X"01",X"01",X"0B",X"08", + X"03",X"FF",X"00",X"CD",X"63",X"0C",X"01",X"03",X"FF",X"0A",X"01",X"00",X"FF",X"02",X"00",X"FF", + X"C9",X"CD",X"27",X"0D",X"00",X"00",X"00",X"CD",X"27",X"0D",X"01",X"0A",X"0A",X"C9",X"CD",X"3B", + X"07",X"7F",X"16",X"00",X"02",X"10",X"05",X"01",X"0F",X"00",X"07",X"01",X"F3",X"FF",X"00",X"CD", + X"3B",X"07",X"C4",X"13",X"01",X"01",X"00",X"02",X"02",X"07",X"0F",X"07",X"FF",X"00",X"CD",X"63", + X"0C",X"01",X"00",X"FF",X"16",X"06",X"02",X"00",X"0A",X"04",X"00",X"31",X"FF",X"C9",X"CD",X"87", + X"0D",X"00",X"16",X"00",X"CD",X"27",X"0D",X"00",X"0A",X"0A",X"C9",X"CD",X"3B",X"07",X"C4",X"13", + X"00",X"01",X"FF",X"01",X"01",X"05",X"05",X"01",X"FF",X"01",X"0A",X"00",X"00",X"CD",X"FB",X"0A", + X"C4",X"16",X"00",X"06",X"CD",X"3B",X"07",X"C4",X"13",X"00",X"01",X"FF",X"01",X"01",X"05",X"05", + X"01",X"FF",X"01",X"02",X"00",X"00",X"CD",X"FB",X"0A",X"DD",X"16",X"00",X"08",X"CD",X"3B",X"07", + X"C4",X"13",X"00",X"01",X"FF",X"01",X"01",X"05",X"05",X"01",X"FF",X"01",X"04",X"00",X"00",X"CD", + X"FB",X"0A",X"F6",X"16",X"00",X"0A",X"CD",X"3B",X"07",X"C4",X"13",X"00",X"01",X"FF",X"01",X"01", + X"05",X"05",X"01",X"FF",X"01",X"06",X"00",X"00",X"CD",X"FB",X"0A",X"0F",X"17",X"00",X"0C",X"CD", + X"3B",X"07",X"C4",X"13",X"00",X"01",X"FF",X"01",X"01",X"05",X"05",X"01",X"FF",X"01",X"08",X"00", + X"00",X"CD",X"63",X"0C",X"01",X"06",X"FF",X"0A",X"02",X"02",X"00",X"00",X"EE",X"2A",X"06",X"FF", + X"C9",X"CD",X"27",X"0D",X"00",X"0A",X"0A",X"CD",X"27",X"0D",X"01",X"2A",X"2A",X"C9",X"CD",X"3B", + X"07",X"56",X"17",X"00",X"01",X"00",X"02",X"01",X"06",X"01",X"02",X"00",X"04",X"01",X"FD",X"01", + X"01",X"FE",X"04",X"FA",X"00",X"00",X"CD",X"3B",X"07",X"68",X"17",X"01",X"01",X"00",X"01",X"06", + X"00",X"06",X"01",X"FF",X"04",X"FA",X"00",X"00",X"CD",X"68",X"0B",X"C9",X"CD",X"70",X"09",X"C4", + X"13",X"00",X"18",X"36",X"19",X"49",X"19",X"71",X"19",X"8D",X"19",X"71",X"19",X"94",X"19",X"49", + X"19",X"9B",X"19",X"CC",X"19",X"49",X"19",X"71",X"19",X"8D",X"19",X"71",X"19",X"94",X"19",X"49", + X"19",X"9B",X"19",X"DC",X"19",X"2E",X"1C",X"CC",X"1C",X"2E",X"1C",X"49",X"1D",X"A0",X"1D",X"2E", + X"1C",X"CC",X"1C",X"2E",X"1C",X"49",X"1D",X"CE",X"1D",X"00",X"00",X"CD",X"70",X"09",X"C4",X"13", + X"00",X"18",X"E9",X"19",X"15",X"1A",X"C4",X"1A",X"15",X"1A",X"C4",X"1A",X"4D",X"1C",X"BF",X"1C", + X"E8",X"1C",X"4D",X"1C",X"BF",X"1C",X"33",X"1D",X"4D",X"1C",X"B0",X"1D",X"4D",X"1C",X"BF",X"1C", + X"E8",X"1C",X"4D",X"1C",X"BF",X"1C",X"33",X"1D",X"4D",X"1C",X"DE",X"1D",X"00",X"00",X"CD",X"70", + X"09",X"C4",X"13",X"00",X"18",X"CB",X"1A",X"DE",X"1A",X"DE",X"1A",X"40",X"1B",X"40",X"1B",X"F0", + X"19",X"F0",X"19",X"53",X"1B",X"F1",X"1A",X"F1",X"1A",X"04",X"1B",X"DE",X"1A",X"29",X"1B",X"DE", + X"1A",X"DE",X"1A",X"40",X"1B",X"40",X"1B",X"F0",X"19",X"F0",X"19",X"53",X"1B",X"F1",X"1A",X"F1", + X"1A",X"04",X"1B",X"DE",X"1A",X"39",X"1B",X"60",X"1C",X"60",X"1C",X"8C",X"1C",X"07",X"1D",X"8C", + X"1C",X"2C",X"1D",X"60",X"1C",X"60",X"1C",X"8C",X"1C",X"5C",X"1D",X"C0",X"1D",X"60",X"1C",X"60", + X"1C",X"8C",X"1C",X"07",X"1D",X"8C",X"1C",X"2C",X"1D",X"60",X"1C",X"60",X"1C",X"8C",X"1C",X"5C", + X"1D",X"E5",X"1D",X"00",X"00",X"CD",X"70",X"09",X"C4",X"13",X"00",X"18",X"78",X"1B",X"7F",X"1B", + X"B6",X"1B",X"B6",X"1B",X"C9",X"1B",X"27",X"1C",X"7F",X"1B",X"B6",X"1B",X"B6",X"1B",X"C9",X"1B", + X"27",X"1C",X"73",X"1C",X"A5",X"1C",X"A5",X"1C",X"B2",X"1C",X"B2",X"1C",X"A5",X"1C",X"A5",X"1C", + X"73",X"1C",X"A5",X"1C",X"A5",X"1C",X"90",X"1D",X"C7",X"1D",X"73",X"1C",X"A5",X"1C",X"A5",X"1C", + X"B2",X"1C",X"B2",X"1C",X"A5",X"1C",X"A5",X"1C",X"73",X"1C",X"A5",X"1C",X"A5",X"1C",X"90",X"1D", + X"C7",X"1D",X"00",X"00",X"CD",X"70",X"09",X"C4",X"13",X"00",X"18",X"A0",X"1D",X"2E",X"1C",X"CC", + X"1C",X"2E",X"1C",X"49",X"1D",X"00",X"00",X"CD",X"70",X"09",X"C4",X"13",X"00",X"18",X"B0",X"1D", + X"4D",X"1C",X"BF",X"1C",X"E8",X"1C",X"4D",X"1C",X"BF",X"1C",X"33",X"1D",X"4D",X"1C",X"00",X"00", + X"CD",X"70",X"09",X"C4",X"13",X"00",X"18",X"F5",X"1D",X"60",X"1C",X"60",X"1C",X"8C",X"1C",X"07", + X"1D",X"8C",X"1C",X"2C",X"1D",X"60",X"1C",X"60",X"1C",X"8C",X"1C",X"5C",X"1D",X"C0",X"1D",X"60", + X"1C",X"60",X"1C",X"8C",X"1C",X"07",X"1D",X"8C",X"1C",X"2C",X"1D",X"60",X"1C",X"60",X"1C",X"8C", + X"1C",X"5C",X"1D",X"00",X"00",X"CD",X"70",X"09",X"C4",X"13",X"00",X"18",X"C7",X"1D",X"73",X"1C", + X"A5",X"1C",X"A5",X"1C",X"B2",X"1C",X"B2",X"1C",X"A5",X"1C",X"A5",X"1C",X"73",X"1C",X"A5",X"1C", + X"A5",X"1C",X"90",X"1D",X"00",X"00",X"11",X"9F",X"00",X"01",X"B3",X"00",X"01",X"BE",X"00",X"01", + X"D5",X"00",X"07",X"EF",X"00",X"00",X"11",X"7F",X"02",X"01",X"CC",X"02",X"01",X"F6",X"02",X"01", + X"53",X"03",X"07",X"BC",X"03",X"00",X"21",X"77",X"00",X"31",X"00",X"00",X"21",X"9F",X"00",X"21", + X"9F",X"00",X"21",X"A9",X"00",X"21",X"9F",X"00",X"00",X"21",X"8E",X"00",X"2F",X"00",X"00",X"25", + X"8E",X"00",X"21",X"7F",X"00",X"2F",X"00",X"00",X"25",X"7F",X"00",X"21",X"6A",X"00",X"2F",X"00", + X"00",X"27",X"77",X"00",X"21",X"77",X"00",X"21",X"77",X"00",X"21",X"7F",X"00",X"21",X"8E",X"00", + X"00",X"21",X"9F",X"00",X"2D",X"00",X"00",X"21",X"96",X"00",X"21",X"8E",X"00",X"2D",X"00",X"00", + X"21",X"96",X"00",X"23",X"9F",X"00",X"21",X"9F",X"00",X"21",X"9F",X"00",X"00",X"21",X"9F",X"00", + X"21",X"9F",X"00",X"00",X"21",X"A9",X"00",X"21",X"9F",X"00",X"00",X"23",X"7F",X"00",X"21",X"7F", + X"00",X"21",X"7F",X"00",X"21",X"77",X"00",X"21",X"71",X"00",X"23",X"6A",X"00",X"21",X"D5",X"00", + X"21",X"D5",X"00",X"21",X"BE",X"00",X"21",X"A9",X"00",X"21",X"9F",X"00",X"2D",X"00",X"00",X"21", + X"A9",X"00",X"21",X"9F",X"00",X"2D",X"00",X"00",X"21",X"A9",X"00",X"00",X"23",X"9F",X"00",X"21", + X"9F",X"00",X"21",X"9F",X"00",X"21",X"A9",X"00",X"21",X"9F",X"00",X"00",X"23",X"9F",X"00",X"21", + X"3F",X"01",X"23",X"3F",X"01",X"21",X"3F",X"01",X"00",X"21",X"BE",X"00",X"33",X"00",X"00",X"00", + X"21",X"3F",X"01",X"2D",X"00",X"00",X"21",X"2D",X"01",X"21",X"1C",X"01",X"2D",X"00",X"00",X"21", + X"2D",X"01",X"21",X"3F",X"01",X"2D",X"00",X"00",X"21",X"3F",X"01",X"21",X"3F",X"01",X"2D",X"00", + X"00",X"21",X"3F",X"01",X"00",X"21",X"B3",X"00",X"2F",X"00",X"00",X"25",X"B3",X"00",X"21",X"B3", + X"00",X"2F",X"00",X"00",X"25",X"B3",X"00",X"21",X"BE",X"00",X"2F",X"00",X"00",X"27",X"BE",X"00", + X"31",X"00",X"00",X"21",X"B3",X"00",X"2D",X"00",X"00",X"21",X"B3",X"00",X"21",X"B3",X"00",X"2D", + X"00",X"00",X"21",X"B3",X"00",X"23",X"B3",X"00",X"21",X"B3",X"00",X"21",X"B3",X"00",X"21",X"B3", + X"00",X"21",X"B3",X"00",X"21",X"BE",X"00",X"2D",X"00",X"00",X"21",X"BE",X"00",X"21",X"BE",X"00", + X"2D",X"00",X"00",X"21",X"BE",X"00",X"23",X"BE",X"00",X"31",X"00",X"00",X"21",X"D5",X"00",X"2F", + X"00",X"00",X"25",X"D5",X"00",X"21",X"D5",X"00",X"2F",X"00",X"00",X"25",X"D5",X"00",X"21",X"9F", + X"00",X"2F",X"00",X"00",X"27",X"9F",X"00",X"21",X"9F",X"00",X"21",X"9F",X"00",X"21",X"9F",X"00", + X"21",X"9F",X"00",X"23",X"9F",X"00",X"21",X"9F",X"00",X"21",X"9F",X"00",X"21",X"9F",X"00",X"21", + X"9F",X"00",X"23",X"A9",X"00",X"21",X"EF",X"00",X"21",X"EF",X"00",X"21",X"EF",X"00",X"21",X"EF", + X"00",X"21",X"FD",X"00",X"2D",X"00",X"00",X"21",X"EF",X"00",X"21",X"FD",X"00",X"2D",X"00",X"00", + X"21",X"EF",X"00",X"00",X"23",X"FD",X"00",X"31",X"00",X"00",X"00",X"21",X"BC",X"03",X"31",X"00", + X"00",X"21",X"3F",X"01",X"21",X"3F",X"01",X"21",X"52",X"01",X"21",X"3F",X"01",X"00",X"21",X"AA", + X"01",X"2D",X"00",X"00",X"21",X"AA",X"01",X"21",X"AA",X"01",X"2D",X"00",X"00",X"21",X"AA",X"01", + X"00",X"21",X"EF",X"00",X"2D",X"00",X"00",X"21",X"EF",X"00",X"21",X"EF",X"00",X"2D",X"00",X"00", + X"21",X"EF",X"00",X"00",X"21",X"FD",X"00",X"2D",X"00",X"00",X"21",X"FD",X"00",X"21",X"FD",X"00", + X"2D",X"00",X"00",X"21",X"FD",X"00",X"21",X"EF",X"00",X"2D",X"00",X"00",X"21",X"52",X"01",X"21", + X"52",X"01",X"2D",X"00",X"00",X"21",X"52",X"01",X"00",X"23",X"AA",X"01",X"21",X"3F",X"01",X"21", + X"3F",X"01",X"21",X"52",X"01",X"21",X"3F",X"01",X"00",X"23",X"AA",X"01",X"31",X"00",X"00",X"00", + X"21",X"DE",X"01",X"2D",X"00",X"00",X"21",X"DE",X"01",X"21",X"DE",X"01",X"2D",X"00",X"00",X"21", + X"DE",X"01",X"00",X"21",X"01",X"01",X"2D",X"00",X"00",X"21",X"DE",X"01",X"21",X"DE",X"01",X"2D", + X"00",X"00",X"21",X"52",X"01",X"21",X"3F",X"01",X"2D",X"00",X"00",X"21",X"3F",X"01",X"21",X"3F", + X"01",X"2D",X"00",X"00",X"21",X"FD",X"00",X"00",X"21",X"77",X"07",X"33",X"00",X"00",X"00",X"21", + X"98",X"05",X"2D",X"00",X"00",X"21",X"66",X"01",X"21",X"98",X"05",X"2D",X"00",X"00",X"21",X"66", + X"01",X"21",X"FB",X"04",X"2D",X"00",X"00",X"21",X"66",X"01",X"21",X"FB",X"04",X"2D",X"00",X"00", + X"21",X"66",X"01",X"21",X"BC",X"03",X"2F",X"00",X"00",X"27",X"BC",X"03",X"21",X"7F",X"02",X"23", + X"F6",X"02",X"21",X"BC",X"03",X"00",X"21",X"F4",X"03",X"2D",X"00",X"00",X"21",X"66",X"01",X"21", + X"FB",X"04",X"2D",X"00",X"00",X"21",X"66",X"01",X"00",X"21",X"BC",X"03",X"2D",X"00",X"00",X"21", + X"7B",X"01",X"21",X"FB",X"04",X"2D",X"00",X"00",X"21",X"7B",X"01",X"21",X"BC",X"03",X"2D",X"00", + X"00",X"21",X"7B",X"01",X"25",X"FB",X"04",X"21",X"47",X"05",X"2D",X"00",X"00",X"21",X"AA",X"01", + X"25",X"47",X"05",X"21",X"98",X"05",X"2D",X"00",X"00",X"21",X"AA",X"01",X"25",X"98",X"05",X"21", + X"ED",X"05",X"2D",X"00",X"00",X"21",X"3F",X"01",X"25",X"ED",X"05",X"29",X"47",X"06",X"25",X"A7", + X"06",X"25",X"A7",X"06",X"25",X"A7",X"06",X"25",X"A7",X"06",X"23",X"FB",X"04",X"21",X"A7",X"06", + X"23",X"FB",X"04",X"21",X"A7",X"06",X"00",X"23",X"FB",X"04",X"31",X"00",X"00",X"00",X"25",X"3F", + X"01",X"23",X"FD",X"00",X"21",X"D5",X"00",X"25",X"8E",X"00",X"25",X"8E",X"00",X"2B",X"8E",X"00", + X"21",X"9F",X"00",X"21",X"9F",X"00",X"21",X"BE",X"00",X"21",X"9F",X"00",X"00",X"21",X"66",X"01", + X"2D",X"00",X"00",X"21",X"66",X"01",X"21",X"66",X"01",X"2D",X"00",X"00",X"21",X"66",X"01",X"00", + X"21",X"FA",X"01",X"2D",X"00",X"00",X"21",X"FA",X"01",X"21",X"FA",X"01",X"2D",X"00",X"00",X"21", + X"FA",X"01",X"00",X"23",X"F4",X"03",X"2D",X"00",X"00",X"23",X"FB",X"04",X"2D",X"00",X"00",X"23", + X"F4",X"03",X"21",X"66",X"01",X"23",X"FB",X"04",X"21",X"66",X"01",X"00",X"2D",X"00",X"00",X"21", + X"EF",X"00",X"21",X"D5",X"00",X"21",X"BE",X"00",X"21",X"B3",X"00",X"21",X"9F",X"00",X"23",X"8E", + X"00",X"21",X"EF",X"00",X"00",X"23",X"BC",X"03",X"21",X"DE",X"01",X"23",X"FB",X"04",X"21",X"DE", + X"01",X"00",X"23",X"F4",X"03",X"21",X"3F",X"01",X"23",X"FB",X"04",X"21",X"3F",X"01",X"00",X"25", + X"B3",X"00",X"25",X"B3",X"00",X"2B",X"BE",X"00",X"21",X"BE",X"00",X"00",X"2B",X"8E",X"00",X"21", + X"B3",X"00",X"21",X"B3",X"00",X"21",X"D5",X"00",X"21",X"B3",X"00",X"2B",X"8E",X"00",X"21",X"9F", + X"00",X"23",X"BE",X"00",X"21",X"EF",X"00",X"00",X"23",X"BE",X"00",X"21",X"BE",X"00",X"2B",X"B3", + X"00",X"21",X"B3",X"00",X"23",X"B3",X"00",X"21",X"B3",X"00",X"2B",X"BE",X"00",X"21",X"BE",X"00", + X"23",X"EF",X"00",X"21",X"3F",X"01",X"00",X"23",X"EF",X"00",X"21",X"EF",X"00",X"21",X"3F",X"01", + X"21",X"D5",X"00",X"21",X"BE",X"00",X"21",X"B3",X"00",X"21",X"9F",X"00",X"21",X"96",X"00",X"23", + X"8E",X"00",X"21",X"FD",X"00",X"23",X"FD",X"00",X"21",X"FD",X"00",X"00",X"23",X"3F",X"01",X"21", + X"7B",X"01",X"00",X"21",X"BE",X"00",X"21",X"EF",X"00",X"21",X"BE",X"00",X"25",X"A9",X"00",X"25", + X"52",X"01",X"25",X"EF",X"00",X"25",X"3F",X"01",X"00",X"25",X"77",X"00",X"23",X"EF",X"00",X"21", + X"D5",X"00",X"25",X"BE",X"00",X"25",X"EF",X"00",X"29",X"D5",X"00",X"00",X"21",X"EF",X"00",X"21", + X"3F",X"01",X"21",X"EF",X"00",X"25",X"C9",X"00",X"25",X"92",X"01",X"2D",X"00",X"00",X"21",X"DE", + X"DE",X"21",X"AA",X"01",X"21",X"7B",X"01",X"21",X"66",X"01",X"21",X"52",X"01",X"21",X"3F",X"01", + X"21",X"52",X"01",X"21",X"3F",X"01",X"21",X"2D",X"01",X"21",X"1C",X"01",X"21",X"FD",X"00",X"00", + X"29",X"B4",X"04",X"25",X"FB",X"04",X"25",X"FB",X"04",X"25",X"FB",X"04",X"25",X"FB",X"04",X"00", + X"23",X"EF",X"00",X"21",X"EF",X"00",X"21",X"EF",X"00",X"21",X"FD",X"00",X"21",X"1C",X"01",X"00", + X"23",X"7B",X"01",X"21",X"DE",X"01",X"21",X"DE",X"01",X"21",X"AA",X"01",X"21",X"7B",X"01",X"00", + X"23",X"EF",X"00",X"31",X"00",X"00",X"00",X"23",X"BC",X"03",X"31",X"00",X"00",X"00",X"23",X"EF", + X"00",X"21",X"9F",X"00",X"21",X"9F",X"00",X"21",X"8E",X"00",X"21",X"7F",X"00",X"00",X"23",X"7B", + X"01",X"31",X"00",X"00",X"00",X"23",X"EF",X"00",X"21",X"7F",X"02",X"21",X"CC",X"02",X"21",X"F6", + X"02",X"21",X"53",X"03",X"00",X"23",X"77",X"00",X"31",X"00",X"00",X"00",X"05",X"05",X"01",X"01", + X"01",X"02",X"FC",X"00",X"06",X"05",X"01",X"01",X"01",X"02",X"FC",X"00",X"06",X"04",X"02",X"01", + X"01",X"02",X"00",X"04",X"01",X"FF",X"00",X"03",X"08",X"01",X"01",X"01",X"04",X"00",X"02",X"01", + X"FC",X"00",X"02",X"08",X"01",X"01",X"01",X"0B",X"00",X"02",X"01",X"FC",X"00",X"03",X"08",X"01", + X"01",X"01",X"0B",X"00",X"02",X"01",X"FC",X"00",X"02",X"08",X"01",X"01",X"01",X"12",X"00",X"02", + X"01",X"FC",X"00",X"03",X"08",X"01",X"01",X"01",X"12",X"00",X"02",X"01",X"FC",X"00",X"02",X"08", + X"01",X"01",X"01",X"20",X"00",X"02",X"01",X"FC",X"00",X"02",X"08",X"01",X"01",X"01",X"2E",X"00", + X"02",X"01",X"FC",X"00",X"03",X"08",X"01",X"01",X"01",X"2E",X"00",X"02",X"01",X"FC",X"00",X"02", + X"08",X"01",X"01",X"01",X"4A",X"00",X"02",X"01",X"FC",X"00",X"03",X"08",X"01",X"01",X"01",X"4A", + X"00",X"02",X"01",X"FC",X"00",X"02",X"08",X"01",X"01",X"01",X"66",X"00",X"02",X"01",X"FC",X"00", + X"02",X"08",X"01",X"01",X"01",X"D6",X"00",X"02",X"01",X"FC",X"00",X"04",X"02",X"01",X"03",X"01", + X"DC",X"00",X"02",X"01",X"FC",X"00",X"00",X"01",X"0E",X"00",X"00",X"00",X"01",X"1C",X"00",X"00", + X"00",X"01",X"38",X"00",X"00",X"00",X"01",X"54",X"00",X"00",X"00",X"01",X"70",X"00",X"00",X"03", + X"08",X"01",X"01",X"01",X"0A",X"00",X"02",X"01",X"FC",X"00",X"03",X"08",X"01",X"01",X"01",X"1E", + X"00",X"02",X"01",X"FC",X"00",X"03",X"08",X"01",X"01",X"01",X"32",X"00",X"02",X"01",X"FC",X"00", + X"03",X"08",X"01",X"01",X"01",X"5A",X"00",X"02",X"01",X"FC",X"00",X"03",X"08",X"01",X"01",X"01", + X"6E",X"00",X"02",X"01",X"FC",X"00",X"03",X"08",X"01",X"01",X"01",X"96",X"00",X"02",X"01",X"FC", + X"00",X"00",X"01",X"14",X"00",X"00",X"00",X"01",X"28",X"00",X"00",X"00",X"01",X"50",X"00",X"00", + X"00",X"01",X"A0",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_1.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_1.vhd new file mode 100644 index 00000000..50b3287c --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_1.vhd @@ -0,0 +1,534 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity draw_sp_bits_1 is +port ( + clk : in std_logic; + addr : in std_logic_vector(12 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of draw_sp_bits_1 is + type rom is array(0 to 8191) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"C0",X"00",X"CC",X"00",X"CC", + X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"00",X"00",X"0C",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"C0",X"00",X"00",X"00",X"C0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"C0",X"00",X"00",X"00",X"C0",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"0C",X"CC",X"00",X"00",X"0C",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"0C",X"CC",X"00",X"00",X"0C",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"C0",X"00",X"00",X"00",X"C0",X"00", + X"00",X"00",X"40",X"00",X"00",X"00",X"40",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"40", + X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"40",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"00",X"00",X"04",X"44", + X"00",X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"04",X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"40",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"04",X"04",X"44",X"00",X"44",X"04",X"44",X"44",X"44", + X"04",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"40",X"04",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44", + X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"40", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"00",X"44", + X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44", + X"04",X"00",X"00",X"44",X"04",X"00",X"00",X"44",X"04",X"00",X"00",X"44",X"04",X"40",X"04",X"44", + X"04",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44", + X"00",X"04",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"40",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"40",X"04",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44", + X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44", + X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"40",X"04",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"00",X"44", + X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"04",X"44",X"00",X"00", + X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"00",X"44",X"00",X"44", + X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"40", + X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"04",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"04",X"44",X"04",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"00",X"44",X"00",X"44", + X"00",X"44",X"04",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"04",X"44",X"04",X"44",X"04",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"04",X"44",X"04",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40", + X"00",X"04",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44", + X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"04",X"44",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44", + X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"40",X"00",X"44",X"00",X"40",X"00",X"44", + X"00",X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"40",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"04",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"00",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"C0",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"0C",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"00",X"C0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44", + X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44", + X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44", + X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44", + X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44", + X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"40",X"00",X"44",X"00",X"44",X"00",X"44", + X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"04",X"44", + X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"44",X"40",X"00",X"44", + X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44", + X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44", + X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"44",X"44", + X"44",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"44",X"44",X"44", + X"04",X"44",X"04",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44", + X"00",X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC", + X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"CC",X"C0",X"00",X"CC", + X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC", + X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC", + X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"CC",X"CC", + X"CC",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC", + X"0C",X"CC",X"0C",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC", + X"00",X"CC",X"00",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"04",X"44", + X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"40",X"04",X"44",X"44",X"40",X"04",X"44",X"44",X"00", + X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"40",X"04",X"44",X"44",X"40",X"04",X"44",X"44",X"44", + X"04",X"44",X"44",X"44",X"04",X"44",X"04",X"44",X"04",X"44",X"04",X"44",X"04",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC", + X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"0C",X"CC", + X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"C0",X"0C",X"CC",X"CC",X"C0",X"0C",X"CC",X"CC",X"00", + X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00", + X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00", + X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00", + X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00", + X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"C0",X"0C",X"CC",X"CC",X"C0",X"0C",X"CC",X"CC",X"CC", + X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"0C",X"CC",X"0C",X"CC",X"0C",X"CC",X"0C",X"CC",X"00",X"CC", + X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC", + X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC", + X"0C",X"CC",X"00",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40", + X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"00",X"44", + X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44", + X"00",X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"04",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"04",X"40",X"00",X"44",X"04",X"40",X"00",X"44",X"04",X"40",X"00",X"44", + X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"0C",X"CC",X"00",X"00",X"0C",X"CC",X"00", + X"00",X"0C",X"CC",X"00",X"00",X"0C",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0", + X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"00",X"CC", + X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC", + X"00",X"CC",X"00",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC", + X"0C",X"CC",X"00",X"CC",X"0C",X"C0",X"00",X"CC",X"0C",X"C0",X"00",X"CC",X"0C",X"C0",X"00",X"CC", + X"CC",X"C0",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"66",X"CC",X"60",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"06",X"CC",X"66",X"CC",X"06",X"CC",X"00",X"CC", + X"6C",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC", + X"06",X"CC",X"00",X"CC",X"06",X"CC",X"66",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"6C",X"CC",X"CC",X"00",X"06",X"66",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC", + X"00",X"00",X"00",X"CC",X"06",X"66",X"00",X"CC",X"06",X"C6",X"00",X"CC",X"06",X"C6",X"00",X"CC", + X"06",X"CC",X"66",X"CC",X"06",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"00", + X"00",X"6C",X"CC",X"00",X"00",X"06",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"6C",X"CC",X"60",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC",X"06",X"CC",X"6C",X"CC",X"6C",X"CC",X"06",X"CC", + X"6C",X"CC",X"06",X"CC",X"6C",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC", + X"6C",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC",X"6C",X"CC",X"06",X"CC",X"06",X"CC",X"06",X"CC", + X"06",X"CC",X"6C",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC", + X"06",X"CC",X"CC",X"CC",X"6C",X"CC",X"6C",X"CC",X"6C",X"CC",X"06",X"CC",X"CC",X"CC",X"06",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"06",X"CC", + X"6C",X"CC",X"06",X"CC",X"6C",X"CC",X"6C",X"CC",X"06",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C6", + X"00",X"6C",X"CC",X"60",X"00",X"06",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC", + X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC", + X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC", + X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC", + X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC", + X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"C0",X"00",X"CC",X"00",X"CC",X"00",X"CC", + X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC", + X"0C",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"0C",X"CC", + X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"00", + X"00",X"0C",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"0C",X"00",X"04",X"00",X"CC",X"40",X"04",X"00", + X"CC",X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04", + X"CC",X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40", + X"CC",X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00", + X"CC",X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04", + X"CC",X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"CC",X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00", + X"CC",X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04", + X"CC",X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40", + X"CC",X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00", + X"CC",X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04", + X"CC",X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40", + X"CC",X"04",X"44",X"44",X"CC",X"00",X"44",X"44",X"CC",X"00",X"04",X"44",X"CC",X"40",X"04",X"4C", + X"CC",X"40",X"00",X"CC",X"CC",X"44",X"00",X"CC",X"CC",X"44",X"40",X"CC",X"CC",X"44",X"00",X"CC", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"04",X"44", + X"44",X"44",X"44",X"40",X"44",X"CC",X"44",X"40",X"4C",X"CC",X"44",X"00",X"CC",X"CC",X"C4",X"00", + X"CC",X"CC",X"CC",X"04",X"CC",X"44",X"CC",X"00",X"CC",X"44",X"CC",X"00",X"C4",X"44",X"CC",X"40", + X"44",X"44",X"CC",X"40",X"44",X"44",X"CC",X"44",X"44",X"C4",X"CC",X"44",X"44",X"44",X"CC",X"44", + X"CC",X"40",X"44",X"CC",X"CC",X"40",X"44",X"CC",X"CC",X"00",X"44",X"CC",X"CC",X"00",X"44",X"C4", + X"CC",X"04",X"44",X"44",X"CC",X"00",X"4C",X"44",X"CC",X"00",X"CC",X"44",X"CC",X"40",X"CC",X"44", + X"CC",X"40",X"CC",X"44",X"CC",X"44",X"CC",X"44",X"CC",X"44",X"CC",X"40",X"CC",X"44",X"CC",X"40", + X"CC",X"44",X"CC",X"04",X"CC",X"44",X"CC",X"04",X"CC",X"04",X"CC",X"04",X"CC",X"44",X"CC",X"44", + X"CC",X"44",X"CC",X"44",X"CC",X"44",X"C4",X"44",X"CC",X"44",X"C4",X"44",X"CC",X"44",X"44",X"44", + X"CC",X"44",X"44",X"44",X"CC",X"44",X"44",X"44",X"CC",X"44",X"44",X"44",X"CC",X"44",X"44",X"4C", + X"CC",X"4C",X"44",X"4C",X"CC",X"4C",X"44",X"4C",X"CC",X"4C",X"44",X"4C",X"CC",X"4C",X"44",X"CC", + X"CC",X"4C",X"40",X"CC",X"CC",X"4C",X"40",X"CC",X"CC",X"4C",X"40",X"CC",X"CC",X"4C",X"40",X"CC", + X"44",X"40",X"CC",X"40",X"4C",X"40",X"CC",X"40",X"CC",X"00",X"CC",X"00",X"CC",X"04",X"CC",X"00", + X"CC",X"04",X"CC",X"04",X"CC",X"44",X"CC",X"00",X"CC",X"44",X"CC",X"00",X"CC",X"44",X"CC",X"40", + X"CC",X"4C",X"C4",X"40",X"CC",X"CC",X"44",X"44",X"CC",X"CC",X"44",X"44",X"CC",X"CC",X"44",X"44", + X"CC",X"CC",X"44",X"40",X"C4",X"C4",X"44",X"40",X"C4",X"44",X"40",X"00",X"C4",X"44",X"40",X"00", + X"C4",X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"C4",X"00",X"00",X"44",X"C4",X"00",X"40", + X"44",X"CC",X"00",X"40",X"44",X"CC",X"04",X"44",X"44",X"CC",X"44",X"44",X"44",X"CC",X"04",X"44", + X"44",X"CC",X"00",X"40",X"40",X"CC",X"00",X"40",X"44",X"CC",X"00",X"00",X"44",X"CC",X"40",X"00", + X"44",X"CC",X"44",X"04",X"CC",X"CC",X"40",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"40", + X"CC",X"4C",X"40",X"CC",X"CC",X"44",X"44",X"CC",X"CC",X"44",X"44",X"CC",X"CC",X"44",X"44",X"CC", + X"CC",X"44",X"44",X"CC",X"CC",X"44",X"44",X"CC",X"CC",X"44",X"C4",X"C4",X"CC",X"44",X"CC",X"44", + X"CC",X"04",X"CC",X"44",X"CC",X"04",X"CC",X"44",X"CC",X"00",X"CC",X"44",X"CC",X"40",X"44",X"44", + X"CC",X"40",X"44",X"44",X"CC",X"44",X"44",X"44",X"CC",X"44",X"44",X"44",X"CC",X"44",X"44",X"04", + X"CC",X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40", + X"CC",X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00", + X"CC",X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04", + X"CC",X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40", + X"CC",X"C4",X"00",X"40",X"CC",X"44",X"04",X"44",X"CC",X"44",X"44",X"44",X"CC",X"44",X"04",X"44", + X"44",X"44",X"00",X"40",X"44",X"44",X"00",X"40",X"44",X"44",X"00",X"00",X"44",X"44",X"40",X"00", + X"44",X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"CC",X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00", + X"CC",X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04", + X"CC",X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40", + X"CC",X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00", + X"CC",X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04", + X"CC",X"40",X"00",X"00",X"0C",X"40",X"04",X"00",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"66",X"CC",X"CC",X"66",X"06",X"CC", + X"CC",X"00",X"6C",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"66",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"C6",X"00",X"00",X"CC",X"C6", + X"00",X"00",X"CC",X"C6",X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"60", + X"00",X"00",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"06",X"CC",X"00", + X"00",X"6C",X"CC",X"00",X"00",X"6C",X"CC",X"00",X"00",X"6C",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"66",X"00",X"66",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"66",X"CC", + X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"06",X"CC",X"00",X"66", + X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"6C",X"CC",X"66",X"60", + X"6C",X"CC",X"CC",X"C6",X"6C",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"66",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"6C",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC",X"06",X"CC",X"00",X"CC", + X"06",X"CC",X"00",X"CC",X"00",X"CC",X"66",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"6C",X"CC",X"C6", + X"00",X"06",X"CC",X"60",X"00",X"00",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"66",X"66",X"00",X"CC",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"66",X"60",X"00",X"CC",X"CC",X"66", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"C6",X"6C",X"CC",X"00",X"60",X"06",X"CC",X"00",X"00",X"06",X"CC", + X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"06",X"00",X"00",X"CC", + X"06",X"60",X"00",X"CC",X"06",X"60",X"06",X"CC",X"06",X"66",X"66",X"CC",X"06",X"C6",X"6C",X"CC", + X"06",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC", + X"06",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"C6",X"06",X"CC",X"CC",X"66", + X"00",X"CC",X"CC",X"00",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00",X"6C",X"CC",X"CC", + X"00",X"6C",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC", + X"06",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"C6",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"66",X"66",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_2.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_2.vhd new file mode 100644 index 00000000..f2c9ef15 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_2.vhd @@ -0,0 +1,534 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity draw_sp_bits_2 is +port ( + clk : in std_logic; + addr : in std_logic_vector(12 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of draw_sp_bits_2 is + type rom is array(0 to 8191) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"0C",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"0C",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"C0",X"00",X"00",X"00",X"C0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"C0",X"00",X"00",X"00",X"C0",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"0C",X"CC",X"00",X"00",X"0C",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"0C",X"CC",X"00",X"00",X"0C",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"C0",X"00",X"00",X"00",X"C0",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"40",X"00",X"00",X"00",X"40",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"40",X"40",X"00", + X"00",X"00",X"40",X"00",X"00",X"00",X"40",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"40",X"00",X"00",X"00",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"40",X"40",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"04",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"04",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"40",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"00",X"00",X"00",X"40",X"00",X"00",X"00",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00", + X"00",X"04",X"40",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"40",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"40",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"40",X"00",X"04",X"44",X"00",X"00", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"40", + X"00",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"40",X"44",X"44", + X"04",X"00",X"44",X"44",X"04",X"00",X"44",X"44",X"04",X"00",X"44",X"44",X"04",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44", + X"44",X"00",X"04",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"04",X"44",X"44",X"44", + X"04",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"04",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"40",X"44",X"44",X"44",X"40",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44", + X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44", + X"04",X"44",X"44",X"40",X"04",X"44",X"44",X"40",X"04",X"40",X"00",X"00",X"04",X"40",X"00",X"00", + X"04",X"40",X"00",X"00",X"04",X"40",X"00",X"00",X"04",X"40",X"00",X"00",X"04",X"40",X"44",X"00", + X"04",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44", + X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44", + X"44",X"00",X"04",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"40",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"04",X"44",X"00",X"44", + X"04",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"00", + X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00", + X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"04",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"44", + X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44", + X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"04",X"44",X"04",X"44",X"04",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"04",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44", + X"04",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44", + X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44", + X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"04",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"40", + X"00",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"04",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44", + X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44", + X"44",X"00",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"40", + X"04",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"40",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"40",X"44", + X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44", + X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44", + X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44", + X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44", + X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44",X"44",X"04",X"40",X"44", + X"44",X"04",X"40",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"0C",X"C0",X"CC", + X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC", + X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC", + X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC", + X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC", + X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"C0",X"CC", + X"CC",X"0C",X"C0",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"40",X"44",X"44",X"00",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"44",X"40",X"44",X"44", + X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"04",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"40",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40", + X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44", + X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"40",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"04",X"44",X"04",X"44",X"00",X"44", + X"04",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"04",X"00",X"44",X"44",X"00", + X"00",X"00",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"C0",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0", + X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"C0",X"00",X"CC", + X"CC",X"C0",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"C0",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"0C",X"CC",X"0C",X"CC",X"00",X"CC", + X"0C",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"0C",X"00",X"CC",X"CC",X"00", + X"00",X"00",X"C0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"04",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"C0",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"04",X"40", + X"00",X"44",X"04",X"44",X"00",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44", + X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"0C",X"C0", + X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC", + X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"C6", + X"06",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"06",X"CC", + X"CC",X"CC",X"06",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"06",X"CC", + X"CC",X"CC",X"06",X"CC",X"CC",X"CC",X"6C",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC", + X"06",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"66",X"66",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"06",X"CC", + X"00",X"00",X"06",X"CC",X"66",X"00",X"06",X"CC",X"CC",X"00",X"6C",X"CC",X"CC",X"00",X"6C",X"CC", + X"CC",X"66",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"C6", + X"6C",X"CC",X"CC",X"60",X"06",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"C6",X"06",X"CC",X"CC",X"CC", + X"6C",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC", + X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C6", + X"00",X"CC",X"CC",X"66",X"06",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC", + X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"6C",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"60", + X"00",X"CC",X"CC",X"00",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"C0",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC", + X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"0C",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0C",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"04",X"00",X"00",X"CC",X"04",X"00",X"40", + X"C0",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"04",X"00",X"00",X"0C",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"04",X"00",X"44",X"40",X"44", + X"04",X"44",X"44",X"44",X"00",X"44",X"40",X"4C",X"00",X"04",X"00",X"CC",X"40",X"04",X"00",X"CC", + X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"44",X"CC", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"00", + X"44",X"44",X"40",X"00",X"4C",X"CC",X"40",X"04",X"CC",X"CC",X"44",X"04",X"CC",X"CC",X"44",X"44", + X"CC",X"CC",X"44",X"44",X"CC",X"4C",X"44",X"44",X"C4",X"44",X"C4",X"04",X"44",X"44",X"C4",X"04", + X"44",X"44",X"CC",X"00",X"44",X"44",X"CC",X"00",X"44",X"44",X"CC",X"40",X"4C",X"44",X"CC",X"00", + X"40",X"00",X"44",X"C4",X"40",X"04",X"4C",X"44",X"00",X"04",X"4C",X"44",X"00",X"44",X"CC",X"44", + X"04",X"44",X"CC",X"44",X"00",X"44",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"04",X"CC",X"44", + X"40",X"00",X"CC",X"44",X"44",X"04",X"CC",X"44",X"44",X"44",X"CC",X"44",X"44",X"44",X"CC",X"44", + X"40",X"44",X"CC",X"44",X"40",X"44",X"C4",X"44",X"00",X"44",X"C4",X"44",X"04",X"44",X"44",X"44", + X"00",X"4C",X"44",X"4C",X"00",X"4C",X"44",X"4C",X"40",X"4C",X"44",X"4C",X"40",X"4C",X"44",X"4C", + X"44",X"CC",X"44",X"CC",X"44",X"CC",X"44",X"CC",X"44",X"CC",X"44",X"CC",X"40",X"CC",X"40",X"CC", + X"40",X"CC",X"40",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"04",X"CC",X"00",X"CC", + X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"40",X"CC",X"00",X"CC",X"40",X"CC",X"04",X"CC", + X"CC",X"04",X"CC",X"00",X"CC",X"44",X"CC",X"04",X"CC",X"44",X"CC",X"04",X"CC",X"44",X"CC",X"44", + X"CC",X"44",X"C4",X"44",X"CC",X"44",X"C4",X"44",X"CC",X"4C",X"44",X"04",X"C4",X"CC",X"44",X"04", + X"C4",X"CC",X"44",X"00",X"44",X"CC",X"44",X"00",X"44",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00", + X"44",X"C4",X"40",X"00",X"44",X"44",X"00",X"04",X"4C",X"44",X"00",X"04",X"CC",X"44",X"00",X"44", + X"CC",X"44",X"04",X"44",X"4C",X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"40",X"04", + X"44",X"44",X"40",X"00",X"04",X"44",X"44",X"00",X"00",X"C4",X"44",X"40",X"00",X"C4",X"44",X"00", + X"00",X"C4",X"40",X"00",X"04",X"C4",X"40",X"04",X"44",X"C4",X"00",X"04",X"44",X"C4",X"00",X"44", + X"44",X"C4",X"04",X"44",X"44",X"C4",X"00",X"44",X"C4",X"44",X"00",X"04",X"C4",X"44",X"40",X"04", + X"40",X"CC",X"00",X"CC",X"44",X"CC",X"04",X"CC",X"44",X"CC",X"44",X"CC",X"44",X"CC",X"44",X"C4", + X"40",X"4C",X"44",X"C4",X"40",X"4C",X"44",X"44",X"00",X"44",X"4C",X"44",X"00",X"44",X"CC",X"44", + X"04",X"44",X"CC",X"44",X"00",X"44",X"CC",X"44",X"00",X"44",X"CC",X"44",X"40",X"44",X"44",X"40", + X"40",X"04",X"44",X"40",X"44",X"04",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"44",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"40",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"4C",X"44",X"40",X"00",X"CC",X"44",X"44",X"00",X"CC",X"44",X"44",X"40",X"CC",X"44",X"44",X"00", + X"44",X"40",X"40",X"00",X"44",X"00",X"40",X"04",X"44",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44", + X"40",X"00",X"00",X"40",X"40",X"04",X"00",X"40",X"00",X"04",X"00",X"00",X"00",X"44",X"40",X"00", + X"04",X"44",X"44",X"04",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00",X"40", + X"40",X"00",X"00",X"40",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"C4",X"00",X"04",X"44", + X"CC",X"00",X"00",X"40",X"CC",X"04",X"00",X"40",X"CC",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"0C",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"66",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"C6",X"66",X"00",X"CC",X"C6", + X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"6C",X"CC",X"00", + X"00",X"6C",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"66",X"CC",X"00",X"00",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"06",X"CC",X"66",X"CC", + X"06",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC",X"6C",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"66", + X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"C6",X"66",X"00", + X"CC",X"C6",X"CC",X"60",X"CC",X"C6",X"CC",X"C6",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"6C",X"CC", + X"CC",X"CC",X"06",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C6",X"00",X"CC", + X"CC",X"C6",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"C6",X"00",X"CC", + X"CC",X"C6",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"06",X"CC",X"6C",X"CC",X"6C",X"CC",X"6C",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"60", + X"00",X"66",X"CC",X"00",X"00",X"00",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC", + X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC", + X"6C",X"CC",X"CC",X"C6",X"6C",X"CC",X"CC",X"C6",X"6C",X"C6",X"66",X"66",X"6C",X"C6",X"00",X"00", + X"6C",X"C6",X"00",X"00",X"6C",X"C6",X"00",X"00",X"6C",X"C6",X"66",X"00",X"6C",X"C6",X"CC",X"60", + X"6C",X"C6",X"CC",X"66",X"6C",X"CC",X"CC",X"C6",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC", + X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC", + X"06",X"66",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"6C",X"CC",X"00",X"00",X"6C",X"CC",X"00",X"00",X"6C",X"CC",X"66",X"00",X"6C",X"CC", + X"CC",X"00",X"6C",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"66",X"CC",X"CC", + X"CC",X"C6",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"66",X"CC",X"CC",X"CC",X"60",X"6C",X"CC",X"CC",X"00", + X"66",X"CC",X"CC",X"00",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00",X"06",X"CC",X"CC", + X"00",X"6C",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC", + X"06",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"6C",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC", + X"CC",X"60",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"66",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"66",X"66",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_3.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_3.vhd new file mode 100644 index 00000000..6d5a0d84 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_3.vhd @@ -0,0 +1,534 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity draw_sp_bits_3 is +port ( + clk : in std_logic; + addr : in std_logic_vector(12 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of draw_sp_bits_3 is + type rom is array(0 to 8191) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"CC",X"00",X"00",X"C0",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00", + X"00",X"0C",X"00",X"00",X"00",X"0C",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"0C",X"00",X"00",X"00",X"0C",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"0C",X"00",X"00",X"00",X"0C",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"04",X"00",X"00",X"00",X"04",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"04",X"00", + X"00",X"04",X"00",X"00",X"00",X"04",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"40",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00", + X"00",X"04",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"40",X"00",X"00",X"44",X"00",X"00",X"00",X"04",X"04",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"40",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"40",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"04",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"04",X"00",X"00",X"00",X"04",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"40",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"40", + X"00",X"00",X"44",X"40",X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"04",X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"44",X"40",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"40", + X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44", + X"00",X"04",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40", + X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00", + X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"44",X"00", + X"44",X"04",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"40", + X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"04",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"04",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"44",X"44",X"44",X"04",X"44", + X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"00", + X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00", + X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"40", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44", + X"44",X"40",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"04",X"44",X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"40",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"04",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00", + X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44", + X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44", + X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"40",X"04",X"44",X"44",X"40",X"04",X"44",X"44",X"40",X"04",X"44", + X"44",X"40",X"04",X"44",X"44",X"40",X"04",X"44",X"44",X"40",X"04",X"44",X"44",X"40",X"04",X"44", + X"44",X"40",X"04",X"44",X"44",X"40",X"04",X"44",X"44",X"40",X"04",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"40", + X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"40",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"04",X"44",X"44", + X"44",X"04",X"44",X"44",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"C0", + X"CC",X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"C0",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC", + X"CC",X"0C",X"CC",X"CC",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"04",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"40",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"04",X"00",X"44",X"44",X"00",X"40",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"40", + X"44",X"40",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"04",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"40",X"44", + X"00",X"44",X"00",X"04",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"0C",X"00",X"CC",X"CC",X"00",X"C0",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"C0", + X"CC",X"C0",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"0C",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"C0",X"CC", + X"00",X"CC",X"00",X"0C",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"04",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00", + X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00", + X"44",X"44",X"00",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"04",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"0C",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C0",X"00", + X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00", + X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"0C",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"40",X"44",X"00", + X"04",X"40",X"44",X"00",X"04",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40", + X"44",X"44",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44", + X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44", + X"44",X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"C0",X"CC",X"00", + X"0C",X"C0",X"CC",X"00",X"0C",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0", + X"CC",X"CC",X"CC",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC", + X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00",X"6C",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"C6",X"6C",X"CC",X"CC",X"C6",X"6C",X"CC",X"CC",X"C6",X"6C",X"CC", + X"CC",X"C6",X"6C",X"CC",X"CC",X"C6",X"6C",X"CC",X"CC",X"C6",X"6C",X"CC",X"CC",X"C6",X"6C",X"CC", + X"CC",X"C6",X"6C",X"CC",X"CC",X"C6",X"6C",X"CC",X"CC",X"C6",X"6C",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC",X"06",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC", + X"00",X"CC",X"CC",X"CC",X"00",X"66",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"66",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"C6", + X"CC",X"00",X"CC",X"C6",X"CC",X"66",X"CC",X"60",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"6C",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00", + X"00",X"CC",X"66",X"00",X"00",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00",X"6C",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"60", + X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC", + X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"60",X"6C",X"CC",X"CC",X"00", + X"66",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC", + X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"60",X"6C",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"0C",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"C0",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"C4",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"CC",X"00",X"00",X"04",X"CC",X"00",X"40",X"04",X"CC", + X"00",X"40",X"00",X"0C",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"44",X"44",X"40",X"00",X"44", + X"44",X"44",X"04",X"4C",X"44",X"40",X"00",X"CC",X"04",X"00",X"00",X"CC",X"04",X"00",X"04",X"CC", + X"00",X"00",X"44",X"CC",X"00",X"04",X"44",X"CC",X"40",X"44",X"44",X"C4",X"00",X"04",X"4C",X"44", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04", + X"44",X"44",X"00",X"00",X"CC",X"C4",X"04",X"00",X"CC",X"CC",X"04",X"00",X"CC",X"CC",X"44",X"40", + X"CC",X"CC",X"44",X"44",X"C4",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"44",X"4C",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"04",X"4C",X"44",X"44",X"44",X"CC",X"44",X"44",X"04", + X"00",X"00",X"CC",X"44",X"04",X"00",X"CC",X"44",X"04",X"00",X"CC",X"44",X"44",X"40",X"CC",X"44", + X"44",X"44",X"CC",X"44",X"44",X"44",X"CC",X"44",X"04",X"04",X"CC",X"44",X"04",X"44",X"CC",X"44", + X"00",X"44",X"CC",X"44",X"00",X"44",X"C4",X"4C",X"40",X"44",X"C4",X"4C",X"00",X"44",X"44",X"4C", + X"04",X"4C",X"44",X"4C",X"04",X"CC",X"44",X"CC",X"44",X"CC",X"44",X"CC",X"44",X"CC",X"44",X"CC", + X"44",X"CC",X"44",X"CC",X"04",X"CC",X"44",X"CC",X"04",X"CC",X"40",X"CC",X"00",X"CC",X"40",X"CC", + X"00",X"CC",X"00",X"CC",X"40",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC", + X"04",X"CC",X"00",X"CC",X"04",X"CC",X"00",X"CC",X"44",X"CC",X"04",X"CC",X"44",X"CC",X"04",X"CC", + X"44",X"CC",X"04",X"CC",X"04",X"CC",X"04",X"C4",X"04",X"CC",X"44",X"C4",X"00",X"CC",X"44",X"C4", + X"CC",X"44",X"44",X"00",X"CC",X"44",X"44",X"00",X"CC",X"4C",X"44",X"00",X"C4",X"4C",X"44",X"40", + X"C4",X"CC",X"44",X"44",X"44",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"44",X"CC",X"44",X"00", + X"40",X"CC",X"44",X"00",X"44",X"CC",X"44",X"04",X"44",X"CC",X"40",X"44",X"44",X"C4",X"00",X"04", + X"4C",X"44",X"00",X"00",X"CC",X"44",X"04",X"00",X"CC",X"44",X"04",X"00",X"C4",X"44",X"44",X"40", + X"CC",X"44",X"44",X"44",X"CC",X"40",X"44",X"40",X"CC",X"00",X"04",X"00",X"4C",X"40",X"04",X"00", + X"44",X"40",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"44",X"44",X"00",X"04", + X"44",X"44",X"00",X"00",X"44",X"44",X"04",X"00",X"44",X"44",X"04",X"00",X"44",X"44",X"44",X"40", + X"44",X"44",X"44",X"44",X"4C",X"44",X"44",X"40",X"4C",X"44",X"04",X"00",X"CC",X"40",X"04",X"00", + X"00",X"CC",X"44",X"44",X"00",X"CC",X"44",X"44",X"40",X"CC",X"44",X"44",X"00",X"CC",X"44",X"44", + X"00",X"CC",X"4C",X"44",X"04",X"CC",X"CC",X"44",X"04",X"CC",X"CC",X"44",X"44",X"CC",X"CC",X"44", + X"44",X"4C",X"CC",X"44",X"44",X"44",X"CC",X"44",X"04",X"44",X"44",X"04",X"04",X"44",X"44",X"04", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"CC",X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04", + X"44",X"40",X"00",X"00",X"44",X"40",X"04",X"00",X"44",X"00",X"04",X"00",X"44",X"00",X"44",X"40", + X"44",X"04",X"44",X"44",X"44",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"04",X"00",X"40",X"04",X"04",X"00",X"00",X"04",X"44",X"40",X"00",X"44", + X"44",X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"04",X"00",X"00",X"04",X"04",X"00",X"40",X"04", + X"00",X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"40",X"44",X"44",X"40",X"00",X"04",X"44",X"00", + X"00",X"00",X"40",X"00",X"C4",X"00",X"40",X"04",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"0C", + X"00",X"40",X"00",X"CC",X"00",X"40",X"04",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"C0", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"66",X"CC",X"CC",X"CC",X"00",X"CC",X"C6", + X"CC",X"00",X"CC",X"60",X"CC",X"00",X"CC",X"60",X"C6",X"00",X"CC",X"00",X"60",X"00",X"CC",X"00", + X"00",X"00",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"6C",X"CC",X"00", + X"00",X"6C",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"50", + X"00",X"CC",X"C6",X"00",X"00",X"CC",X"C6",X"00",X"00",X"CC",X"C6",X"00",X"00",X"CC",X"C6",X"00", + X"00",X"CC",X"C6",X"00",X"00",X"CC",X"C6",X"00",X"00",X"CC",X"66",X"00",X"00",X"CC",X"60",X"00", + X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00", + X"00",X"CC",X"60",X"00",X"00",X"66",X"60",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"6C",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"60", + X"06",X"CC",X"CC",X"C6",X"6C",X"CC",X"CC",X"C6",X"6C",X"CC",X"CC",X"CC",X"CC",X"CC",X"66",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"C6",X"00",X"66", + X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"00",X"66",X"00", + X"CC",X"66",X"CC",X"00",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"C6",X"CC",X"CC",X"CC",X"60",X"6C",X"CC",X"CC",X"60",X"6C",X"CC",X"CC",X"00",X"06",X"CC", + X"CC",X"00",X"06",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00",X"06",X"CC", + X"CC",X"00",X"06",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"60",X"6C",X"CC",X"CC",X"60",X"6C",X"CC", + X"CC",X"C6",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"6C",X"CC",X"CC",X"C6",X"06",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"C6", + X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"60", + X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"00",X"CC",X"66",X"66",X"00",X"CC",X"00",X"00",X"00", + X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"66",X"00",X"CC",X"66",X"CC",X"00", + X"CC",X"6C",X"CC",X"00",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"66",X"CC",X"CC",X"CC",X"C6", + X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"66",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"6C",X"00",X"CC",X"CC",X"06",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"66",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"66",X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"66",X"CC",X"CC",X"CC",X"60", + X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"6C",X"CC",X"66",X"00",X"66",X"66",X"60",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"06",X"CC",X"60", + X"00",X"06",X"CC",X"60",X"00",X"6C",X"CC",X"60",X"00",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"60", + X"00",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"60", + X"00",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"60",X"00",X"CC",X"CC",X"60", + X"06",X"CC",X"CC",X"60",X"06",X"CC",X"CC",X"60",X"6C",X"CC",X"CC",X"60",X"CC",X"C6",X"CC",X"60", + X"CC",X"60",X"CC",X"60",X"CC",X"60",X"CC",X"60",X"CC",X"00",X"CC",X"60",X"CC",X"00",X"CC",X"60", + X"CC",X"00",X"CC",X"60",X"CC",X"00",X"CC",X"60",X"CC",X"66",X"CC",X"66",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"66",X"66",X"CC",X"66", + X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"66",X"CC",X"C6", + X"00",X"6C",X"CC",X"CC",X"00",X"6C",X"CC",X"CC",X"00",X"6C",X"CC",X"CC",X"00",X"6C",X"CC",X"CC", + X"00",X"6C",X"CC",X"CC",X"00",X"66",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_4.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_4.vhd new file mode 100644 index 00000000..057259bc --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/draw_sp_bits_4.vhd @@ -0,0 +1,534 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity draw_sp_bits_4 is +port ( + clk : in std_logic; + addr : in std_logic_vector(12 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of draw_sp_bits_4 is + type rom is array(0 to 8191) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"CC",X"00",X"0C",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"C0",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00", + X"00",X"0C",X"00",X"00",X"00",X"0C",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"0C",X"00",X"00",X"00",X"0C",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"0C",X"00",X"00",X"00",X"0C",X"00",X"00", + X"00",X"04",X"00",X"00",X"00",X"04",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"40",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"04",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"00",X"00",X"04",X"44",X"40",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"40",X"40",X"00",X"44",X"40",X"40",X"00",X"44",X"40", + X"40",X"00",X"44",X"40",X"40",X"00",X"44",X"40",X"40",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"04",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"40",X"00",X"44",X"44",X"00",X"00", + X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00", + X"44",X"44",X"00",X"40",X"44",X"00",X"00",X"40",X"44",X"00",X"00",X"40",X"44",X"44",X"44",X"40", + X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40", + X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40", + X"44",X"44",X"44",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"04",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"40",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"40",X"00",X"44",X"40",X"40",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"40",X"44",X"00", + X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"00",X"00",X"44",X"00", + X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"04",X"44",X"00", + X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40", + X"00",X"44",X"44",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00", + X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"04",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"40",X"00",X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"40",X"00", + X"44",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"04",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00", + X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"40",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"40",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"04",X"44",X"00", + X"00",X"04",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00", + X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00",X"04",X"44",X"00",X"00", + X"04",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"40",X"00",X"04",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"00", + X"44",X"40",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"40",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"40",X"44",X"40",X"44",X"40",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"00",X"44",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"40",X"00",X"00",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"04",X"44",X"44",X"44", + X"00",X"44",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40", + X"44",X"44",X"44",X"40",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44", + X"44",X"44",X"00",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"04",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0", + X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC", + X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"0C",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44", + X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40", + X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"04",X"00",X"44",X"40",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"00",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"40",X"00",X"04",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"44",X"44",X"40", + X"44",X"44",X"44",X"40",X"44",X"44",X"44",X"40",X"44",X"04",X"44",X"40",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"04",X"04",X"44",X"44",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"00",X"44", + X"00",X"44",X"00",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"C0",X"00",X"0C",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0", + X"CC",X"CC",X"CC",X"C0",X"CC",X"CC",X"CC",X"C0",X"CC",X"0C",X"CC",X"C0",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"0C",X"0C",X"CC",X"CC",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"00",X"CC", + X"00",X"CC",X"00",X"C0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00", + X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00", + X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"00", + X"44",X"44",X"00",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"40",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"04",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00", + X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00", + X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00", + X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"C0",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"0C",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"C0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00",X"00",X"44",X"00",X"00", + X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00",X"00",X"44",X"40",X"00", + X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00", + X"04",X"44",X"44",X"00",X"04",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00", + X"44",X"00",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00",X"44",X"44",X"44",X"00", + X"44",X"44",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"00",X"44",X"40", + X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"40",X"44",X"00",X"44",X"44", + X"44",X"00",X"44",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44",X"44",X"00",X"04",X"44", + X"44",X"00",X"04",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00", + X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00", + X"0C",X"CC",X"CC",X"00",X"0C",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00",X"0C",X"CC", + X"CC",X"00",X"0C",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"C6",X"00",X"66",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"C6",X"CC",X"00",X"CC",X"60",X"CC",X"60", + X"CC",X"60",X"CC",X"60",X"CC",X"00",X"CC",X"C6",X"CC",X"00",X"CC",X"C6",X"CC",X"00",X"CC",X"C6", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"60",X"CC",X"CC", + X"CC",X"60",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"6C",X"CC",X"CC",X"CC", + X"06",X"CC",X"CC",X"CC",X"00",X"66",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"C0",X"66",X"00",X"CC",X"60",X"CC",X"00",X"CC",X"60",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"66",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"6C",X"CC",X"66",X"00", + X"06",X"CC",X"00",X"00",X"00",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"06",X"CC",X"C6",X"00",X"6C",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"60",X"CC",X"C6",X"CC",X"60",X"CC",X"60",X"CC",X"C6", + X"CC",X"60",X"CC",X"C6",X"CC",X"00",X"CC",X"C6",X"CC",X"00",X"CC",X"C6",X"CC",X"00",X"CC",X"C6", + X"CC",X"00",X"CC",X"C6",X"CC",X"00",X"CC",X"C6",X"CC",X"60",X"CC",X"C6",X"CC",X"60",X"CC",X"60", + X"CC",X"C6",X"CC",X"60",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"60", + X"CC",X"CC",X"CC",X"60",X"CC",X"C6",X"CC",X"C6",X"CC",X"60",X"CC",X"C6",X"CC",X"60",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"60",X"CC",X"CC", + X"CC",X"60",X"CC",X"C6",X"CC",X"C6",X"CC",X"C6",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"60", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"6C",X"CC",X"CC",X"00", + X"06",X"CC",X"C6",X"00",X"00",X"66",X"60",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC", + X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0", + X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0", + X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0", + X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0", + X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0", + X"00",X"00",X"CC",X"C0",X"00",X"00",X"CC",X"C0",X"0C",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0",X"CC",X"00",X"CC",X"C0", + X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00", + X"CC",X"00",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"0C",X"CC",X"CC",X"00", + X"00",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"00",X"04",X"00",X"C0",X"40",X"04",X"00",X"CC", + X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04",X"CC", + X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40",X"CC", + X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00",X"CC", + X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04",X"CC", + X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40",X"CC", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"44",X"00",X"00",X"04",X"44",X"40",X"00",X"44",X"4C", + X"44",X"04",X"44",X"CC",X"40",X"00",X"44",X"CC",X"00",X"00",X"44",X"CC",X"00",X"40",X"44",X"CC", + X"00",X"44",X"44",X"C4",X"04",X"44",X"4C",X"44",X"44",X"44",X"CC",X"44",X"04",X"44",X"CC",X"44", + X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"40",X"04",X"00",X"CC",X"40",X"04",X"00",X"CC", + X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04",X"CC", + X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40",X"CC", + X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00",X"CC", + X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"44",X"04",X"CC", + X"44",X"44",X"00",X"CC",X"CC",X"44",X"00",X"CC",X"CC",X"C4",X"00",X"CC",X"CC",X"CC",X"40",X"CC", + X"CC",X"CC",X"44",X"CC",X"44",X"CC",X"40",X"CC",X"44",X"CC",X"00",X"CC",X"44",X"CC",X"40",X"CC", + X"44",X"CC",X"40",X"CC",X"44",X"CC",X"44",X"CC",X"CC",X"CC",X"44",X"CC",X"CC",X"CC",X"44",X"CC", + X"00",X"40",X"CC",X"44",X"00",X"40",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"04",X"CC",X"44", + X"44",X"44",X"CC",X"4C",X"40",X"44",X"CC",X"4C",X"00",X"44",X"C4",X"4C",X"00",X"44",X"44",X"CC", + X"00",X"4C",X"44",X"CC",X"04",X"4C",X"44",X"CC",X"44",X"CC",X"44",X"CC",X"04",X"CC",X"44",X"CC", + X"00",X"CC",X"44",X"CC",X"00",X"CC",X"44",X"CC",X"40",X"CC",X"40",X"CC",X"44",X"CC",X"40",X"CC", + X"40",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"00",X"CC",X"04",X"CC",X"04",X"CC", + X"04",X"CC",X"04",X"CC",X"04",X"CC",X"04",X"C4",X"04",X"C4",X"44",X"C4",X"44",X"C4",X"44",X"C4", + X"44",X"C4",X"44",X"C4",X"44",X"C4",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44", + X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"44",X"4C",X"44",X"44",X"4C",X"CC", + X"C4",X"CC",X"40",X"CC",X"44",X"CC",X"40",X"CC",X"44",X"CC",X"40",X"CC",X"44",X"CC",X"40",X"CC", + X"40",X"CC",X"40",X"CC",X"40",X"CC",X"40",X"CC",X"00",X"CC",X"40",X"CC",X"04",X"CC",X"00",X"CC", + X"44",X"CC",X"00",X"CC",X"44",X"CC",X"04",X"CC",X"4C",X"44",X"44",X"CC",X"CC",X"44",X"04",X"CC", + X"CC",X"44",X"00",X"CC",X"CC",X"44",X"00",X"CC",X"C4",X"44",X"00",X"CC",X"44",X"44",X"40",X"CC", + X"44",X"44",X"44",X"CC",X"CC",X"44",X"40",X"CC",X"CC",X"04",X"00",X"CC",X"CC",X"04",X"00",X"CC", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"04",X"CC",X"4C",X"00",X"44",X"CC",X"4C",X"00",X"04",X"CC", + X"4C",X"00",X"00",X"CC",X"4C",X"04",X"00",X"CC",X"CC",X"04",X"00",X"CC",X"CC",X"44",X"40",X"CC", + X"CC",X"44",X"44",X"CC",X"CC",X"44",X"40",X"CC",X"CC",X"04",X"00",X"CC",X"CC",X"04",X"00",X"CC", + X"44",X"44",X"4C",X"CC",X"44",X"44",X"4C",X"CC",X"04",X"44",X"CC",X"4C",X"04",X"C4",X"CC",X"44", + X"04",X"C4",X"CC",X"44",X"00",X"CC",X"CC",X"44",X"00",X"CC",X"CC",X"44",X"40",X"CC",X"CC",X"44", + X"44",X"CC",X"C4",X"44",X"40",X"CC",X"44",X"40",X"00",X"44",X"44",X"00",X"00",X"44",X"44",X"00", + X"00",X"44",X"44",X"00",X"04",X"44",X"44",X"04",X"44",X"44",X"44",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"CC",X"00",X"00",X"CC",X"CC",X"00",X"04",X"CC",X"C4",X"40",X"44",X"CC",X"44",X"00",X"04",X"CC", + X"44",X"00",X"00",X"CC",X"44",X"04",X"00",X"CC",X"44",X"04",X"00",X"CC",X"44",X"44",X"40",X"CC", + X"44",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00",X"CC", + X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04",X"CC", + X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40",X"CC", + X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00",X"CC", + X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04",X"CC", + X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40",X"CC", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"00",X"00",X"04",X"00",X"40",X"00",X"44",X"40", + X"44",X"04",X"44",X"44",X"40",X"00",X"44",X"40",X"00",X"00",X"04",X"00",X"00",X"40",X"04",X"00", + X"00",X"40",X"00",X"00",X"04",X"44",X"00",X"04",X"44",X"44",X"40",X"44",X"04",X"44",X"00",X"04", + X"00",X"40",X"00",X"00",X"00",X"40",X"04",X"00",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00",X"CC", + X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04",X"CC", + X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"CC",X"00",X"04",X"00",X"CC",X"00",X"44",X"40",X"CC", + X"04",X"44",X"44",X"CC",X"00",X"44",X"40",X"CC",X"00",X"04",X"00",X"CC",X"40",X"04",X"00",X"CC", + X"40",X"00",X"00",X"CC",X"44",X"00",X"04",X"CC",X"44",X"40",X"44",X"CC",X"44",X"00",X"04",X"CC", + X"40",X"00",X"00",X"CC",X"40",X"04",X"00",X"C0",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"C6",X"CC",X"66",X"CC",X"60",X"CC",X"00",X"CC",X"00", + X"C6",X"00",X"CC",X"00",X"60",X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"6C",X"CC",X"00", + X"00",X"6C",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"C6",X"00",X"00",X"CC",X"C6",X"00",X"00",X"CC",X"C6",X"00",X"00",X"CC",X"60",X"00", + X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"00",X"CC",X"60",X"00",X"06",X"CC",X"60",X"00", + X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00", + X"6C",X"CC",X"00",X"00",X"6C",X"CC",X"00",X"00",X"6C",X"CC",X"00",X"00",X"6C",X"CC",X"00",X"00", + X"6C",X"CC",X"00",X"00",X"6C",X"CC",X"00",X"00",X"6C",X"CC",X"00",X"00",X"6C",X"CC",X"00",X"00", + X"6C",X"CC",X"00",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00",X"6C",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"60",X"CC",X"C6",X"CC",X"60", + X"CC",X"60",X"6C",X"60",X"CC",X"60",X"06",X"60",X"CC",X"00",X"06",X"60",X"CC",X"00",X"06",X"60", + X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"66",X"66",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"60", + X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"CC",X"CC",X"C6",X"CC",X"66",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC", + X"CC",X"00",X"CC",X"C6",X"CC",X"66",X"CC",X"C6",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"60", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"6C",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00", + X"00",X"CC",X"66",X"00",X"00",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"66",X"66",X"00",X"CC",X"00",X"00",X"00", + X"CC",X"00",X"00",X"00",X"CC",X"00",X"00",X"00",X"CC",X"06",X"66",X"00",X"CC",X"6C",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"60",X"CC",X"CC",X"CC",X"60", + X"CC",X"66",X"CC",X"C6",X"CC",X"00",X"CC",X"C6",X"CC",X"00",X"CC",X"C6",X"66",X"00",X"CC",X"C6", + X"00",X"00",X"CC",X"C6",X"00",X"00",X"CC",X"C6",X"00",X"00",X"CC",X"C6",X"66",X"00",X"CC",X"C6", + X"C6",X"00",X"CC",X"C6",X"CC",X"00",X"CC",X"60",X"CC",X"00",X"CC",X"60",X"CC",X"06",X"CC",X"60", + X"CC",X"66",X"CC",X"60",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00", + X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"CC",X"00",X"CC",X"CC",X"C6",X"00", + X"CC",X"CC",X"66",X"00",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"6C",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00",X"00",X"CC",X"CC",X"00", + X"00",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00",X"06",X"CC",X"CC",X"00",X"6C",X"C6",X"CC",X"00", + X"CC",X"C6",X"CC",X"00",X"CC",X"66",X"CC",X"00",X"CC",X"66",X"CC",X"00",X"CC",X"06",X"CC",X"00", + X"CC",X"06",X"CC",X"00",X"CC",X"06",X"CC",X"00",X"CC",X"06",X"CC",X"00",X"CC",X"06",X"CC",X"00", + X"CC",X"06",X"CC",X"00",X"CC",X"06",X"CC",X"00",X"CC",X"66",X"CC",X"66",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC", + X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"CC",X"66",X"66",X"CC",X"66", + X"00",X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"06",X"CC",X"00",X"00",X"6C",X"CC",X"60", + X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"C6",X"00",X"CC",X"CC",X"C6", + X"00",X"CC",X"CC",X"C6",X"00",X"66",X"66",X"66",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88", + X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88",X"88"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/midssio_82s123.vhd b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/midssio_82s123.vhd new file mode 100644 index 00000000..daecc05c --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/rom/midssio_82s123.vhd @@ -0,0 +1,24 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity midssio_82s123 is +port ( + clk : in std_logic; + addr : in std_logic_vector(4 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of midssio_82s123 is + type rom is array(0 to 31) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"FF",X"FF",X"FF",X"FF",X"FF",X"7F",X"FF",X"FF",X"FE",X"FF",X"FF",X"FD",X"FF",X"FE",X"FF",X"F7", + X"FB",X"EF",X"6D",X"07",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/sdram.sv b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/sdram.sv new file mode 100644 index 00000000..8f927d05 --- /dev/null +++ b/Arcade_MiST/Midway MCR 1/DrawPoker_MiST/rtl/sdram.sv @@ -0,0 +1,254 @@ +// +// sdram.v +// +// Static RAM controller implementation using SDRAM MT48LC16M16A2 +// +// Copyright (c) 2015,2016 Sorgelig +// +// Some parts of SDRAM code used from project: +// http://hamsterworks.co.nz/mediawiki/index.php/Simple_SDRAM_Controller +// +// This source file is free software: you can redistribute it and/or modify +// it under the terms of the GNU General Public License as published +// by the Free Software Foundation, either version 3 of the License, or +// (at your option) any later version. +// +// This source file is distributed in the hope that it will be useful, +// but WITHOUT ANY WARRANTY; without even the implied warranty of +// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +// GNU General Public License for more details. +// +// You should have received a copy of the GNU General Public License +// along with this program. If not, see . +// +// ------------------------------------------ +// +// v2.1 - Add universal 8/16 bit mode. +// + +module sdram +( + input init, // reset to initialize RAM + input clk, // clock ~100MHz + // + // SDRAM_* - signals to the MT48LC16M16 chip + inout reg [15:0] SDRAM_DQ, // 16 bit bidirectional data bus + output reg [12:0] SDRAM_A, // 13 bit multiplexed address bus + output reg SDRAM_DQML, // two byte masks + output reg SDRAM_DQMH, // + output reg [1:0] SDRAM_BA, // two banks + output SDRAM_nCS, // a single chip select + output SDRAM_nWE, // write enable + output SDRAM_nRAS, // row address select + output SDRAM_nCAS, // columns address select + output SDRAM_CKE, // clock enable + // + input [1:0] wtbt, // 16bit mode: bit1 - write high byte, bit0 - write low byte, + // 8bit mode: 2'b00 - use addr[0] to decide which byte to write + // Ignored while reading. + // + input [24:0] addr, // 25 bit address for 8bit mode. addr[0] = 0 for 16bit mode for correct operations. + output [15:0] dout, // data output to cpu + input [15:0] din, // data input from cpu + input we, // cpu requests write + input rd, // cpu requests read + output reg ready // dout is valid. Ready to accept new read/write. +); + +assign SDRAM_nCS = command[3]; +assign SDRAM_nRAS = command[2]; +assign SDRAM_nCAS = command[1]; +assign SDRAM_nWE = command[0]; +assign SDRAM_CKE = cke; + +// no burst configured +localparam BURST_LENGTH = 3'b000; // 000=1, 001=2, 010=4, 011=8 +localparam ACCESS_TYPE = 1'b0; // 0=sequential, 1=interleaved +localparam CAS_LATENCY = 3'd2; // 2 for < 100MHz, 3 for >100MHz +localparam OP_MODE = 2'b00; // only 00 (standard operation) allowed +localparam NO_WRITE_BURST = 1'b1; // 0= write burst enabled, 1=only single access write +localparam MODE = {3'b000, NO_WRITE_BURST, OP_MODE, CAS_LATENCY, ACCESS_TYPE, BURST_LENGTH}; + +localparam sdram_startup_cycles= 14'd12100;// 100us, plus a little more, @ 100MHz +localparam cycles_per_refresh = 14'd186; // (64000*36)/8192-1 Calc'd as (64ms @ 36MHz)/8192 rose +localparam startup_refresh_max = 14'b11111111111111; + +// SDRAM commands +localparam CMD_INHIBIT = 4'b1111; +localparam CMD_NOP = 4'b0111; +localparam CMD_ACTIVE = 4'b0011; +localparam CMD_READ = 4'b0101; +localparam CMD_WRITE = 4'b0100; +localparam CMD_BURST_TERMINATE = 4'b0110; +localparam CMD_PRECHARGE = 4'b0010; +localparam CMD_AUTO_REFRESH = 4'b0001; +localparam CMD_LOAD_MODE = 4'b0000; + +reg [13:0] refresh_count = startup_refresh_max - sdram_startup_cycles; +reg [3:0] command = CMD_INHIBIT; +reg cke = 0; +reg [24:0] save_addr; +reg [15:0] data; + +assign dout = save_addr[0] ? {data[7:0], data[15:8]} : {data[15:8], data[7:0]}; +typedef enum +{ + STATE_STARTUP, + STATE_OPEN_1, + STATE_WRITE, + STATE_READ, + STATE_IDLE, STATE_IDLE_1, STATE_IDLE_2, STATE_IDLE_3, + STATE_IDLE_4, STATE_IDLE_5, STATE_IDLE_6, STATE_IDLE_7 +} state_t; + +state_t state = STATE_STARTUP; + +always @(posedge clk) begin + reg old_we, old_rd; + reg [CAS_LATENCY:0] data_ready_delay; + + reg [15:0] new_data; + reg [1:0] new_wtbt; + reg new_we; + reg new_rd; + reg save_we = 1; + + + command <= CMD_NOP; + refresh_count <= refresh_count+1'b1; + + data_ready_delay <= {1'b0, data_ready_delay[CAS_LATENCY:1]}; + + if(data_ready_delay[0]) data <= SDRAM_DQ; + + case(state) + STATE_STARTUP: begin + //------------------------------------------------------------------------ + //-- This is the initial startup state, where we wait for at least 100us + //-- before starting the start sequence + //-- + //-- The initialisation is sequence is + //-- * de-assert SDRAM_CKE + //-- * 100us wait, + //-- * assert SDRAM_CKE + //-- * wait at least one cycle, + //-- * PRECHARGE + //-- * wait 2 cycles + //-- * REFRESH, + //-- * tREF wait + //-- * REFRESH, + //-- * tREF wait + //-- * LOAD_MODE_REG + //-- * 2 cycles wait + //------------------------------------------------------------------------ + cke <= 1; + SDRAM_DQ <= 16'bZZZZZZZZZZZZZZZZ; + SDRAM_DQML <= 1; + SDRAM_DQMH <= 1; + SDRAM_A <= 0; + SDRAM_BA <= 0; + + // All the commands during the startup are NOPS, except these + if(refresh_count == startup_refresh_max-31) begin + // ensure all rows are closed + command <= CMD_PRECHARGE; + SDRAM_A[10] <= 1; // all banks + SDRAM_BA <= 2'b00; + end else if (refresh_count == startup_refresh_max-23) begin + // these refreshes need to be at least tREF (66ns) apart + command <= CMD_AUTO_REFRESH; + end else if (refresh_count == startup_refresh_max-15) + command <= CMD_AUTO_REFRESH; + else if (refresh_count == startup_refresh_max-7) begin + // Now load the mode register + command <= CMD_LOAD_MODE; + SDRAM_A <= MODE; + end + + //------------------------------------------------------ + //-- if startup is complete then go into idle mode, + //-- get prepared to accept a new command, and schedule + //-- the first refresh cycle + //------------------------------------------------------ + if(!refresh_count) begin + state <= STATE_IDLE; + ready <= 1; + refresh_count <= 0; + end + end + + STATE_IDLE_7: state <= STATE_IDLE_6; + STATE_IDLE_6: state <= STATE_IDLE_5; + STATE_IDLE_5: state <= STATE_IDLE_4; + STATE_IDLE_4: state <= STATE_IDLE_3; + STATE_IDLE_3: state <= STATE_IDLE_2; + STATE_IDLE_2: state <= STATE_IDLE_1; + STATE_IDLE_1: begin + SDRAM_DQ <= 16'bZZZZZZZZZZZZZZZZ; + state <= STATE_IDLE; + // mask possible refresh to reduce colliding. + if(refresh_count > cycles_per_refresh) begin + //------------------------------------------------------------------------ + //-- Start the refresh cycle. + //-- This tasks tRFC (66ns), so 2 idle cycles are needed @ 36MHz + //------------------------------------------------------------------------ + state <= STATE_IDLE_2; + command <= CMD_AUTO_REFRESH; + refresh_count <= refresh_count - cycles_per_refresh + 1'd1; + end + end + + STATE_IDLE: begin + // Priority is to issue a refresh if one is outstanding + if(refresh_count > (cycles_per_refresh<<1)) state <= STATE_IDLE_1; + else if(new_rd | new_we) begin + new_we <= 0; + new_rd <= 0; + save_addr<= addr; + save_we <= new_we; + state <= STATE_OPEN_1; + command <= CMD_ACTIVE; + SDRAM_A <= addr[13:1]; + SDRAM_BA <= addr[24:23]; + end + end + + // ACTIVE-to-READ or WRITE delay >20ns (1 cycle @ 36 MHz)(-75) + STATE_OPEN_1: begin + SDRAM_A <= {4'b0010, save_addr[22:14]}; + SDRAM_DQML <= save_we & (new_wtbt ? ~new_wtbt[0] : save_addr[0]); + SDRAM_DQMH <= save_we & (new_wtbt ? ~new_wtbt[1] : ~save_addr[0]); + state <= save_we ? STATE_WRITE : STATE_READ; + end + + STATE_READ: begin + state <= STATE_IDLE_5; + command <= CMD_READ; + SDRAM_DQ <= 16'bZZZZZZZZZZZZZZZZ; + + // Schedule reading the data values off the bus + data_ready_delay[CAS_LATENCY] <= 1; + end + + STATE_WRITE: begin + state <= STATE_IDLE_5; + command <= CMD_WRITE; + SDRAM_DQ <= new_wtbt ? new_data : {new_data[7:0], new_data[7:0]}; + ready <= 1; + end + endcase + + if(init) begin + state <= STATE_STARTUP; + refresh_count <= startup_refresh_max - sdram_startup_cycles; + end + + old_we <= we; + old_rd <= rd; + if(we & ~old_we) {ready, new_we, new_data, new_wtbt} <= {1'b0, 1'b1, din, wtbt}; + else + if((rd & ~old_rd) || (rd & old_rd & (save_addr != addr))) {ready, new_rd} <= {1'b0, 1'b1}; + +end + +endmodule