From da7744ce8c41990787c47cd1f7b5fbee6a13b72c Mon Sep 17 00:00:00 2001 From: Gehstock Date: Sun, 8 Jul 2018 07:33:45 +0200 Subject: [PATCH] New Core, Berzerk --- .../Berzerk_MiST/Berzerk_MiST.qpf | 30 + .../Berzerk_MiST/Berzerk_MiST.qsf | 226 ++ .../Custom Hardware/Berzerk_MiST/README.txt | 152 ++ .../Berzerk_MiST/Snapshot/Berzerk_MiST.rbf | Bin 0 -> 269612 bytes .../Custom Hardware/Berzerk_MiST/clean.bat | 37 + .../Berzerk_MiST/rtl/T80/T80.vhd | 1097 +++++++++ .../Berzerk_MiST/rtl/T80/T8080se.vhd | 199 ++ .../Berzerk_MiST/rtl/T80/T80_ALU.vhd | 371 +++ .../Berzerk_MiST/rtl/T80/T80_MCode.vhd | 2030 +++++++++++++++++ .../Berzerk_MiST/rtl/T80/T80_Pack.vhd | 220 ++ .../Berzerk_MiST/rtl/T80/T80_Reg.vhd | 116 + .../Berzerk_MiST/rtl/T80/T80a.vhd | 262 +++ .../Berzerk_MiST/rtl/T80/T80se.vhd | 193 ++ .../Berzerk_MiST/rtl/T80/T80sed.vhd | 177 ++ .../Berzerk_MiST/rtl/berzerk.vhd | 612 +++++ .../Berzerk_MiST/rtl/berzerk_mist.sv | 168 ++ .../Berzerk_MiST/rtl/berzerk_program1.vhd | 150 ++ .../Berzerk_MiST/rtl/berzerk_program2.vhd | 662 ++++++ .../Berzerk_MiST/rtl/berzerk_sound_fx.vhd | 277 +++ .../Berzerk_MiST/rtl/berzerk_speech.vhd | 278 +++ .../Berzerk_MiST/rtl/build_id.tcl | 35 + .../Berzerk_MiST/rtl/build_id.v | 2 + .../Custom Hardware/Berzerk_MiST/rtl/dac.vhd | 71 + .../Berzerk_MiST/rtl/gen_ram.vhd | 84 + .../Custom Hardware/Berzerk_MiST/rtl/hq2x.sv | 454 ++++ .../Berzerk_MiST/rtl/keyboard.v | 82 + .../Berzerk_MiST/rtl/line_doubler.vhd | 104 + .../Berzerk_MiST/rtl/mist_io.v | 532 +++++ .../Custom Hardware/Berzerk_MiST/rtl/osd.v | 179 ++ .../Custom Hardware/Berzerk_MiST/rtl/pll.qip | 4 + .../Custom Hardware/Berzerk_MiST/rtl/pll.v | 348 +++ .../Berzerk_MiST/rtl/scandoubler.v | 195 ++ .../Berzerk_MiST/rtl/video_gen.vhd | 136 ++ .../Berzerk_MiST/rtl/video_mixer.sv | 242 ++ Commodore - Pet2001_MiST/Pet2001.qsf | 2 +- Commodore - Pet2001_MiST/rtl/build_id.v | 4 +- 36 files changed, 9728 insertions(+), 3 deletions(-) create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/Berzerk_MiST.qpf create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/Berzerk_MiST.qsf create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/README.txt create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/Snapshot/Berzerk_MiST.rbf create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/clean.bat create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T8080se.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_ALU.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_MCode.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_Pack.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_Reg.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80a.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80se.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80sed.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_mist.sv create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_program1.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_program2.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_sound_fx.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_speech.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/build_id.tcl create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/build_id.v create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/dac.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/gen_ram.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/hq2x.sv create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/keyboard.v create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/line_doubler.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/mist_io.v create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/osd.v create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/pll.qip create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/pll.v create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/scandoubler.v create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/video_gen.vhd create mode 100644 Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/video_mixer.sv diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/Berzerk_MiST.qpf b/Arcade_MiST/Custom Hardware/Berzerk_MiST/Berzerk_MiST.qpf new file mode 100644 index 00000000..3365a9a9 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/Berzerk_MiST.qpf @@ -0,0 +1,30 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2013 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II 64-Bit +# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition +# Date created = 23:59:05 March 16, 2017 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "13.1" +DATE = "23:59:05 March 16, 2017" + +# Revisions + +PROJECT_REVISION = "Berzerk_MiST" diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/Berzerk_MiST.qsf b/Arcade_MiST/Custom Hardware/Berzerk_MiST/Berzerk_MiST.qsf new file mode 100644 index 00000000..e3bf2ff5 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/Berzerk_MiST.qsf @@ -0,0 +1,226 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2013 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II 64-Bit +# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition +# Date created = 18:40:37 November 24, 2017 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# ace_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + + +# Project-Wide Assignments +# ======================== +set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1 +set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:59:05 MARCH 16, 2017" +set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1" +set_global_assignment -name PROJECT_OUTPUT_DIRECTORY Output +set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:rtl/build_id.tcl" + +# Pin & Location Assignments +# ========================== +set_location_assignment PIN_54 -to CLOCK_27 +set_location_assignment PIN_7 -to LED +set_location_assignment PIN_144 -to VGA_R[5] +set_location_assignment PIN_143 -to VGA_R[4] +set_location_assignment PIN_142 -to VGA_R[3] +set_location_assignment PIN_141 -to VGA_R[2] +set_location_assignment PIN_137 -to VGA_R[1] +set_location_assignment PIN_135 -to VGA_R[0] +set_location_assignment PIN_133 -to VGA_B[5] +set_location_assignment PIN_132 -to VGA_B[4] +set_location_assignment PIN_125 -to VGA_B[3] +set_location_assignment PIN_121 -to VGA_B[2] +set_location_assignment PIN_120 -to VGA_B[1] +set_location_assignment PIN_115 -to VGA_B[0] +set_location_assignment PIN_114 -to VGA_G[5] +set_location_assignment PIN_113 -to VGA_G[4] +set_location_assignment PIN_112 -to VGA_G[3] +set_location_assignment PIN_111 -to VGA_G[2] +set_location_assignment PIN_110 -to VGA_G[1] +set_location_assignment PIN_106 -to VGA_G[0] +set_location_assignment PIN_136 -to VGA_VS +set_location_assignment PIN_119 -to VGA_HS +set_location_assignment PIN_65 -to AUDIO_L +set_location_assignment PIN_80 -to AUDIO_R +set_location_assignment PIN_105 -to SPI_DO +set_location_assignment PIN_88 -to SPI_DI +set_location_assignment PIN_126 -to SPI_SCK +set_location_assignment PIN_127 -to SPI_SS2 +set_location_assignment PIN_91 -to SPI_SS3 +set_location_assignment PIN_90 -to SPI_SS4 +set_location_assignment PIN_13 -to CONF_DATA0 +set_location_assignment PIN_49 -to SDRAM_A[0] +set_location_assignment PIN_44 -to SDRAM_A[1] +set_location_assignment PIN_42 -to SDRAM_A[2] +set_location_assignment PIN_39 -to SDRAM_A[3] +set_location_assignment PIN_4 -to SDRAM_A[4] +set_location_assignment PIN_6 -to SDRAM_A[5] +set_location_assignment PIN_8 -to SDRAM_A[6] +set_location_assignment PIN_10 -to SDRAM_A[7] +set_location_assignment PIN_11 -to SDRAM_A[8] +set_location_assignment PIN_28 -to SDRAM_A[9] +set_location_assignment PIN_50 -to SDRAM_A[10] +set_location_assignment PIN_30 -to SDRAM_A[11] +set_location_assignment PIN_32 -to SDRAM_A[12] +set_location_assignment PIN_83 -to SDRAM_DQ[0] +set_location_assignment PIN_79 -to SDRAM_DQ[1] +set_location_assignment PIN_77 -to SDRAM_DQ[2] +set_location_assignment PIN_76 -to SDRAM_DQ[3] +set_location_assignment PIN_72 -to SDRAM_DQ[4] +set_location_assignment PIN_71 -to SDRAM_DQ[5] +set_location_assignment PIN_69 -to SDRAM_DQ[6] +set_location_assignment PIN_68 -to SDRAM_DQ[7] +set_location_assignment PIN_86 -to SDRAM_DQ[8] +set_location_assignment PIN_87 -to SDRAM_DQ[9] +set_location_assignment PIN_98 -to SDRAM_DQ[10] +set_location_assignment PIN_99 -to SDRAM_DQ[11] +set_location_assignment PIN_100 -to SDRAM_DQ[12] +set_location_assignment PIN_101 -to SDRAM_DQ[13] +set_location_assignment PIN_103 -to SDRAM_DQ[14] +set_location_assignment PIN_104 -to SDRAM_DQ[15] +set_location_assignment PIN_58 -to SDRAM_BA[0] +set_location_assignment PIN_51 -to SDRAM_BA[1] +set_location_assignment PIN_85 -to SDRAM_DQMH +set_location_assignment PIN_67 -to SDRAM_DQML +set_location_assignment PIN_60 -to SDRAM_nRAS +set_location_assignment PIN_64 -to SDRAM_nCAS +set_location_assignment PIN_66 -to SDRAM_nWE +set_location_assignment PIN_59 -to SDRAM_nCS +set_location_assignment PIN_33 -to SDRAM_CKE +set_location_assignment PIN_43 -to SDRAM_CLK +set_location_assignment PIN_31 -to UART_RX +set_location_assignment PIN_46 -to UART_TX + +# Classic Timing Assignments +# ========================== +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 + +# Analysis & Synthesis Assignments +# ================================ +set_global_assignment -name FAMILY "Cyclone III" +set_global_assignment -name TOP_LEVEL_ENTITY berzerk_mist + +# Fitter Assignments +# ================== +set_global_assignment -name DEVICE EP3C25E144C8 +set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1 +set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL" +# set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF +# set_global_assignment -name ENABLE_NCE_PIN OFF +# set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF +set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL" +set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF +set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON +set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO" + +# EDA Netlist Writer Assignments +# ============================== +set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)" + +# Assembler Assignments +# ===================== +set_global_assignment -name USE_CONFIGURATION_DEVICE OFF +set_global_assignment -name GENERATE_RBF_FILE ON + +# Power Estimation Assignments +# ============================ +set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW" +set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)" + +# Advanced I/O Timing Assignments +# =============================== +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall + +# start EDA_TOOL_SETTINGS(eda_simulation) +# --------------------------------------- + + # EDA Netlist Writer Assignments + # ============================== +set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation + +# end EDA_TOOL_SETTINGS(eda_simulation) +# ------------------------------------- + +# ---------------------- +# start ENTITY(ace_mist) + + # start DESIGN_PARTITION(Top) + # --------------------------- + + # Incremental Compilation Assignments + # =================================== + + # end DESIGN_PARTITION(Top) + # ------------------------- + +# end ENTITY(ace_mist) +# -------------------- +set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP +set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144 +set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8 +set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005 +set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF +set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top +set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top +set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top +set_global_assignment -name SYSTEMVERILOG_FILE rtl/berzerk_mist.sv +set_global_assignment -name VHDL_FILE rtl/berzerk.vhd +set_global_assignment -name VHDL_FILE rtl/berzerk_speech.vhd +set_global_assignment -name VHDL_FILE rtl/berzerk_sound_fx.vhd +set_global_assignment -name VHDL_FILE rtl/berzerk_program2.vhd +set_global_assignment -name VHDL_FILE rtl/berzerk_program1.vhd +set_global_assignment -name VHDL_FILE rtl/line_doubler.vhd +set_global_assignment -name SYSTEMVERILOG_FILE rtl/video_mixer.sv +set_global_assignment -name VHDL_FILE rtl/video_gen.vhd +set_global_assignment -name VERILOG_FILE rtl/scandoubler.v +set_global_assignment -name VERILOG_FILE rtl/pll.v +set_global_assignment -name VERILOG_FILE rtl/osd.v +set_global_assignment -name VERILOG_FILE rtl/mist_io.v +set_global_assignment -name VERILOG_FILE rtl/keyboard.v +set_global_assignment -name SYSTEMVERILOG_FILE rtl/hq2x.sv +set_global_assignment -name VHDL_FILE rtl/gen_ram.vhd +set_global_assignment -name VHDL_FILE rtl/dac.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80se.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_Reg.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_Pack.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_MCode.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_ALU.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80.vhd +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/README.txt b/Arcade_MiST/Custom Hardware/Berzerk_MiST/README.txt new file mode 100644 index 00000000..5ceabf35 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/README.txt @@ -0,0 +1,152 @@ +Berzerk Port to MiST + +Nothing is tested need Feedback + + + + +------------------------------------------------- +-- Berzerk FPGA by Dar - (darfpga@aol.fr) +-- http://darfpga.blogspot.fr +------------------------------------------------- +-- Berzerk releases +-- +-- Release 0.0 - 07/07/2018 - Dar +------------------------------------------------- +Educational use only +Do not redistribute synthetized file with roms +Do not redistribute roms whatever the form +Use at your own risk +-------------------------------------------------------------------- +make sure to use berzerk.zip roms +-------------------------------------------------------------------- +-- +-- Main features : +-- PS2 keyboard input @gpio pins 35/34 (beware voltage translation/protection) +-- Audio pwm output @gpio pins 1/3 (beware voltage translation/protection) +-- +-- Uses 1 pll for 10MHz generation from 50MHz +-- +-- Board key : +-- 0 : reset game +-- +-- Board switch : +-- 1 : tv 15Khz mode / VGA 640x480 mode +-- +-- Keyboard players inputs : +-- +-- F3 : Add coin +-- F2 : Start 2 players +-- F1 : Start 1 player +-- SPACE : fire +-- RIGHT arrow : move right +-- LEFT arrow : move left +-- UP arrow : move up +-- DOWN arrow : move down +-- +-- Sound effects : OK +-- Speech synthesis : todo +-- +--------------- +VHDL File list +--------------- + +max10_pll_10M.vhd Pll 10MHz from 50MHz altera mf + +berzerk_de10_lite.vhd Top level for de10-lite board +berzerk.vhd Main logic +berzerk_sound_fx.vhd Music logic +berzerk_program1.vhd +berzerk_program2.vhd + +video_gen.vhd Video scheduler, syncs (h,v and composite) +line_doubler.vhd Line doubler 15kHz -> 31kHz VGA + +kbd_joystick.vhd Keyboard key to player/coin input + +T80se.vhd T80 release 304 +T80_Reg.vhd +T80_Pack.vhd +T80_MCode.vhd +T80_ALU.vhd +T80.vhd + +io_ps2_keyboard.vhd Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +gen_ram.vhd + +decodeur_7_seg.vhd for debug + +---------------------- +Quartus project files +---------------------- +de10_lite/berzerk_de10_lite.qsf de10_lite settings (files,pins,...) +de10_lite/berzerk_de10_lite.qpf de10_lite project +de10_lite/berzerk_de10_lite.sdc timequest constraints + + ++----------------------------------------------------------------------------------+ +; Fitter Summary ; ++------------------------------------+---------------------------------------------+ +; Fitter Status ; Successful - Sat Jul 07 07:38:44 2018 ; +; Quartus Prime Version ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ; +; Revision Name ; berzerk_de10_lite ; +; Top-level Entity Name ; berzerk_de10_lite ; +; Family ; MAX 10 ; +; Device ; 10M50DAF484C6GES ; +; Timing Models ; Preliminary ; +; Total logic elements ; 3,277 / 49,760 ( 7 % ) ; +; Total combinational functions ; 3,043 / 49,760 ( 6 % ) ; +; Dedicated logic registers ; 886 / 49,760 ( 2 % ) ; +; Total registers ; 886 ; +; Total pins ; 121 / 360 ( 34 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 241,664 / 1,677,312 ( 14 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % ) ; +; Total PLLs ; 1 / 4 ( 25 % ) ; +; UFM blocks ; 0 / 1 ( 0 % ) ; +; ADC blocks ; 0 / 2 ( 0 % ) ; ++------------------------------------+---------------------------------------------+ +----------------------------- +Required ROMs (Not included) +----------------------------- + +You need the following 8 ROMs from berzerk.zip + +berzerk_rc31_1c.rom0.1c CRC(ca566dbc) SHA1(fae2647f12f1cd82826db61b53b116a5e0c9f995) +berzerk_rc31_1d.rom1.1d CRC(7ba69fde) SHA1(69af170c4a39a3494dcd180737e5c87b455f9203) +berzerk_rc31_3d.rom2.3d CRC(a1d5248b) SHA1(a0b7842f6a5f86c16d80d78e7012c78b3ea11d1d) +berzerk_rc31_5d.rom3.5d CRC(fcaefa95) SHA1(07f849aa39f1e3db938187ffde4a46a588156ddc) +berzerk_rc31_6d.rom4.6d CRC(1e35b9a0) SHA1(5a5e549ec0e4803ab2d1eac6b3e7171aedf28244) +berzerk_rc31_5c.rom5.5c CRC(c8c665e5) SHA1(e9eca4b119549e0061384abf52327c14b0d56624) +berzerk_r_vo_1c.1c CRC(2cfe825d) SHA1(f12fed8712f20fa8213f606c4049a8144bfea42e) +berzerk_r_vo_2c.2c CRC(d2b6324e) SHA1(20a6611ad6ec19409ac138bdae7bdfaeab6c47cf) + +------ +Tools +------ +You need to build vhdl ROM image files from the binary file : + - Unzip the roms file in the tools/berzerk_unzip directory + - Double click (execute) the script tools/berzerk_unzip/make_berzerk_proms.bat to get the following files + +berzerk_program1.vhd +berzerk_program2.vhd + +*DO NOT REDISTRIBUTE THESE FILES* + +The script make_berzerk_proms uses make_vhdl_prom and and duplicate_byte executables delivered both in linux and windows version. The script itself is delivered only in windows version (.bat) but should be easily ported to linux. + +Source code of make_vhdl_prom.c and and duplicate_byte.c is also delivered. + +--------------------------------- +Compiling for de10_lite +--------------------------------- +You can rebuild the project with ROM image embeded in the sof file. DO NOT REDISTRIBUTE THESE FILES. +4 steps + + - put the VHDL rom files into the project directory + - rebuild berzerk_de10_lite + - program berzerk_de10_lite.sof into the fpga + +------------------------ +End of file +------------------------ \ No newline at end of file diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/Snapshot/Berzerk_MiST.rbf b/Arcade_MiST/Custom Hardware/Berzerk_MiST/Snapshot/Berzerk_MiST.rbf new file mode 100644 index 0000000000000000000000000000000000000000..59cd6b7a41ba93d448206389984d3d5d946aecdb GIT binary patch literal 269612 zcmeFa51bs=Rqt6ER=BZC4Cmb1y?WqJ5d9uVGJ z;#QIclK|fD?^e~QC68?V8Sff0XL`D-ZrywCx#ymH?m6e)s(#^xmxlNKy@79j=bPX8 z&UgCH|HD81<3BwA!gv1Z`G5ZQxBr=oe|lcP#kU{-=u0E|SAW+6+Q8sZ=PPh#94KTk zSUOKTo1^d*fx+Wo9VedWb*YS?1&jlEx{ggiX(xix2VwBO@Cd>T@_N%+j{nxZygr=| z(y=;&oQ}M{!MgJE{9b-kx~d&uUMdVb9D=vsM1haew=Co7ki&+qquJZD`zA9+cNXd?}aG z@4-4!&ZN9ipQ(&wKLK(Yb)AokmphJSAUrulfPE4u1G?4CAkU^Uj{m9`*BbW8N8tnhV! zy}*Y7(eNc8ujgdPr-A%lPK%D)focYW^ypm4I(`}uPklhNsf_wNPuD$N|9J*F&mm7+ z>Ns%%>;^JXIPM@C1d;`TZi*kGU%XVG2-L5-7Eg2(=zKbZG$l=YG6UT@fsBdcD$g#| zcJWzs4Br1}21*wVqDkW*@4MT9d|dnike{D;{Bj0)y6_Crr8-?;@VFEmO7nnQ0HG8e z2LK&~TWNV6r*fPEJ^+Xw^}A$$u-+5T*JO~Vs}0uyYXRL7yL2u2kZuzUo~J3}<6qAp zzo+_d7=XlWhGnkkg=}u3rvL)F*>uMdx{aCp+f#<@ZIq z+Lot_U7|s0IlLTAx_=@anq%{^a3XJ1w{)jK=h7eV2L2k5tnCDJluYLEtqgRn(>y&t z{v@DzTln%cjoU%cy+Kgh2d`6#j?pB#MMn<5o`J4KqhwU$NcHLXIY6}OJO`yoC*`nl z2@vm8R}S|A(ii!)=A)dprH+pScLI`6-Pin-rz!nmKsd$YD>JwpIR6AtS`NA;8U&(4 z_JHWr^sy%c%{!WBa?ri}T*v>G!HH?2L+~>htQ&y5{=uW@7vyQ8L*u{@$CqSwa9j+I z)1}T8{CEyf|K}ij2FO_Q^!^M)hcbwK;Zd^a6YmG>J5`!;8gex+zUDT_ppKPZ6`Y%a z?&(@{)sF&08GH=T^=@5T)o{x>38M>DK(oy!1bece8 z{X#&t?pJ`^e%4X;^vU2v9sgH=(sDZTqv{)koVJ`U@%=Xe<;nS_`A2*Z=sX8qi!X!6 z6VG$G5+8EV7|883wOw`Pbm*S0Q!8!tYVqhIKxvwTrQZbVSE-NnmjT%=R|C2) zTTQ%FnryUutSO(;CxJnlRJTCmRY%>^QTPSojX>wJ9d%Sazmb8?KMCk4yZVm+9sdmY z6+q{Cnyzz@%;g{%%t3Vvayq2$be;3`L^{+y)ty65mvqKKK*u{W_+#K#Gsx4V&VD!p z@!%H#9dpnvor?xRZl{UfG$l>T`%b*ld47~#rt_PD%K+VbC!n-^&U`DN`COneEIUIo z@KTVM6+a{gk|oK$<_*m+0$slxXwDSm`GiNhEQikmxxUg->G`J+v8wLs@e%Ry=RJR^G4M%mBj3_#vLdD0t!w*Yy%`t5o^X#&k(x|Yt8 z9WBuLPXOsv`aP(B)px3Y5c2v&Qx18Wj;cqXbJ3)B{O^F|DhFMk2uDtUCxF4EK^k-} z*~{zKQS}LQE*&QMl5Ul*5op~1XFzE===$YAJQ@UzS&hvcRNqqYkATMB;62$Af~C@w z{!|7!KOGpvw{pJ1ffWv{aNtxqApIwOdR+eYlA-zIvJ6~Q2F`W*@JEexH;~#KI6uwP z$M0NRnmNsqFV5covB?t>!;`KroRIOwm;HY{PPe}}!|9~lcEM{-C;Ln0eQ_&aGW$#4 zTzn$n0u%-+r^3}W>6BRxS*{ zFj2;HsTB4Glo~5+Es$fP*=ktBc39a4L00H07iCO_cCf!}HKR)#jZvrS+qFxY2UYMy;`!4+r7?+GwN93wwk{e3}c1<%&&r|YFllQU#<9H3{%1&wWT|Y;B!W0RU2Ur z#4z1iuWuD@7aMS)+Hzo6slxZye^>XH2bNztmWM8Dg|O3Q=(`o!EuFG`tmq- zoWcbh>zqQiQ_2z^{qvtbrHrSP=~Ycx@06Nw3Ykhzd`3gbZQE8kz$wAaz;oo>8$Ph-$ILLD3GD$q!#Qy*GZA}`l1nP}Pt50nHT(sYHFTL{3 zwLsr*+dTgK?Tt5AHedJr&Kut6FLbZ3?;mn6{lj-{81>2f=ze!?a`P6IIsOPof)Y*U6DIz-#^GPn2Te+U3n$u5SA?$Q{w%i!}Bqb#-$2WbF8<q)C33iCFYfG-rursp8?j&##2LmoeO3dHnaz zHRF6azR(rR9i>AsU! zY4N}j?Z@pfNiQC{Rr`aM2N192)4hZ|mQ7t+>GI(6v~n2@Zyx=5|2@k@6=;@QyDl4L z#}lRp{06q|oNg`sum1Y!7CCwT<0(6NzEin#d{`;eg1OIs^Hj>dIM0!vUfzw5%QaP6 z-%UF*U)(KclJd$4*_lu?Q0CQ4*s{s1qWUZG?txxEyHjLl*(Ujwc=uTb!P$eY-h72@ zV=$j3eM=Uv-2dz6teD-)XLeU^zVN(PL|e*83wdDR%%ODjJD)xC(kGTYHeH?7o|P1B z|1(1;;y?52W0ajaj=bdYW@MgvhQ}4cPM2}Z&9UVgnJXdh)9uM+cZiqG?pXd$}Uis5ax@tlGFS)#~E_Y0oMKJRND zKWCZ46ay5W2|;=Br$_#kzfCMusP^Uy|CP5=-MQjh@8R^{FR7DuRK(_ z3~w;}|KuHl0}tt({ae7T>;LAwWs7xZFI+t>op933FP@aoaQm)mxaDiFJ84Cyd*j7~ zoi2uf{43tY05eYM^t*v$XBeN-FPMMHaVmad7dwI6UI(dY=zwg4AA@MYBpHc6e1pji* zGnFGlXYdS5%DESl*WdLAFHU^fl)>L$8qECEO=s}B)R!Uc6|#^a`^+u)bl5CO+5JQM zdCN0LZP>YF@s%CkjjhZ1V5N3=4+`&DogX*CPv5%r+WdmSF(@6~|H1U?EFS4wMA!e> z`r`Q+ye#nq+N_&D^LidNES6eD%ZiU7KH+S!Ig(}13<#YKKvkD!&UnY%xgfL>-3*H% zc#i{9lTuu(T2`fl6Af4fFO^O8^uNm6+2a&d0mmx|B|TEo*|1G1=j{L z8~z$HIn!-*lq`#Tf5`l*@IclxIyH4w`ft*E>KDmKF%9xDV9Mv1JaWM7_$~Di=jqMPZ7I@4FhE>cis-ope%Wd<8a_Mrx}GgVL6`TGg%hD z9chxh{x9#+NmBA!p7i7rkYx0`YHo^<-f~^>RUM-S=pKC37m_68oL26=NPRD*7BA6H zc~xOAD!O14A2@&vRiR_9+?13mBPumKA^XmEs(h&!9>a5a^cZm~4H}S0QbbR9P_Xuh39CVBNWuHpX{DRL!uhg?m-?i=hSAQ;<9JZ?u z-eZsVVtcpeCAtm2hRgmV)C!PoBsJ&DW1nGQHNYkPZ3Na+oA#FJB?&Ne(C{-LLWcBJ8D^aBZd75#coAfK%R@y8 zfC}yNhq?B4H#FWC5<|{f zq@};VvOW4+es1Wk-p=U#954Ey_vI@-7rlFCmw6$~j+tHNjW9z`PV1F0JL2EeZx3-W z?}S-+{v#C8J7IKut9NJml9-F0_sp*n{R>3W*s7mWdXC>EN?X&|`i=B`H1${K*w3xp4-`L_m5}oFqs|svnm?Vr*y3&{P4a<8{V_!?&iNw1}B|IoBmO zthb!cR|+!Hk8fU@Zsw-8#(k+StZBil(2EbZ{pUAAW7uk;5SBt`O2~$Wl&o|ct6W%f zQmIUk846Whk$?V2lo)6KsQC;%12C^Bw%X--nVPE%b#)oJxh;HdSX7&H_Hiz}jCrc= zFZ_JwqQpi4tB~rUcsc8Ey<2fb7(0F_!HGK%o!L^=yM%IDo1BH&z9j9}; zQS($|a6_d#W6woJV;i{QkHPD;V_V}r#b=11iw$x^KL*MzH@=pFS zx9$17KMm~?8+DDaqy!6FoYkRn58U}$9e^CK&Q-=h+fI32l2d3XRx;R_fpZ3!J6UdX z=zsA0IEpUt2-RZmq{wt5vjfvRX|m~2GpU+FnP`euRcKvvT%=E2PAHv_7q;*vlZGoS zD<))93L0ir+T8ZYBceRn4yFQ3rHsqUbIbK_tg7G4O^zvLrWK&oWy)?dVIapzShrnp z8S9kt$Os7OL`#yA%yASERgEg#+8;lkZ-a*~5x&S3#;M`9jtS){jp3^^Au`>WsSYkh zd^JJ^7%)9xwT~WrlNtmAQpDVo9*NUT1K(;e0OjgIk3Tn=_b3Xr9tnmpZne3jT~)G4 z9o+IA1u_i>RGbKc7@0MP8(tBvLs>dt5gFOH{03!a?9-9zka-Z(N$qmc^9*U!lJe+( z`M*rNgxla{yi-G%#VHJTKsaN^u4^g+S;?cHO>Qw5mcn|&MK?}pe^fi2Udzm$PSh@6L0doSvwP)w2UZE#mn>zZMgR^fiqPgo-cxUvtaesFz_vRW=H5%cCUn&?^1Z2{NA?_J$)yRT9>ccoB#Z*tfB-B5TJ{l@| zLpR0kySzDOj3nIS&B7&orm$%EHDklES*o9fkUa<&M9;>toy^>YNJ(uKk@xe zCq^bvk&;{yz!^0m0V0A4jB5eP4nkUJA(ze_LV(-$4E2g6uUdxsnH@17STx5~o3l3l zPBNp3D4~v793;0L`}mDWjP#+xPyJu1x2b`~4Sw*uFme;ITvl~@58E0hah>8W7iaPF zHZf#oZEq)PWeAZU{C6P$nV+#KwH;~=q{u?o4(! zVr%1E_b~NKPN#d-@?jtBmgVm4 zqWjlE?neGyC3w~xnem3iXJaejn&4}s(_sHU?$?+QW>uqqqja*W&5Vve8AF~bhXtM- zBuXna)}?o6JV`y6-*++4hKiy{uG+Az<~+@y6p573n3khvX34i)Qm7Ww>P*FWvwRRT zb(X#~TKP7F>x6Q{HWeDx-=)7Tmx6oC-C~{`KgPj zAY}zA$@p?q!;m*snm*tfM~+XNRBhTylU4qXGHe>Yi{{=zHFw5#brT%k4r3_mlAu8G z5hfIF(Nfbv@ZB}-=Igm+wP{q^Lg_`*-==126L-Z2!|+mZUS1T9Wh7IvW#Os0rDC7K zNGnO-McwKMRs5i5o9^?9Vn!+%5S$svRQ<6F)MhnN+FU$M&-g|oaBULFLSwCADKsj= z_SjoyYQK~I!x)^TD~BcHFj>{^jG+sp8EcHQNma&^u2Q?zf8sMBwDVj4eS=>C%Wbi(qo|jQI>H76=Scj*@)C(^#m;0g?yo7UA#vz09RN2Iu6~^ z_Lg=3f3-Dv8$BGxF4}HSgYKM{9!EvQ!hw#9@sgAEg;;>NuIVpIxpJSe_b6sb(5?Qv#_?%Ol0bat1Pu72eD6{QnN7^Z`0EWCp5Ksa z+CgnD1_9@$)R31mhk1ntf(Y(xkHh%gXztvNc4-9_UGuIt41M|gKNmgQxz%{KH*}1n z`?f2dZ1KahZ?0T{XUlKv?ud7pAJ-jv@ClsJH@~hs_gwbtx;j4FIhs1QH*``@ z_g^3qJX_uV;U^_Pro=C896R;|OC3GZ`x8NlxcI(}s6E_6DlQ>`A#I*H_byNK#2D z2QRed|PT>JaKmn>LyYmCt@l-Nf`{?a40 zVKB-p=A*fwh@~}D#OT82+QB4n7-O$ju47(#@tlp@Fr?m8fVri9v9Q3!JWZ(*Pj%Tl z_Gv{5E{TJ<$g=9pvCB0i7*a?#J~NhPxCPTrCMc!hbpq=W)K1k-FmmfLhUG>~O9X@p zNsm4d4MtN)gR@Z|j@yar4d!=N#ji>ac|To{6NPYwqeg$`lReQRP& z-`Sg8p@`E|2t)#B*}*cD=t9n^m>#$7xr{iKPqFES>5Ruedalp_P++RmN!l#QwbDvb zKFTF`B`(!vJBTvUD;P>x2S=s0U=fzOsYW``8O4$yg&ei zkJt*WPD+Qp81^IC5Jy!Q|3>dnOxfGiaOJrHg2OX zprKTpi|AaVT}`JNj$y`R74)yUEyG~&ssjzB(4^+1oZ>t7cJrqr*-csQwrwiGr+^VD z0g@6f1kwQ3zx$3k2NOJyhhzAZGT)#lIo8l1o2iyjg*HI~2}&U=3OrC*yDaZt{lOpC z8SR|(%bUe?Qx+T)1`Lbj^rr5#bPj1W3^k>^40)3!Ln8!fnKXuGD92A4{vZgApC+UR zD4r3Y*JzNZsRTk}B3*L-lv(X3f7{leRe}jf>7@VZZ&g#%T0Bwj)1A3yR|WuWgo^Qq zd}3xudo$!CxiN}c#F7s)UX8{PpEOSxu}LS8>u@x9H|lbCkC)6v zJsStLIE#~tK1Qv&GYfpVgdk_5Epn`9(R3c_*OdcU+TtZK1$zDhYEEmQzOnyA6QsQ5 ziGtW80>ncOYL;d^@s&nN{YmfYN{;qyd5bq!?nQevJHqq2dI=9Oa!sZZ_6x4@M` zzEVfS_{vmij<koUzr&e9^|J)dlG|hy=^`XqGe&C~c%DpELF_u)1(9CMNXM4N6U##DNqx{2o*avSV z>w$7yz4fEhWIgI(@XNQ^84ug3Wh8w~B+WVtNDnq}He$$Ww*vXLfKZR@rRu_y2n z(oh3E1uH}my@dOre|f|x71Dg_Llo@wj%9k=0+EAsjINty%uT z4pXVJE$38@aaC%B%CG;yH0GNHH;_-HUydh5GDlCE+USgy9OSAxfwH%FH$hRcE#9~; z%_n(pc?KO0uV!(;)IQunoY5zGI9IrvX7N+LrbZ`v-n05we8Q3mY#c4>(11SHY=o1> zq>9}vANrH3nGYsYY*!a>KJlmJO;(@5=fg$9jcv=%RGdYvFmgb1)79&?UFqM7>P?;D zF48L@OT!uFlj~ zEZpF9nU&U};l6+!A`usuhygs5#2d}1zBVI5V<8oP#V9bLnYCbH!Zb{sbKvzP7S!HW zyUmh#9OLM#db9qlem3(l!{M@bI+j{T3CRINixPCRxT7uvFZHLEy>&-9ZW|e9q4bEh z3cy zU=0h!KU+fpO2s3Hrq-ru-J)Bon)#OnQ>k;V(i^?Uio-i-6GLjAATMOW#o7mkn}_BEMlteQf2r9i?0# zyRl_WZLAX0Ujzz}6{5iupzW0{990pne!{iUb5`ZfKYz`Ndwncg@KWw|YWEmpL9-g2 zquH1q!3AXMqYI>X5JLVXmI65lbXwbID`8k)@RVC(W0V(tBnY24KVL9Q6VB$_c-kTY zYN;$8rJAWTOACTz*&=|hho1t$GIq%3d6?x11d6H{D;klM4J|Z$aV3!Kx#bsz-hgDu z^EG-^IH^F8nS?S2$$^T66AW!Fd?JY;msc$ExGU=ma|&ybq#10`%xl$6>U+-5_qu1u zp+!s0(l8L?tp_gGORQBU!z4bLl=Ns)WvJzzuF0I% zVL>msWb|Z2rIw+}Km2!WvMuOrNysY8DC3~D;H>JbKvqY3)wb`Qd<~~6kk^$T(~SDo z?f@CF>KEDsk5!MkFOHj@Q6CD74XcwkwfLd|5)NZMDe*W1SqKuk#UPS2W8L+T69r%7 zr`wVTELp0+U=vwduTj)PT(dH** zCPU5?gW255977qWGDy|sV3E543M7=AVgVnCK?=9A1}@Ao-1iM6NHvtE z(NwN}$$@i5k#w%PZ{7SOE00j-yg9YwtMy@^@1{4$v=MC?GkE|$m3zj@k{i-aIqT8M ze|Ks!a4NaJi{+$wD*SnIo(CS*&kCda^75%li4t0_v}Ph9Zn^2s*xGx~*n+TfOI#~7n9kJwsh&uGNwTTJL zOo__x24*HscCJ%B!fRNr+GtYRCZ(u8F>p{mjM1h^90NyYPMTZYp{`dOI6QqVwR8&x zwL!{Piii^vKr{kJ5wm$kB~92WZK|>=h9K({dbElH)wCvd$Y?$69`~!}yPVSJI;I>1x1nE1MH~%UJf(G95j)o{GK$Bk zp{E)v4{SQeYKl=<=U`0n8QE0rs>AG~lhG*m0+|#RS(mAWsbJX7~-OVUed4(fgh;iNi zL%*N|5owHh@@LhkKMf!W+)_-lDs&)A62o%pgLac>GR_n4Yuh+Eb1|G!pL6@N$TmJ9 zqX!H|Mda-;h0IrCwPSEsB^xpHh|6l4ZgQR7A%$ewvY89>7gy+hGv$XU(?c+ZYEwm$ zsI0lGHG2Uv1Bt?G_|A7?R-EMcp>j-1wSXwq!HWBRg^pFKFj5PKEsPUUr;b!@pr%dg z*D9RYZV2Tf?OnVPGDC-C(QFaZ71z)s?I0T3(b2E`SqN^LV9*J#0h2T1lNm>b75QDc zUa;AWXck0Gg{qCEHWS)1{bKb$@Jkz$u%gAtRz-Y?@m@r~2~&gIjD!Sw6w@~Q482*R z-?QxIG5tzZDvntsa>4;Ii$t)CaA_KwpO@#9)yghbjA&_?9iSWb`UtYiS$#xnu?|KCSg|wY; z9p7mjUHw8ZE*%EhcODp*18j1VSsSmJk<4Z$CY37T;ycP!g8anTPS~SH@YnjxrJIZA5_Uv08Ulm2xm{*vXi^L#U1rPElwh5u@5`l&z zoRCLxSq7&B$0yv!7$u}`LVO9En9!p{LbXFm5!GQR(N-hseugb%X((G8soFNF#2cTS zEHw+=)_5WAt|=&@9s>O~SLIM8^`(R)-&!6eQW z5fogO1oKhbrA$;z9rARH^ymam5zQaQ1X1yB%l^m<)Yomb3f*GUs2l1t8pJeM(kfQd z^90gNs9S+x(_pEgG=z+F624~lmMKFFnWm=O17R4uys9=8>xn5?PiMgD$?Hpn&|5vx zTS%8fvH-S*LfT%_+v#GGy1^`?fFahJ015|Ptd2y>xn>7hRb41;r43>TjoPNYj#aaQ z!Hj&(4@@-23gLB4tC==as+3j%MpK%mtBDq95gO8wrWlcBL4X*1x?VEbi_NYu)8j}i z^&x=jN}HTUAD=fJWiF_ZY|9za_uzk35>JLZCtwyDGy45 z$*j7>l`U!yo6q(%JQx!`c^HZnjYmtFEnr-*eayt-(F7Fd*5A*B*R`xTLZFmKRx+)rV&5nyjvcr-BJ!bm@E|oQQEqqrV_0Bq zFbNAGYlOuGO6K@YNwJ6WyYY%tTs?;-N z(c!{#n{>%^D=aiE%a^H3RaB5xlc*u870;k2cXvA?p`BimY69eZdo2vXS%lW!9<#+m zkpn$*z8zCePsYSd2^e-3_8Y7>E!*Pt-~CB7i+(Pl^&lISs2(wZ5l*ty?ORc?4Sa57=nT$E(Kd)Ums_6S`pHF=6Z?Pv#G@4xL83}oc*_Vn1P6x;0fyXq( z;E_?zurtM|A>oc&+Jol+6Niwjx}|7RspyNdS#4S6I;2f9 z9V#LcA?EQHoZpSGA}=D}1>!-*(2?3{ z{xjZ~eogDqN}9)Za|>(B)oUV^69^q6IvJs9T5OQdgCxtOhC^(k?vRsXF(k;UT2OmX zZ(4#f`JTs0g_2ibs7IDn%dnY)DllkO2HUS{8;<4mGA@)2`~soVZLLz#hHwit^)K3~ zTTRuN*5~KdD&4SwBCbZbAw0|!gKmms!EAtB;&#%ZbJ}hRi>sRVnDnSvs*5i#>HpmyZEtaoqX4yZ zVcvMsI32h$3FJ8jc&LWmStjkN5yRkD*gE=^FIZuvfcujIx73tH&;`h(56lTl#%$t5 z=9piqdR2tMr)`|$YK*rV!Big`b)vhXD65(p@EnhQ>x$ezP@^X==cxNo9S6i9by)|nd3v=30!2UJ7 zi@oJPX2%VV+1@hdJ44_d*PMr=*^Ell-xdNc{L zQfYVP-_ogc7c5Jd5%u1VTf91v1*+T`o84Z}Pvl^xtf_C9C)12qxb>|tK@TS-V{%wv zJ8BG%Mh>9-U!;W(@07u7foG$Xn{h*n3M;6Qzw(Nyiqs}z519~ zgV_Nn8r00E*;@wo8Fo5~0&xuY2I+-Osq2%9RA@i^$m_xa4M@hOo3K>l(h7$i+9L@y z8bEHIVK(6dsT5<1TQFX2FqyO$fZcm2HB+O4A*MpaRh@!XsAf-AsqugRi8Rzmr%S{2`6 zBM&%AYAbcfo$ldTi?NhOufii_3jft%BV8HKTFt;o-HFIB-bC!f&)HOwMDt!)kaKL5 z(E0*hGH*mj-Ac!q{cfgqigJgMC+h&$obZNx`jXkLiXKj?NETL(T<`SR)Yd*lO$+=qWJ*4_JUtram^*LOl=T(SRkRwjppH!angSWR2Eqrw$)@BCPQ;w2pYrkMU2o_$am?hKm6{?# zD1BsuFM*-VRIQPSsF-s-P|h0Ayw*Z79gs0&vZaPq;+iA{{Rvm%T)5NmWmmigWTuva z!7J3N4$u^tUdiG%y2Mlh4X7U+EzqkDB;Sw#S42o!zU}nyc$U>O`IZ{4HSF883FtqX zU@FOKYO|Bym}{z))i~qGng*E~s6r}k&K^SRu)Pj*4T9$ElK1@Z-%@qGQ?y2*IY|H7 zslzN>FNO#&D#HEbkDEGN#YrP-S&dSyP{mfMRw{lasg#>`w7q%#dtVdY6qPT!rxEWi zU(~uG89%SGAt+qqE!3^`Z%Zn(k4#zP-m1&WhYnzUm*1N3zOf5;bZS=}z9(D=8vUd^ z=j?7=*}AK~zGjc_@%nBwzACJjpK0tl8OFPXv3Tj^_$pR8UJ~PL=98G!0M-1o@LluC zH-sN77v8jWL#4IPd(-~jRlj<7H1EHu7Ja1r{u&BnW}2sKw~qVq^wuNpw<<}%vW2^^ z^Ug->U2x;aYghI5R4VnWu5fSfo?l$s{HcSL+0NV0dK=1LD}VWsRW;MV1C8C~OBxfM ztrs@$x}g^RN%@@{))!juZaq=&{7^bK8{hf#4_HVQSYZA(02U2zckXy-c*THsJ|{TY&zSua+G4b@F7~ zjWQW>gp%-7dr1COt)?tMh|G!kijnZ_Mw&>K+NbSqV+8lt{vS2#KBkRQrQlOgPsL!# z23Yioa9}DcXps6gslP&H*@It-IIS`R43kJtIPyRgTT)>KzL!UA0iz<>SW&RUYpSyM zj#7AavY?eoE!Ba%I3|}NK4e-Tqli=#3soD$b7r{X6{w-$;K#vL7~q3yU^wRM1Sv1L5AyWfd{=G7k)(_AL@7U(!!W27-R}S6 zXF!x_MO_XTHmm zWHzZ~Rheh23JMU)h_3me^CIM#&Y^^Gh0t&LY4IGL(i7cZWDE)5G>lT(Vmg^3?lc*> z_ujLrX8BZ~#RG**JjnS^RzoStrg+J7#dZyibp)W1xhjJ+Shcr3+8!TC zFnqd&$Ko9e^#9I?f!O5Xg>U`cQ*Gw7I0`-D-V`^VltpxScD;Cm6L_!Nvct?-%}=8y z`lj%#jT+>G1BfT0e?1U|YT;9UYV$eKm^;;bbo!!o<=*5^`f>T3+HS^XUJkLLd+w}+W zaeo4Or`*DWwg2s*V~#{^dnj;so|7Q?NpLf0iQC$*mk8{~zGJz_ts3SFn>b4kpB z028}UcxnTJxgd$B*~W_QkXLZs2#0g5Fl={QwOiLzRu6BgSn(I^{AVd}L=WF*l6Ls9-sk&7g!EBHeQZ1chDpwY>?}1^IQ=kc*1uL9d5}%HFR8OG* z*Bisxe6;B8j3YekM^`h!ymQT1v2rzr{SU;}^}qJI=IujMz22Spw@@LyNkNCE&hc>1R&M(nqx^kd3Y@GqixMwyy94awX)Xg zVXo%A$0oP+|Kk6#n$S7jU^UBOzEl`RO{8`{W>hLEs~DbhZfa&&n8^SN7`JA}0jJt% zz-|+j(jIhX(p7#Y=tYP9;6KY#6*>rB)b^awb-Gu$2_{%Sr`L8bvU48(L*Cvw!; zX^(U8>1Hgus{H`1#Dtk3LP#f1C|uDr;k1cyi!O)dm-%nF@jXLM_a|=fC+Z^zOZq>h z;MKu>{=`98+#Mc9hB(kX&JPl7KW68eq*tRBp zeO>bb?B}rqWi@T=y2I8xD`SPZ$;ZYD_y5<`V{6ZyxY2J%!%jHm)@eUch3>VVvJU*_ zoOR&7RpGUPszXQ=Ffk9==|!wk8OOppX^4jX4cPZ5mxfE8alXC((1^d!v> zQjtB`2ygP#LEm@2a>S zYu5VQe>>0REfeTL!q&E=+njE(roD#Ad1Ms^1EUnHfoV8_AV7K|kqmGT`R1TNtme}6 zL#Wr9^KFPnR*^aYZGugRQ^ATfEBu5uCgMA{o@Yf(%EU3o06_a?CL)!B<8*~dAyfK6 zE}0Z1%_<`hmxLUXwoM$S|9AL4m>AtcGih4ZeW+a#$poC z2vG)dpyiF-CS#U*W%J7Px2jZw>Lk4M-1io0CD$0WsCE#u)YWxr(zQ;_6p9Qk^A)3x ziGKnmELIwQfT6gD<)bR56pe<>al70!p{_BMxz%>ubn`>=>t8PwXa+zXv5tJjVY33q zD<00Gl0>2C1nNmDLaB(=G+CEA)S`Qatu(=ydMqCF|NLGfXp%i&271k!sE2q3ap@}g zMq$B}P*KgmzBSRYstqHdr4~C*J*L$<&j+H=Jj>_RM8s*UG$WcwO50kB{FVwcHdbkY z7{OaUjj29T+~=33>R8llI3AJE(EsJ6hEoCw$suaN=1Wais+2gGhR}nKwVR0lKG?v< z2R~tkVtv$d={K)cXv_Jvh7#Mm+NZHZqbr5Ae`HnE5mAyhob#}i^1*3}Z#nO1T}@%R ztS(K|ZIh2k_QpzE%rj0+Dr#<6c*h~EnPyU=qrowzfP_ItJ50~(+sM*luOOq6Au!06 zXGx4VcDTiK(ZbS7BSpw_rH!@ADJM_=91e~z-v%4SNh5U<`6jsO)GSD#a+*9B+u}-0 zj)NvHmtdx+xg-p}y5*&4p(hdJGRXSGUgC1MBHdG8( z&1sPE#EcatcIh5?UA2{&W!yq??}t~F3Wzlog9I`~DfX^ayV0C4204^20Iz(x6cCbC zTHcqrM~l%Q!i~#0)U4TTQMqe()2cBHr7%JduVXrCE{y3}7$9sk3QYzL(%USg_|jIS z=c!u*knv_Yy zLH-Y5*C%atDWYAsqi8{Ti%SZ%iO^Zs|KuvVm)3{s3w4K~7W5!VD@lx!CyR7>4%&Xj zG-bs;lvQn<8H{D)-O^;@!{~gfr%MvzSl`#7Skp=(QyMMKZE$B-rbZegRZCLnjG$k* zmcF6s+i_L3i7tImoWP%DEu?)y?q;_D4c41)3=1O_GX_e{inL)&3u7XgunXnVjGCln zkn#&rrIH$75)c;5%q+Frt0{oc#%mT1WFS#C32gWe@7kjl8}Mt~G=nTLv3p&mBOE=X z(ME#)8JndBdfi8SON<>8nh^%ZQs2y$H~w~G~V>g zbWn2MbJUEyo>#r$zbS_ z;ga+59sZ17kTj$x!p6&oD!lpQZ56tzy?{H<-xqv&@w5J<_lxJ2nyZp1whk>oi&t1c zPe8UREc(q_lOf3T5-Eqe&H#!BVx$;C*7{tpvFbi&-+}PjIst|eh`-qPeD6}%8*!)i zPXyk@F$32FUv;u|WqG`5C}Fdb!miBJ-ppOz7wqKUc;U8-QvV${e!3P;w|1nxCU1#O zE`ghI*NhAy5~J)Rt{U^IG#yYf2#3i&+TOA6KDV>4JmSpm@JHMZ@z%D@%UW6gWq)uJ z;W8fo0$Oa|+ZmOP{?=us=IWB3SJ>s@sCw^hROZ}f!90ynnZ~uy^9Vd5V2w@DFKcS$ zJ!_gJZ#_>nu$rsK8n*QYcT{v6o85ReViVxM52oB%$1iA z4z$yC`2O#GJlxjQd|zU(0z)w3i;lIzZK^ypl_Ny7Ssq}z5 z#Eba9=9vtq?+rtZ#i|Y}yGWOyJZew6#MV_hUPb`ZR?o|aHY5*50pkp zMmYKmG&%ZuKT>QR$?QP=1kDHy9hqq`;1zrb9kb`c*H-QfquY!;w|h@Rq&_J@UoGB; zw?5{q?4NkK{Sy*-0HM-Ald_{zOwtKo$5P!|==cOuaImmU5b;oIV-domn?@EdqQx^~ z2o78=acUd`rAtt9@cZ9+p=OOx1>K8~%75nx87^XD6gQ);Y~w==bXj_g8q~AdjT2Wv zV|*8^5*8A0u2>21V(k5OJab5UL4w4u&bB_aH_3{Qt@2Y(ywUO_?#EVb!I#FsRAQ|| z%)zjL6i#FpGDD>-v#Nnjy>M_J-#-2>%9mGSW0xDlpQr=1P#xrLtYFMizVPtRoa<{V z2bjS9O|W5DMrCTPOp5JwKc55y3O4xhB>xi zZv8>yHRr28DOV~+gz}hbTV!F!FZF?Cydaht0AoFV(dmLjsZ%SamC? zyH>D0Ae}r^UF?GJdTnFfCxf^Ck-Fu#osIQ?``j^PvARQLLpS)AzX3z~x$AiZb^<$XLfaDA z4IsOfcF>$=%m(jL!^0JUz=l+#+Q%+XoJOkzr>aiV<0+5fM(gfMf=aEI9gL{5b4B3P zlX_SWoZW6y&y&#Pw!gz~-w@ZmYOU;`(fXS{0`Ubav_WPN)1-poEZVYoKpf^nFhJix zl_u2Mwge)f-)rzyoYO6mK;hKmx=z~mHGc!r3f3os;*gnSjh{m{H6Y8cT1;^x-?F~l zV%6EGwy}g;>N$00f*@{poc5-g(qfA}0@$H#yW#nYS^bAqRvZ}d1f@E}FqlR-$ez#u zN-|CKp)D+sOaKD%ha7D?a1FtsV^nV>gd+(_hD}CoS2f-#A2>`M8?mV{qgX#u_)WGQ5&(AW zZ?`yK4~yIvW>EJ3SEF$@_aBMzqTgJ^$r`XLY-MT}aH==|l>AndW zXHbn9ADaCUK^qC67Xxee`DQ=P_21f<(BX78lkT=;A&QfUBpUOY6(%cB~p^|C^QF;Fhl`rG-Y#t|#{CPgkY~>vP%4ahl@=t0<031Hno)F! z5v8^!bVx!TL!Zdu6)KpD=(64Q1E}||Q*}m)97tyECzx~HsbE)dAlSWSqjzM~nGL=a_-<>nR~d2k&3o3ve|cU{H5z}ig-@COhthw+B=tE%0Ln)vr}b3ZiRx~GA)bbG5; zOkmHUur=M}mv0W+C0!Vi{ zN4FgusXKpouy$FaH+692q2QrWulawqFEJUG#HS8bfz zcUj|8m&Y;Doe^)U$I9qspM6b}hz25?E*Zl>mT1Qm9~jeCIVi_R8!O-wNj~Kc8^A|v z;GW4LlpkEH`AIw)OdX5^mTTW0)VtRngp@{OGhaCDTglsUSdWz#PC#N+$@^6B_Vd}T zk7qT}V|)Gm-&)O>c~n}ti~r3x&oXGAJ>zy_e1Q?g6CQYF+>wK7d{pzL1?t6*HQJdv z=m(=y2iu)*c*8z(j34Z(vsUWyoLmf*A^tlLR!nyMur<1W(}8`WKuhucZ@s_twnP-j z12l@LOS2Ucfq<@gy}?A2xEfTXW+8(aUr+2X!NC_&dR$Cts)z!aK+rUH-be&Ok4L(%Dwyc3gF|#6_7KomsLsFpRx48iif#p*qGbx)s!Q${EjYjQ(ULWWi+51+62q=*>ufd{fh?`Z-T(V<9HSyCon4KW$>LXi_NeAzmZd#u>?ft=g zG8zyoGA}14koMLsT`zdHGu0!{B|$yu{&tWwrauL%sAKK0ZzY;!`sXW{$$-Qdi+DFd zgduq;p4e(OI2W1=ioQnCZtoBRn!mC^9mJx28@eaz)*Lf%m)$`%E9s+9W7OM|tTB3> zPQwc}*OO|;#+bSb1Fh5`HlfwbCtJP!!A}1`HPXh4{vEyThb0v+q zKdkaPW>8RXr{@8u)tJr;kN)1}i)haJL_cARZ3LYd4@H!1fms^)E1CtjW|J6oGonSY z%m*2C3SweSx<1s&z{jFVtbp)xpp}?)_&x|a9uZ}D60yF$v)7O71Ot3`yN`$Xj^|l` zGhA6Doj67l@wG~;qj)h9rXkoaMSwso#EtM>)w@wrP!WR0P2kp70Edc&0IvsztINa!ADeG}ke)#84 z^-N5JBTm@5ML6AVCe7{X8>ga;6{_bkRcE8;`S60+FPW>(I$Tov*ll3-Z?H=a{$uGT zCWLr{Q|e%9b{yZYuXDmx_0VfTMl#!|6YlE-wb6xoFi&6|^ZJ&Lozo;XW2GX6YM@UN zx0y(|U{Nx^CLQ4NeyEisfEI)pccE#emFzW--(fzH5QKrv&I_jPbRyl@^6&jAmZ>Z7 zDTyj2UVT-#hyJM)tL2s)v@406CShT$HPwox$iy~t2)ERQ@S+ZWS;9UF?AtgzO#4Wz z$JHwXXT}bK5hf$o@#!oKBll~*JB?#LGWz*?J$8L!M%!!s=jq*2K~Euyk7>KKqK!=6 zZihF;W}BxT1=KID_-(uH)oQdNbnEV6dZ#w)BYow)F2lwT2rSg+aSV&Y0X)UCOZ;Ic zS&tg6pWpHx8ExOq#sk-1UoOtO4?H>eqQDpe3?OX@{1vd203)dp<{=>UYT1#5)NuUi zXVFbtt9F{1v1>7`Yt{xOyzpD+Sk?umSzMVwf;0r{iCh|AOu;LeEkKP~ms-63Cv zrL<+H7&(9Qu*sVbkbqhZ$MBI+8rpWkXMJR`6xdsomn_yrJz=TUcKWV3`^&G1c*-y= zz#lah(>p#yc(WKc;g?5j9(~nfJ(T8XTVoC02qf}82sKWqyyoE=QnjD3NL&ky^Dah@ zI6+`MQavcU8nF^*N;tUE8jNsaqw1NYX6+M~JPOtfez3x<&JxUHpNF;_MxQd4mFzv zIw7Vt3R)SyD3b*ry>+O(-G~CI0k)2#uCc6*!*%eM9J(Fi>oo@R)3NFeopt4o{g(GC zFf6E)kp~6{Re~M8(0t72NbQn=IC5%L`l=r6O~Yncvx1;H6%08+opHOx#})UGJP{^; z9)-$kHoHrUrB(0vK56t6pE)6RE!>v3P%3Qqslm45^oF@ejWhQI z?kd!L+^9Q&U%G(_gI$_T?!|p;j{cipK&m6;S%XL04#L9jO52C@=TSyMXt+Xbn zciM~{)-fB8kRGU2Fo5#mmZ05%Bo@LGvug=kzINaM)Bs=qEVPC^{#0DxW~DOC9zYam z@>qF;A0_N@ZzjIp@%Fg;uEIdPvhI3iK%i$ew9dU`n zqd^T-c8MF`GTMpVF9j&v&F<5F!-?0Q|KZ3vu)%j*&bqrt*X`Js%zR+;9`Dj&YxXV| z2^w)K|LNDNn7DjyKn^^44u`Yc-qAtIL(*>|K?iCzGgfbu_-_p2{IonY5gOc>t3*7-Bf_Nj?|Yrn}TX5`cggm@Gk`GJ9oPq>+3de-W9a( zcKu!Mk-A;0$Ll9?uNuMK-T~g(Q{Uq6+B|f_z5{poSNzJBPhW}TvBSY%Z(sB6RXx1w zvPA1x$fCO@xwXP>lbs6-rJJI$;v75iFTy9hi2bt!9tb;iBDc7n@Pj%Z3pz;u<;v#& zOc{-9gY|(kf>$_|o=D*N#253A$&GdI-beHTZrnRjItW{4)hA?P`m{VYc8; zUet`I=9=LL#>WX@5VQC&n+n`7u6cCzJe#Jwt)IAI-DK~b?t89qJrkgqqq=qW&SY=2 zVKVT&Yt~N&mnPm?cVu&L$7T-yYp_39>-uh;+v__&>|Y#QS{^><(qPN5pWNNJlU5Nq z_~t#Xe`zxM)qRtMG-f|u9vN*!? zMgzO%uk{X?SkgnTAF+|6)Y|N_3H@^RNYMPtH%uO^58Ji&Gk)YYe%mWMKlTlbQNm|s zoJ!&?#>Wo}_?FD8kD1*W|7C==<83!W=Cx@bGs{4}Q?dQnNuhrh}pX0k> z5S&xpUoO$dwGkFU=xEX&@+RvjA^(yxse#>HC9293pYq@S@$!A%{>yn1z^AK9jjzRJ z=Y{|7+~(~p)3=D7LP)wB1dk2x+~wPl^?&;ly@?yw^Hz*Ovgnwy!%mD*PLP37+}*%h zx8Eg9v9Da+&-yf52-s7@%LzumiuBdVyWSNeV7}vpce{iKboXh0@}Ljf5BmD~pJ#E*oYBDmIH13fIn(?i}kfG>>Qf<@Vfo< zB02!`r$75UOcY7;0v=f*{bjF9U#)d(7XOMHSs(lU ziRJ=wyk=WDev}+>-Lws z!)~yzTzbgk>6-qXe;QsluAtSt_b4WO_qucs!c|OSY+_(`VGqL-&2qtOGS^jxnOukf zVDQc-?B&^ezTQAehn=(c@?nQxTiT0=KM;K4a&0c*$C}E7*x1)J`VEf|%KqTa4!<*w z1UqjVKBq=#&szV9^CxDtwc)4U`&uyp;UH#{SbCX6xSC)GyMwqO zq@ts?TeR)n4KgZ*(joXCSR@2tJGmg~xo`$A@@X7b}f`-TDjsR1;|HTJSc)H@>n_okI_sp*3 z=KANN9W%SSx79x}G{mnVcZ2uw9Ks*IYs2Wk;|N#2xn_PhnB!Z$^w*DT7d@Z;9P+ZP_nW)kkNqct?8_c; zhB|(HtJ~S(r<)@^_fq9jK9g&~Tw%>oBLCY*+8icb)!vN_&LZv$zl~RL0^qQPMYP8N zlrk%AASpXV)&}6m$J@nwD2-F5;GF_17b0uyzl+N?EsNLUBOP9n#Z%77`k39ED(hhj z2P2P2_hD1ul_VIlHQm_Iu@fIRy6z8uiNMhM8-gnC;f&iUe<^S_5I7=;cz57dAMtjx zNapUqtV>G&@S*3W`IyH9nC~eCJeZjfmyw%k;X=!Y6V&l|7(}>gZ5t2PVyRUtLN#MJ z6Uo80BytR%c}8O0YsjBv^To|ye4UjyRFR3SHm^i08EtChB(F4NhnO0oHsTxZW~2}> zUKiM<)_IB*SnUYiv%#JZp7w7b_?5OVXs6BF??X`At|c33oHG=lAAb5{6)Y^bRX#6f zeJzf{arAyHfhn(MO99=+hgAo+=~d7q50#xN0SF#AkP5iC;bY(WC4H>>9F*}bb##fp zgU4nSadFW!=?g%3!5yz_nkR6egPPd>E63nRNS#+~hoTTpxG5lcwm z4%;>yv7KkIjR4Vv4us{5kZxZIGZr&Va*WdjKBVnZg}ahr!?tjOAm zq}J}ewPjp;_*+NXs zaj*e|Lk>>xZeB1~4&wipyLW+(<2nyCtBNHGQe?ZkRBV?Jn(itTzyb(~B*bWF=Ao`a z0cz5a2*8knXcdc~Ku31`kTiZMkF~p+1qrk$^AXykWb8EvL5>{DV_DH;orfcmp=>!L zj~+v36lW%uWXJLBdd3jrlfh1s@qGX7*KNv)opbh_J!gv`x=~g4fB*me?|*OAHAft0 zl64;@D+YHiSXj63CpPO8uz6}f^^qbnq%z=8{WC&L<&?Af3%}(e5#@fo&}1@q3zw)m zN`98pl}p_PW#wYGgbA^z5FM6L_8{*&N4^a!XAKNms4;4j>P5%g>Lr&OYJ#Q`SzE{3=lr9f=uNDeh;N{W z^d?OVW1|TKM9Sn4<3PvS=dV8aIHVN8lgTIl3nqDdP-ud>Hvgi{P8cT?-esfN48rr zQ<*4n?_d=z48?_eGH$OqiDM%XyJA&>Vv0ekfoy8@%M(ewfAAQ?T1tpkP~aW?AGWA{ zPS#O|9)Nx1_{O_>ax71lBvI`x&gO`&lE!wvn@)SwoRA=uPMETcOe9`SsjGTXRx|r; zr{cOjj4|KuChj;T4kqW$I4cKDzg&dCfkcWtphX%!Yo$&~(1X1KMF|TlltHq$dis+U zk+7TL?xqatQ5|9q5Y}aWC5SII(lFka@TQ%Rr*(ipvO&Sv5+(CrqAh&lYTim1$g+}v z4~rp%H4y9%oDsvHL?@N~J~v|T&woj@?qs;v8Mj|X~>|9BP!KN@N3M(sYepY&lQINl4JGSj|n?SlWK2D zxn}_iOt(nguTs4|PARlV5v;}o9KPJ9Do9X)hl^3FGKH7}Z%Zb3=i5MVI;bI7F=e{6 zauEUY^&4NJWGM|Q%tZ?v{De|7zYXBWrGzw@K^?8etN|+^bdhM!aT}VzjBq|gQ#MzY zpkgP>n-mCnfPnV&5@0ZX{%s;_g<~c&Di=`~vvJF^Z;e_=`?jD+=-=bIu4TOB$CT6% zdfD<*p4@Ot(@8uTq==D7gk6YC7;o@199v9^B}sj|lV2G)GU)+Z{nCp#;XYsHI*NPG zzouX^Yul4&lNjk_Y!oiSJ}Pv%^uXH!@>^THt)DPrftrPhLVqa4SD`!_d(3+{~@vv}s5QH<{`^4Q2!{*}4W=(>6o z1VOa9?)QH@?6>(9@7^Bt+bjV!c01O|f-|zCFrE0mANNn^#{6h8WsS(N?1*qEoAblr zIP&A;|TJSBFoA58|O`Y7`g%iEmc(Fb-_>c`M9!Xrk9o)c2`smIopj=Q%=c9FAo zunhe=-xM{YiRh$O7(qC<_*A{%KZu5Xb8;2l3rraGPH~?Tl=u z7yGmoZT6%7ySy__iNZ6+Pxge3gyHa5xA)bkuYDFJ+~CU>ura0DebMpJTj@s;TNionvw7 z#UdkiUOPBay!L$;kz@3{zL*_0Hxy^j4%mmL7by718zTnoCn*H&T{IUbC!QRxPp4zy z^7gT}?%&ckF#FvDzc+GQ{cE%Hn~Txd-wq6HDdt~38|)gJ{%`L|mW$U#4}Cp(xNnSN zOYfcTP2cu==jQxAbBwk9lb_xklupw%-rt)n#f+9;IpI9?d=ed;BJDg`4EuuE85yZ0 zRAY)}|LL9K)*u)S^5Y3X`?@H+GOux63QatXVD0_DI-!1pX>2g#*yVW-hR451VP%#t zM&*{LqhN15l}7j0pP4I`jz?oRjr;d)Psctc?*aX8|L+Coc{Sz>Y5iq?>gfY36s#8h zAgI4IH#P5{a>h#5^(14d&tvw&nCm%NJR0nJ*)P_YsmAz2>li$Q zgI3w15J91c!jk1u0OO1CgFm{I;-9gBNW{nF^^`8o@t=ovGa@l@a+ znoj$9z~=Jw9^Q>QHZ#w-*GnVn5`Xp9@gd0kaP1Y>Ik5f||DR<=EA@|6SfB;VcJ}kyLxa!DW&h7D?=~3Q}~C(!TFkEMKZ6$k3sC`reG}uZ9Q-4!oA4AZt&m zxx5PWEEY18^0IIrbE>Vtwrfq?wM3v=$a*g$3z!KzJ@&nt__SQnEC zDNl__^+~Egb`YV*#gs+K>OV?M(;<0aDhgA7h<sF2Ei}BD4h0@hL@#Tv#9D+Le8^@D9%vGRdM2hu|h0ia({1S}b z&zhJm!I6V+Ieb)^^;HxIVK%^AOq>y`ew4bGNOtcW;&?NCtr)c-4^iFE5C!h65fA&Y z`j-2`Z2_x#WT}lGycj$dSf~q&K|90rt32818K1eA-b(GrL779|Sh4WJI1jZr_j|YW z@D>ayCDqRFWP2Io2;3Eq92`wgq8n4nHs;``C?$=pT-|#*FH`!HeL1L5k@H|@y=MPO zc)#C!HsEbR7B!h&^o>l`?_x|kvtDezQ@k9Co0}0h>iZO z`cc0S+lA*6+nDhVKgat>b{C~MjM#_hTPq(8Cc^>730Jxi6D96l$udBu^dW6bf*){zleVP)qnUjLSfZsv8Py> zVGYcJZScU1F(Vs}tKPUW6V~FHFbYztJaLd8O-MR|XIY)&T9u6!RZe+PgL*)OwQ|9B~Di?iwQ_kPG8 z-T(CuU88s+J5jkp9_ZgN>lKZ{*hRQh(dE@|ys|L%URb8gm~B3p^*`X1dU<32=99cw zwn~ygvhhOTOS<8N&+^52z^Po?XNF8VQU;LeH-o7lLTVp2+83C;)bFAJo?Jf~$ncVK z5QQNrC1oaQ12v=7D?Tj&B@>6n^X$%Va{R`h+7u2|wOY)p$HavQ; zVW!F$KAkd(B#Ttc%kg~dT$4^mo`2K{y~zPEX9-`wfVJm5b~ ze701jB(D*MondjsXJs%I)p&H}(7M8L=jcxA{I!?>$NMmk2mQ%&0SN`8m+7GR#3;Ee z(q%=Z;ig&ftQzSm&f=PH#q>Z%nguZB<3TB*n9MtM3ijKJ2(gBWSn1<4e32+!vO>nu zwRIW!=s}B4@bb3?5kja4>#vWE~<~ zA!)BJ)D!BB$5_nAI{b8p)1TV?yqf;9!}i&f#hdW-KvK3H4+3hLd2mNk4s0Iyg>j}- zEreFKYc8Et!CFe3ZAo(LPhU1k@IyQqgYOBeViv&(;hA5EsIjr4==SA!R9Z6B$-={g zRg&tXBGK{cx!g>W>2m6X)P1s=eaLpgg`B$CP+%{`Nu1o^mVKASibyCLM38RqQ$fL+ zrmq?g?A7~zl{(2rt5{fP4~Ti$I(bw^G9|Z zjY_5yTx{qn90jIlG`z_$`!o)>HncOKq<=HN)QDT=O`PO?$6R;*6& zF3~!rw!_=^T<@`*+b%pE9X5G+!s+Dc`9t}fEsRQ-o znhDFbJ#tfph+^-((bu43h)KxCC{c>NU27^dkIuGzv0K^1ZZpJd`abYKhyk z5v3YSP9>VpP$GtOi1!=JtF<4)nLjhU=W=V%4w(K~3I~Gudd8fgzdNs=32F`$?DwlO z?hC8N>hPYL)rdfpz$Lek*)fy)MIqmxuxx+M7c+7byKL=?hs?vwA_t@{#wh}q96V!X zvvi|uR)XY#VvRw!Jl)_KZx{D8jQ#jf;8!U>RKjF`(trN=8pgPBe?o*S*p|$*b{WgPRJVwJm>l$gOPVR@U6Ujh6#~4E6G$A>Dke$zi*C5SgW3KHo}Av473!( znhojYl(G~pokh@>b9`d;>aU1oIa|R#)Un%QrJd`|$1yP{NO#K=~<2oz1_+ z`VBiQn?{^JTQ7cTHlB>~KG`6(60j!RVwn$~NKHlB(-|AaKL6lJ9}HDvTLMK!f=51a z<@%t`ALYa}s0`V#n^yXL%k@sNUMM;mMzAL{J(V;}>@;Q&6xFbcApcgH8kPAx@oKV+ zu%Fz)uB8MBihm9Z%&bIs*v2~!DFp!EGHwSQ6`R3V`j;y`QYntg7VCeh0rdo@LWIG3 zq40q)qgll^qBt;kM<_4%qY?5n`lv}fd&aHXgZBMNS{3WIt2Hi9B-X&5u|p_eB*{oR5_UT@l+O{#Xam%0T_sM zjeSW462=o0o@eu`ye$cF`$##a*(O#3v`(*>7xH>uF^h4 z&O%KpW}%QlX)atTo6sc39f56xmE$2v^tPmrssg6LxW>eEvDJc=Y@Ic8$Y)h7V2Z&4 z?!W<)co@BNdlUsvZx0rxdHBvquS}nI zr>pnHhfgH)6Hnf7{q(}Q+&w$9a4xZv!*0G3AAU0N;)!EnnvY)Xmfq_+=K|;4vdcn+ z!4c#NV3aM`@2VWq}NBm?(DJ9Kki;R96xQn{qo!z+ZhfX3*-C4r>BMw9~(YojwXwj z-yONP`wQ!1d9TaLMDfqwk)|)K%&nvgH?7>CUXSOU%g+{1Pi&u!zPmr! z8_XTND&3o(*|GJ^j&Sq-$$^1S&Fy4{WovLY8vGX{ear(|n}c9akkzja!o=O@Cyypm z!R*%Xl@ETQR{aG!DD*!Qx;%mxlfaU#^tz_`=^uITzq{pI1-g^ zx@XVw<)xW{-u?CTz;du_YH@QwO8P?ZDV9-e2|_<&q0Z3q2!S_Dj4PAN@BCN~#=NhX z-|vy3eC^jmr#|hvlMi1vbK^&OD(i)z`rmxqdog)0uS11-tO$5`6Uwb$hp(f$*T+PsOUtC_k`pF5N=X&y%kR?J3H;+3kiyDBz zH01>w3(lwdR{9?fc1?fxuX=;nUMfC$ZhR%3oPSrk<;K!%^sezOV+*t2@o!FlHMM24 z+NZ1hzO&j}pNkhZS({1+R?^;AHg1XsACIQzuOHv?wxQ&BvgO9Y+W!5%JgxI=a3Y~L zk*)0Sjh_$l72YXxWm2UW@xk4~z-+O>fxJBT#+k9n#T(xnuJEMQ3uC-=$Jphh;WBvz z6`uwR^TNVgVPSTjwOX>!DSL9$GTbjRhcx>X%YIW9hFqWSnOR&JT)B~#&wf34e40Pf zn_ZrHTVXNQ*T?yN{~mu|{3PYS>G`>(;K)l;^Ml{2C-ujZJpOvHa-%Hd@r)t%CP-fN z{gr`Tqj!;whMPkOPm(9zdg(sTt;`nPe4!f0vrn@!>4h;?=eTd2mZ!uHT@}jqK1(B; z+_AjQVjMB4G2S-&t;nVzqk2$OcN?)Wjd0<7BPYp>8(DL@ivLY&}R7b{Z zQ@7uCf^}05r&M^K=IjmQeJjO-bE*tTt;vSXHy8JY;p0(q*Es8)irHrJ$K}*m3MwN> zvQ*q0_I>K=@{Yt9uiL%xvEEV>(R}>D0Ioa#by7Ee~26bD~Wa|emGVX||s#MH_ z)CL!-3xTYVaj)`sSuZ*PiQ=dmvYe`HEo~1NrV(w-%F5*xcg0`nUtIRXhrEE-t@Os{ z<{wXN(`&NP=EU)y1g8-v`ZdR*%KXb7$^!#EnTl`6uBuy`F_`Lu8;`Gz*{G>Pb?r_VE_Z9QKDOPAMZMd)aOumwOhwkJpMfY#yHOak2DN6c#-0J@M zEv(>#%Y~_jw}vZ4!;kJr9!v7%e3A_2@kp{IebN7XvLm5Z;odd_k{5a-?@z1Ww2=@OZfJNE8KTw z@{aYV;+r>1*-%zgU6~AqP@8izG*@3dxgC?Ot)xHrGv;II;u!&@?whRGsC<8byeKwq z>8YeElwmzaD5*R*H|g@snO!-@6mSonc(fdx&VAm^!=Ri684IbEo$db(l|TB%81Iyt z@an~tG+>j;XzZSx&Sm@^q4hH>cMiobhjmtf<(6NwuFQj8iPDrQF@F!P zO7Wt~N5_K-9o(sfE6A7|#XerXnr2pN$hxzfMZfa+oSLX+Fd={Uj2-0Nx<>kTX0E9s zk~Hs&%ejfOr@k@C@@JNpQ0uFO_NlXpQDsoZ8iVweUm9)}`>wb*e%I(vh6DfK7yHK6 z?tzf2sz=n99Y0q+lCIs8{G`j5nYDZOzvHFsTw~SQf?9QUVBxc)EIxbb^x8*gHuO@g zK7Y(rXYY1OFZ}8sJ^5JBSi8105HQJ}^MSJ|m&)JP`YSA2D=dE<@GWGi+C@^&dm>cCCYz~MK5K`PTxtVciC}TlkuK8F0HuEp}9t<&H3qC}CaU(?vYBSr9pvGPcsQ$@hu1;FgjRqn;a>NAVK{Krh?Gu}|M77I3m&w}Yq z=BJ7gH5ge#P@tx8A2O^|!+6p8&S{E4>HQAIE=m7G7Tz#fpS)f8Dw~tTMp|Zs&)7Th zc*J@<;+Y0NA*l06L`d8ZPf>?AA+!9-pTBZS>aDn+6iJG~21_tjd<#e^LlGII*z=PK z59rv05yQBO!U5Dsi45F~O(^AZzQ)=LW8(CPk<_4``#36=p$03)>MIX38e~+d)~Hbk z%4pti<_v97pC{sWatJdWMo~t7GBOwf2@AxHDo~O_&mk6v42Enw8M(9JlFQLSBpI##T=xr*pm_3-$ zF2p3Y{662+J0OKkEIn}g_s|mjte^`hWGnUpX*MuLlh&u&-|fbl&3bj z8&L5>j1k0yvcpak^N#5-Js9w?gJsl`s&^S%G4d>=kw=G}nJUjd_pIbOi*qX0_@!CG zn}d);fH1OZR)yw!1BRG`iG7$yC3+5-?7`&K&|`V7UU(|WhF=OoGp<;}Ea6yv*Gt@= zBV;fcNRPoQH8Lu@Qu?V>Q}irPWl0?>%Tci$jhoB-ksDQvIHao(zm{@0`bcXC9x-_} zEY0>-`~JOXw1_oj^0bb6WfRaT8FShX_{9qvX~U+gQ!J5tP?7q4WD1RxHa0zIXW zNGB?VJ+QOSk;OGxTPkiv$4F(EKci~k`-mS2R;fJ*RR#Jcz*ek0yW@*^56jJZLO{?< z@+tD*cLpq*UrkPgOU8JzV(E@)lwj6uGT#L2e#$XQ^oNiRaAqmojcm$FdrDNMkubbZ zjBxcoK14AoT?Z<`Pvx0ORo=3rqUNOF1iLLdk{4+EYAp}SsIt^Xq+=TSQE!@pl#>`S z@1HuAu*)SY=7^U`RSJrB$sP_veB;sgT?P$B9?b`41-bC>x~RejtU+x??1F%)4%s3u zrs%?zDpf&`F1u`E^M_8xVU4N8lEtzrucw-aHQ&zS9B;0U-yR!AE!;6vVX$n6tIr*8 z!1||uR~i=Ab(5m7>x}W)EeM_zNzAl;`0a0vFUoqkhuT&1ih{1nZ;gh`5pktq6*mL%L`yY9C9(VW%ryci6Ojmy(T=F!z< zU_YAEEMwf!XuCbya58|M8bg;{cRH=f@G?j!zcMG2+;T|TDF)24 zH&{dW%|nT4jIts3vF2aNhzH3tDKipBT0$35RB%!0fyz8#!nN-|c`dKjNe!9*HjcgC z8A6uf_+tq-jjoAx$qHwAbi*k8ivQ_=GmWd+9r^e9!zbn-qYNu9{wrq)4;tUk$V6+5 zXw}sQX#Hxfxsu|U-%%!AhU#Mh{5CXJ<FPLP%`27t#!lTeyLzI1fPv!qQ3XF<+B zj9g@vz}WNo3GV&if^ zXk)}fwmzZ6s^Y9HdZ_$)v3-#zF!qYL^E@QPWA-QBz`_loR;X$;tSYF8wDQ~)((qB| zM8ev}Q~5{0cB(44ul<+1X{1C);H;PhgrQ_aP_=5kmTla#fg1fll@>rXJ#MTl|B3(SwXYAhmQMJ={CN7d@VfNMB)KE6?##cuII%N7%5&EYpcmqo ziuJpSC;L37xFvbhd;RnK<12#X+v!vHjGsT7|F9;RyUCAUU))vqi=PipjJ9yxkiYZx zaPPzmL1eKi9Xv6t!;sc(N_O z^6azKorfoSvZs6UgR$&F^9FCkD-L9Daeg*u-ID|-_NVVkMn9fx-E>g}8)+P@0vtxo_z{ynzATMYg ztRiF0m^6_8t+Vn;u9X9x^|m}svABBRybg|44NUenaK$ulH%w!JAIrOzVZrS{yli`N@SF&s)n&(9*gAHe{8ClD3jY>jHWa*#K=!5Va2^334R?7rL}75)7m)%B>zLFP0jmuPK&44kurMklJ%=%H{Hxa^kk0iONgzFhhpJ@q zPCMi-vG?{VQK#4$@@$`zFJ#9&io*aPoO%<)nDKtW>Gy)Q$X1tHY*NQBi!n3t%F5c!zoT0(QW4ppZFy9< z3p}^+qY)!iBTSTU$GXfKi0G^N+4_x3fYUleFwGxjP<-cTT}AZhLxmPwKiz853@*|{ zZ$$H)5g?ADKG&XpP-6%J6-wxoxYYXTa3Q9lG%mX6oMzQ*!%pC=)d*HQq^fxqUU4S= ziKXTF-sH8h27mwvl@-hf4BB~UQ_{E6?(1V?^&A2nuGyJxH=EYhQd$GkF3qdc%~&=7~NXdSdYnQEcZFiVzRM zUvrk$U-+i%md&Ara2ME0zIKGY{0a_CdU$INb2KWUE&FN+N!5cpD)vgvTeZI6Jd6!If~IXqKL(xXTV9n)9L@N@w|c2KPK(bUi)Io`P)a2F=QU#nnq{_<=HUH66OCL_eqJtA=JEH!v=p}*AK_vs-yH7~1ta<$C#tqpLu~a|TZ1$t6(tC9?kuArp(-`n#{udcOuWAW^xNUFq=gDi#DcY)dxM zNV~|6bb`pL@M#7HP20QnyX!PWG^HjE%{?ZPx`I&lQM{sA@w(A$QRnz04n1eX^LS9i1wwfu&&O+fn;-#gVwbWAs6%J zuV;7zTL*?f7PDxMiWC&}ON1ew*Ev+a$vN)VM4+xW=4)2}OP{Vq^aPNGF=lB@luBvVG-X!Q8MuBvTWQ6la*Y$L%sse{o

DP2w@zNY%S z9%G9vI&B_c5Tj|>jRp#X6Li4tfLA(_7%8UNm8dtpOgb53^{t;4?X(Xm$shzC9`8y8 zVa!DiA_GmF#1ruoE~yk7!t{d|cgui6Y8Wzr&3z$a2`A9_F1JlPN{ zWd~LLfgkMvG(dI&$eW^6XmHu65W{VN+C&Y_MYuF<-@HI=4!9 zj(zZtkr!XO10gDJ^hfxN*l^z{v7!Y|>_X)oZ;2H)%=iC*G^EBDFPTFRHoiL;8GLDhvEwCEStIMAzgMJn?U;w3W> zop-=V>?LIKPct>FOpr()C_dVuR9P;@BzY%67?rHO{^xaFh=D4p!2X5tN;7gGO57ET z6~oXWaEWYCJiQ%#|LeceZb0ZnQOILD6^^=yQ;97xs!gz1H!KK`s#9oRP*@s)mjb^O zTR+vWA;F7@RKhw8*&^-sfoxGPzS4s6+tWcbMcN&>8ng@+rFi{FgLVz=E_IKRYY4?^lQ3-JFTSp2BXFsJ zP{EO)p+`pA3lCkV)Gdv(7u-uiEjhJtk!MG~@j8v#f-Ol(V@N1GbwLyzb?b@0RL(0? zJ>B<;Sxd&E*vX#wql-27kZB5-M^flXyi~WYjwsYOB_OfN3xl+xpE0-URc`&&^%{@d zEtEp5BrIaqtpkj&LM9xs8b?jXbncWEYDkE8DoH)@Jr**w4jG?GI%LBKYSFYUfr=ku zX!~B`oCL=%i<65oP*d|cU0p6;`@T(ASW zixPyT?l2<5C{0X4ZNn(IPcr?kL)=1!w1u^STZQiSMYIf+@GjxI)2KCu(#^He3S-wN z!2~T+&6q2-`}h1okJbR+!CV^Y5}jxVIJP3z1{o67+vkPPhDC!zNvTa`>kDK5>|ejH z^%tLNtbhTDC9#2Ss$Jr%Fxp{NELwO^C9BkBAdTo~mBIFW@V7M>G6)p$h#g7W_9gia zG6>a9HuGFHaOvDCZE$0?Ugn9HU(-dRn7&N)>0Liigb|UD21G0Xe0+2rl0b6;+TZw5 zS!>ulP^W}C1z9o}yLCZ*cEdnp7(ODAFBigZw0rUQ*^QxfFj54v*gQ5P`n5Y`0;2Or zvjO+1fW>_m1`o;4#qc>k`4Me;1JmZ#MrW-0u~z|Y5hM8s?yFMyMi7Or&c)WZ%((WO zvfi+HC@w{xG}NePE?EZ6Vw!rkiMS-S>0(p>NiWI(3G>hI_*qTDN-(Y5NwV1%S}`L5 zEI!>niPHia;4Qf{{m_XTuyMJF( zg9IHcUo4MSI=M(lTtWhON1ILiRPkIwwT44j06accSo`7!bw>p@w4o9@GbQGBt46O- z!T&UY@D=-MbQ%{}l2nR`p{y7ztbJimqjdvVYd#Z`75mpTLGLS(NiVsmlm(PO#GoXr zpyooxUs>Dpg*KtmB?4CF=8==ewv71Da#yFtDd{~$beiD-OY|(+gc?G=%j!Uf7G)OV z6y4xO6k@(yXdWUMF<+Jd>x6JsO~y6sb#35S*HsY#$u}yypiK*E>rl5@u;89i9dVOrlW2Gy{~LymErfurYa0eX-l57e^f{D^Iq`;>_GCXOm0K#9&Tbs-v%Z7kR9WJna zi3_Th>8<_EqQ-)XRSkES7}PO4QH*#Sy@OtYYM8(DOd!z2-Oz-r%us#8)@h9c<>xZ^ zBn=gXw5SzRME9z1X(Mh21wwAOlBBC7iBlTC`>)sQ7fB)j+);T8g%rib5ea@>5m8bO zImI>2f@y_}GVx?yF!$fJ4qqiYDvGut%gu^tu(nSkEkJTc6Qo>JQ9<=F`RcB})Gne} zWo;6$gwWPOc;Tz$@2xZZ0j&~1UhM=#Hr0nsE`IN8m$Vx|p8`taNw?YoBsYi=YEhay zWL5G%xRDiFl6`k{Z<2@@3M2DSkGm+NW{sN<>zmldTmEPjmRLtiEAR@HjZ|O zivTsFZKn*cwtrP^Q2}(};osEg63bCBK^b>mAfxo%!3cmmK`$( zuhw8FuSJz2nhU~1il7pBorW$jJx!pJ((XqKh{ zrUv^u7WzT%l)}D>3mTgURoKKfB>PqHTfgWcWji0%NV1T4?U56@r3oa}8#abZ9e~oW zD7(ZM_}bArk)#niR7pbfbcIf)d?YsU@vq;mT&GDzGbIw!vT+S@@s6A%j!100iVe$z9sfGEq1v;d zH1j=#4kf)CeohlAwhCxmuc3!FYLOIPpuDmxFNP$#Xac6>lW^I^OfH2$ru-y_@xF89 zQmAS1B83}SB_|p{V7d^*-6U#D7--!N3##Cw#4G8(e$Xd@MyY1+A$_t}6eFWeMqYFf zTEJ5Ct-!=`Z7t4Vek23xL{rvnGz`+jIawp}b2~7y_IZSE(?&XQJu#KADoRIWBAE8= z5^}LPh2%o}Qd6%|5X_(X<;E+y8_ggJ3E`J2_m(uZ4UQNh20}2=>vN=e=%W!IUsc|b zNi4NE@E4gf=>SrBma@q15i@*<0n2~Qiuf)##a}xh)HfMzvRO81@wKZPhC3hmvHW{Kg=`(?+2};hQDp8ci zH8v(=H(Mw|W^EXJVX_22luowN^Wqm@tC^zQCn$urP7|r;rEr3-yOte-u*t( zw)REoI@MT9MkZYq3pf#Wq$b=t=*eJMvH&scj&I6!HX@QKWcB1g&(>?!YleY@k-18$ zaCzNMVM4HC5?uupC0t|-M=jLqQ%#LX*djSx{hRwV_Ys$nE>Jo>z6-q8A!Gvm0;6uE zaoi{R(hp+0WamVbCw~6Y4vTFb1c7K$Z-vHXWTDBtAxQz>0im#v^vLnO=hkJ|ETzRF;<)fid?ej{t^h!1KS9>P_0q)e;TL_X;} z2#EYtgr&dxly(gS_^tAehSj&PVW#}Rmq@OC7FLxvL6k%S;ktc|FUqd)knE0+$O{mf z2LNOY%8%FrdYIQWN2L^DBj&Dg9scB=^>TNAWQ9bu86BN<2U7>pg53GpsYH>*FR<`I13F~bU|Q4T;#9;u0j9L}z+k_k1dw{FrH6$cj4+hSqT zOm`UJ1Pc(!bnFGAQ^pKtQPBmKrWPm3s|WII_5Cl2a+?Q8UDVWi??>bC>JGJ5zp_Om2W^-qeZE3KlAllR}XY4TTMWwcF`qcJZ=~JRn8csTiK#87VTP z4lOIIh`bAHpZzlgsZPr;2&N&hWV9(#=v=|+uv`@{+b3xN-~3>0{FX?gT~qTJGG>lrP=Lc2&t+Ndl-vldmCm#(B+2hb@c3e`Dc1)3rSrxaIm)MI>Trt1k*TtG;Z zR9mHD4eM!AiKYo1l515JkUtmb__u|q%yP)i-Z%f)8jGD>XI*UO9nvrB&!2* zW9#ONb+rjal0({v8Qbkp2dmO8N$;pz6p0rmL2oJOI(Ng90H^bX7ZT!9pKfN@3-BdQ zN+;1}>OxCHmO3z%21q|3hND@fh)yQx)WcbYo@bx8G=GzzL68C(UoY5U#+PqLkgXPKXee=Be!Ao&Gku_tE?JDI z)c{pPzD$xSMD5dj!FYL1Ki-ZJFMQ_;ZSbpR6yM;CviR}LYBsg6m^x!tgd0J({0Xcv_GLlmgG3{qN3#knQCd|@s52fb^-E-|=<<7x0D z#cSvb$~#sdTErFcBSl-AF8EO)MaJ{_Ro~WfHkk?$E0%E<$!ABN5;<^0gwg>IVZ;ag zRKgm#H2Cthnc`jhE2>%JBJQhVyC_G9Yq#Nox}yUfe4-9De$ZG|kQ+~_k>Oo&sLQql zICP_A3D^yk1S7#J?yO=;2W1037}VgZb+>%V^q7&O3nTl>uj%q{_#OtLfT?u5*-nrM zZgoLJ-jJ7!O?3ncgLt|N8T-`Zk?z-;p&v0IV{L7^nmZlU@o^sFZ{ zTx21Pl%9l*t#5y=o~B}q5=R6!NIF6nF2Ep;*fp*Zz9sik_qWi>r$T|S2quNKjqlU> zpl_1iOwuQ*R%zix$x4u4fJVSWi>j(>NJJa*77V2Tqf7-yQBM_+q_^tKe>DPG^+5-lJ@FeCY48bsqG^cLkzhpviS*wbEw6kCEMF>f)f z&K0RM$!GCB44Bm|dRD5aQ&lg$E(pZWwIpVLpO;ZEZDKD3n zO647iO4=q^6a%{dgH^(_%C5V*AHfM8>Sm75G!*p{%^Wj+$?RUi{AZ6uhOTu^m-$(03g z>mWsuTuy2=cl?wI39Snf*F`Z(MV+&Vnsd-fuOT+lKBPaOh43yT{B9&*kh&HoxA%P) zYe>*Ecd8~BM+doBKobk7v>p$nilj!NNRo>-0rEvgRe}j|z4()idE0d3{xG5_hV;() zme|F!h;JQXs$RayWS6mnrBQ2S)QkEb{lY~W38E0O9UI%$JyCQbcEkk`bx2lrB54>h z>oOM!1h7G&Rzl|LufL*c6GFw3_)w;!LSYLeXMm6EDrBv*O3WA-jH|ZY+L4$q&vy!{ zEPJDGwxy=JCmFy(Ai~s#e*CHW0|m3wKx)L2B1rg*)&yhdv(Gn0D!=ZM(gr?$v?S>*wNI=~(aL_=id>PiHrHHuQ zf-maHXp9@5rDwSNqq?_1JOpCdYE0FkP?e`JU{s`uS~?z460LBDF3k!;YPW<^RvFA5 zClhIt!2S3NzaU(Tlr7Upg=_@WI`A_wYtBmca{&?=t4b}JrA!OeyWj9y9iEUToikBO zKDCxgmof|z;yajx0_0`Oe=v3ljhq0H;X>$$pU?gF>l&kk29;=qwz#Fxu4jR0R>TQE zioG^S=!8j9MjB{ANua@v%&4e{oqgax3j3`C9B_gOAq|1r0mpZNCILuyVlfK|Q=~b1 z?*}~65ZI88j&zWYZtXwmV@uTqt4ITJU0BqpK%%!us705^6AtNsx&sf)s5C^SYipky z(=3gdacQGQ6rHh)$Pa|TlgeV3gw-e-T6u=R?5j$&)_|QyCF!ZGo*KqQ8U6}E+`?hst$pmf>`J-2@Gbvljs4&EjT$Mdy7CPP#eC{dA$6m5ty za0dYxrH>SPx(-U!WQv$}_Jg-zJ#FH}MjORv6?!@sXblV`Bur_M8N#qL)F(E0Vb3iS z-qaVUz2#5*d5>n*wBawcNJk$9iW3TaF*H6oIz(eUSRAs2na)}H)|g!-?l5J%_SYXF zD7LTT1?W^sLJwiYE{T%#+l^4sx?gEkl4khSqKZPI@9SrqzQ1$Q!*;eaupgnIOU#r5eEL9YcA_J3b&$VqA#k^dJ4Q%rh_3F z!aFv~-SEvR1lMur24y5vjc2C4wGZ5Y?Y9r5NPMQNmj}A^`_iL;r+qI_Wnmra;$r7C z*VRO%3DfRXdgn9>T#9spsx*0 zZXuFM<(;t(Rb_@e@A)qmX|^d zQNKnmQipcA+y;+4I4g!M?%Ks0Y9Yg*1|icGtPlC?0X;0BM-D>2jKn(Nz<^0h_a$o4 z`4ee!rx;$h&ybeU^Ao^`{iL05_$8=m0hG~z3c5h$o90oixp%>(M{A)8c`57AWYPdg zYDTvyt9U%`3!k}6)4Oye(iHW;P=^5I4;zxSU}6$5Ta-!1(_lwzzkOD|kOp8^3=idj zo&1PJ76=xf0hry7k((61j6XzrbUVC@`?qx>agK_l526uz#EwS9JL#At>+NV> z#46=O4y_+joC!a|kW9#}{pUC8kc4a*gh~1UnQcKdEkL^I4)3bwp+a?ca8R5u^(s8b z*!l-o=nGxxFcFq09Ap~7NS+X_mJ@aGNZ`S}}tO31h9c z7!|G}is>SpR1^vbZE~S2RM1eZ>dDcLdgt?JKH24D=vl%@bCOOJ+&a*^u!J7E8%UNW z8J7fxHeJ$4(m>T;Gh@0I?!_!ypu}WVmkhS9kqi>E#iYc_+IK6zX>`|8jcx&He$o#R zONl;fANaqz)FV`?2~cc6(}FyyB=ual0Z|(mLKTlDtx_ph2f5rKQHS~(w(x^nyV7)} zXIxBF-ho96HSPqfu4QGAxFZsN6&sn1)l}X4ncuP`XJ{UZc8p6ox%hee3ZlXk(7q6@ zg>_+%Kb4m?jIaeuK9$PR3^STPV2fl8nwYby%!)=jQkF3&Cfjj(1r3y9Z?Mtjtz47- zjIwGjUXy?Bs@Ez>t2Qd`L9>Js=@>QK()UO(B|(q?-n<=PI4=!^Bh3)iWwK>{#IoM1 zPsouoDk%XT6p-11C9z6bs+d;?1G*FUm$8O+mPS(NR6UJ^uxxeaPgUb4Gz0~3{818` z76xgAsDymrX+A1ED=9*hjOW@ksg@EXWsMs6);@DU`n~2MIX~cOqok$b5fO^&$qsd1 zL`i(ZQE|x92OIC_Io>ddj&u zoSO-IM8I_IXXV#ERkbnk8xDQSH=psfq?2d;~f?Y6{v*MpRY;ic& zW2}_T%G+W#ts3|2Lr}=(gWl{>c41~Gw^{hNGf%cGg21HI(|1uhW*;_#-GmG$i~r(7 zEv>O9QL)l^e?}pd#RalHQXL|7NZ4(%M<4&o7txpt?C>Xq$Tg$vn;=7oHQNuX5bRZQ zvuwWcw55pU4wu~&IeY^NN^7LoIKYV^URE>nn!1A>{eXhJLv_6p6?;6Rd8rKVjm9rN zV#Z^Vb)zG8i^7uJq8k>bgUMhe>z_!gGu1pkEh)3isx%-aiPfLX*86X%j(P4ov)$Xh z!^b?&IarJ`(cx`BLmnMkKXB>@SH=ZJ@5bMYvB8TiBZDIY;oZQ3c3 zS512vO7l{@`rpUVBwc$J)4f}jX~J+3Q$tQ0dh+2Uv1O#m)T)hIal_o`f6ApeQ0m#{ z9d*m`3pv|%_EZm@s2)C@loqp@aXZih3o)?^GyWEY@D|0CEi3& zj_EG~**X4Fej{2{h{~IL4#$1_CKjs>RIFVN_h$|rkh&9*(c`|}B zNaEB^SG?5waDJld>~?#SrP!ZNvoJSeY-o?~+vAqEQm6*zN;UWTzulMCP30V^WlV+z zT8F$H;hveY$ri4K-X6aY#c^(p*4g3nVF&;8;!@85+o}0%!b^JMJmsDeAIQsQ&2+Fs z!y$4UbyS4**wF_9c+TCyPR}XS&9Krl5>$pQf=+bE zBB)?t;i-Vw*PGU-Z}+_2>*H|A@x1bJ$BA)a-`E{k1NMX|4(uE*y7tbp8SWf1OQA*R zi{fuQ_?pu3kl5fGMJEnwelZWS+p>dZ#@1^6XT14RlsHv(%zb3t%E7=lcl#*Tiw;_c zGs`Gddv=!n%p5k$?0i~bbKhfL?#F%pT(aPvb@uh`W2;=xOXq{~{-9vRMqho7m>8nR zdy|UoY;z~0oxRprJut6yC&MVcb@sBTSh%|Ak(%t8NsMqTnr2(o`e^Ba!7}@xA3j!! zy-nd@{iS5Pw>x$d_lz6f=NS1=ob2rN4i}@7P8MX(vZ2_ay6G6Fl9ix;{A1~Ra(~$! z+p}Zb9~;?t__Q0H-WgvXM4PIUQBXcn3QA{o9Gp)E<8=O>tzq5XnK^0TT_2QsqIl4+ z_nEx|@eXGxoSzuV%po(~`#hU2I!;(idfge{*q6i`9IW(yAI+UY37KyOwe4&uochCN zFMFY}`x#2{3^saHQK4e>O(*?yPo*mR(z5ezkOt|Sov2_%p%HBxsW}#VH3!Q+`_x*I z6L`ZW(cZvVWuvs!Km35r(b+#UeNKcx5Y3={}-Ev7M1+;lPd` zWO=!d-pCqc&o?g!r9PQX*oJ?~+nklyTiopLNw~F7c5B}4R$Z5!PHXrZ0Ur>w| z7TMRi^7vJk_(ng$=u#tJF7SU|;8kp=jn@*TVgCN?;w+H|$4gk-eoULVM zm>pU-IZ|RL>)5KD^dS*g#>BFNGdjkImql!NXAH(pST_l8N5hkO;28^6#ojivn*=5I zlcQem32Y%F*BoUy15vRTE`es+7Oj(hCLHu3tD0G{(!S#!JN%Yp<40dZF`KV)s9vct`d*6LgMQtt#U$QZ7TthYMjGaf_ zoulx-Oq3F6N4>&Cp7g}I;VsnJu+R>v+*_5QbhZvz*vtf;;p`@X*qzx4rVs{m2Ak4C zW!c&m9Hk%avkFP#1{Mk^8zPZ zk(?;u@qEXwxv5p14MRGL2^;%@S#QjejdcMO)XajtFX1E-M9!A6dbm&Qp#Yl|lf8|D zfXE#h#_;jsP4s+egsR7k7?O#c5bEne5YbZ0l34U zVAqQF2o@L*7gPJHYYk(cL=U(`IPxnWH23v+l{4XdRIUdcCgzv}t1fvl-wW2KGYrhA z+!A0Ay~nXEFRht$L}_g*F#7Iv5^Lgo=%mhIY}YK`H|DR&i#H|yaBS`K)8Ut63$iP( z-12`LT#KRwi*2D{p=?!b!z=s9)+yQG=^-x&%zc@+Z6|v~dU1J#$h0kD%TL1~v9}j; zoBfvwY>1j&uDyMu0X8s-+Rd zf4_glRB-f)a-SIl-tJ;}Z0F!}x9^V!on@!5@Ax&i{=lNe?_i%laoYLHf2fXx_lLW` znJqi>V|PV6b`Ble`4#6bXLflscFxteZ<@FdZ244(E5Z`kj@H7L!;6WeDd zif7Z^7s0B0e{e_NTv*-WZ1Fb-;lP<4{=k`F*e|*}!a?Uuc$GW)+(0&+y#0Joimn_f zohfY!uj?B)xBoW(dZ!eA-ko;7x95_6c7N@;W;)7hcRIJ9+)=WgUH1LVk9UM4&O76I ze_+p_j+~AB^tL|rZ5h6PY0wr&St;&`JjH+$eG|O=Q=-~AD-(AN-qbeU2nqr&-=?$0lRtj z*OQ+9gL90kHu^MVC5Iea)H53iao$jwMJEfU{XvjCCfu365=uGH23nvDK=CXwo zq5Lj|ce&n&x$BmzYVpj#DX(-c4DE$;1L1tOa4uMJOWtho4u39YYlG^0Dz` zXfD1o*%Jm+15uD3r~`PwtDFl13=%}{R$DEVf7pz@LFq00h6vG4do3B{-AHhmAc7v7ejivpW2kvtjn(xuNq9^!9%zxpb4`KkCKP^`&BbL%L<`*@s_A68}gx zHTLdgYw_QDZ&`fwu3z%UY`^#OsolFh-}9~XvQ5r`mGr)=OXriS(L0s)Js7+*c9#1# z+!cJQm`$gVA6}R4O&%MW_s8BJt_0Ub;bQM|^HXVXUobZFrJ?2G^(BAgnf`UdMJsc{ zC=WN7y|Hy=u{XYS7iGX93tl!k5B))~eD!siU!I;nuoCo|wdqA;muYM%Iu zW8PFgw7k6n>LdPCeJJ?m$*JG*drg0-=q#m`^GPzfI5r(@8M`;j9(C$Ph}+Yk_eFmy zSqe&4?PY%|9a?6HyXER#$@Km$#X`RM0UEM^>k zKS{QXWh?&8o2OFY&Ok)*o^ahB`$gXjD&x*_Fg8BoRC1IUJCo^kNz_|B9(ZHZ>6V~3 zxoO;Ab=~s$Z_19hbj}+dEFLxyA{_^*@nq_4a{7CA-MO)+oXi9PB3$SxuS0~!($&3F zIYqpQ@Vw_OJd8=)wCsChH_iL`YML4grPB1`*vsML$wisJ~+)J7H2RpK?|%%N=ejgx=TV-A}4lZ(Mqn{C(kVbQMH^ZwMg4tHBZ`Diqocfyp1Hg zt=sK3_dk@qn{>Cg&)$0>i678lFmpcN_xJwa7asFFG7~W4DKs86S!9os#kK@f1@Dr5 zROVmZ%9FS#2f!S&K-ZFm)8{eJLRTdY!rZ9__YF`bqA6(5fNz^9CbQ9_4G!;MsNk3k z?C0j7yW0_FSu?YNh*j7T29lPWwjfdC7k%kBn>XKI|p&b zwEyYu#@7BZC)VH*>$nX(%E@RDi-V^up{*%CY`&UX{Nz!o#+M0Gw>i`g5Ihi!V%mO10XwX!q(iXZUoWnhZb0px++&rRejdS2iEKfPp_GElRzYbC-6hbJ!-x2=)XM4{r`WQzJ&W2f1}EAMNdBa zD?Ql9pB%=wE6q24+upTtJ7US~rT$&myKemQzcVltHy&?(T>D$U`ro~u{zZv;CPsM~ z&YThr;9Cwq_z%n3_;&M4Ml+3HdEEcme=)`fUb68hV@~)Ff42S02PXB+$IUand8mBr z*=t|^ZPSRCI5jhyLUs;_=|E=Oi>eW#!mPt5y~EWs&8(KuD)Us-Rl+7x zFt>s-t6|2P(Y>xRyW_sVV)p=`lVveRcM-c`*`X4%SytO!P#DjcWUoz!tw5QpG!YQp zY6yE3SvBDmgotr{{nat<`PH7N>4j}=G32RMSp|3?vaA+y%Pd4YFae|oSJhu9G8cdy zx^0(i8Z&`#a+}J!M(%)(H0IVl)sH_#uQOOJv%l@UnnO{99Ro z_XC?97QLzLu!9*5?{@_}Fpdt%0rsji^d*BieP%-AVZ+4sjI{wU%}`c2ma6*>oA7q8 z-FPjd4y)hfEj}`zh+3M`qvr}ToDNH?%i1Z;7qmDfx$zuX-9|=T>E=CW*mVmzTDJpK zjH=Omu70JZdIC=TPPf8SreGj9W!=*TPg{gcc(ZgxIMD$*<~{|prCY5_4o@7HUvX6@ z2D9AjH=Yuf$BE&&)~dn756H~w0AXeI4wBHK*Ps9RSZ-K*Hzzx#F-DhOUV?!_kO2pcHbv|zsLMXiU#Cy5ipD$7F` z3@nOA$a8I>+9I){YB}H)QiR)*fI*3KCb1MOxs+#fuSm_ZR%iud(1uYEGS$S5zk0-I za-}nN&Ym<|tV(Kyu=HYUu4Pk^H>@7kB)hR8U+9Q8>F~0+PEC>+Am>s>_??MQ@)PN* zw`>-RM2f%GS9xmG8qZ~Fsh;UQZoTA^5fF)}b-z`yoM1iXadpRNE*MUC932jT4wD2( zn5TB;gxqRGIO9N5B09%Y!!08esB65_B%`SwYs$6|HacO{OO{MIggZOY7$1Bo$ohVL+0|CW_Bbv>#l^@XnKdIWJ40K^BN!3RZY&q_ z+L^!0KrptLX|rf3825^dOI=B*Rwf7A7AuEIR!AZ;U}PGA{5>g()rE|C9(LsL1>t41 z)hH%xfHy5HY~g?~L-SPDt&~GYbu9-^JrLq^94qcg-V$^|LJe~33Y}IH*yR0qW6cUE ze7_ui;}^yirCUlp5K_x|fhATtQzfhs6)c}2Z0G{#SAa`0w5HOGE9VU#l#Qrm1`-wp z;={Vmlj;hrE9!|{D9CeCEZMYUoxH zdX%+sER7pLhh#KFc|aHYNKy@@L{z5{F;C2B(Mt#os9Zr;$Q6@#WS9X&DT#5f7p+6R zS^G2g>!0{40*>TeR^FCOCUtbdtcX*+WnQvfyCzi~jmmgso?xwZBo_(>#3fJdlFGEL zJtP96tYJxYE7CQ%;am{h16WhiY^kgxyA z1H@_64q)v3~@&}v#fbjY^ z!CAE6g@zDm&_c%z1)Y=BQ_cp-QsC@*9^L~}!}Bt(reH%XV^>u&$3;>VDehT)2!{Ce z47d&HmBt*qADK>gGa&2k*f)qsL^C>=8G zfKo2XS?9;SL6%WH{Np3M#1YB@Jzo=;wOZzW>0w}5A)!gX3(*sJq(*UTW;IZm7fu{g zy^NTW!qB_XK%bzP&OsL5q(n7ejuhpZ1s^o3IoOSrkZ>^u0t(yF%XuppEa<_c5u_o_UmT#m#2ezW%UU*=F@g8XhlMsgeEs+A&?2^9eQZRSuuK^t ziZqBcE%tSnJfd@T5sfRSRcuQcJHY%krpyrYP6KYG5EqOWa(u!RR>-uz6nri<_u1i| zW^yJmRk~Q(v#qm|FZE0gq~pEsrX7VtGwpT#ve3U9yE;b(duEKOVz1FvqTBeLvSoIf zAc9@)U{BFXHj^~;EwP(kY#A%Y^!IJ`+$4YCWPOp`E>o1zoie8OV#IVN?QI8gi0q|0 zd9}p6M6N|ECyP`2cgjjhvYFHeMrTO)3N=QH-%W} z%T{Y(!nK~Oq|)3AiCBYRiyeWT6@G@^;B>fX{MMfYwoI}I+TX*jlF9ZRd+vKS^=-cS zpG}v3-5fe)xUshvv+0li|F*lT{mJbtaJ= zGMjfWE8$!ql}Y0nF_)eima#cnFL*tz$Y6MtKg4tMJ)pY!fzp^qr(!$Sy+@buE&>>` zI#1!BY$G7Gl^X-ONJ-Kj^31Lm8tWoXe&{a7Z|7IcMN)uepm9+z+2^cJ8o>q9ORFXV za-AZ4wu9TJ$&4{P*HcNEG@_+qe@7A{XMgeSo!-GY)=Q_XgU486JcqA?_}bE^%Uzc@D?u=ojQ`NnRZXAA-i5@ro7aao0 z438(bnaSdngP!kp`j~XDxvS(>kME#^;G#54FYx;hN;%@c*(v|T<4HuY@D=Xx8uy*B z3drjTTHar&8s1O61KLFTZ$K~L{LLl?Xu!WB_Mm-R{4d@&=G@ie=EXsulNy^}Aj|1J ze;wnp@atRo(4N{3HS#QZ?@zi|vUK{rH~3OykBEPOAK9KQe2GQA-&7-59~N|>C$8#? z{n=ZANg`9;LJ5Q^oea?A6?9!PBzH%r?2O7wTSiUU6ExGv;M$-9Rc=**ipAoTi`S4&x)2F*)y75;?*S3 zi(D~7IX)L&08iNUFH4^Eu((FtF|H21TQEhQ!a>um6{?W`Lg3Rq`c1 z|9`4vjG3336?ZI z3P@Y?i7lC-vfQE!v$?vj&f$E(+8vGJPPjV8yZdQ1n0y7;&`O@vt3ir8cx+cdZrimL zBq+XYzgV+^FC!X&?oLavth{4gs;Q0uJ`@@Nl&=*ZbIMmMEqaHu>vi|XFI$t|S=P`u z8iZT#jk)$cJTzWUxcS=gyOuzx3wc`6N$fQmSxs`>O(02v-LAF}Q_A}IMIUya$8}TU z@nkVr>i9>j>e(4o{d#pj2&P_L|2YmL;DJpX>5*n=Q;gii$t z+G+(*cB@?-UyWWD!efzs`Z8ZGyq8Lh<0)3%6j`fb3b2Q0;WUd3FWXDbQFj>eO?1Re z+Ed0xM_ql~$(rXd-XMD@^TMbs7Z8Z+q`3C){^;dmeuqMhhXf78u2#^A-TL@lx2Kj< z4Lyqxz|`W`^Ue_Fu_nBD1BmkAH~0+<$ps9pYH(q@k6dBeA)-;^$w^92^T;u3b~pH) zSMq=2hc6T_d)z0tM=Sp9P?8O&u4c_91{(MI z{@?@h6|fQt4gwd-rP>u~Ejhn34radt9z@Yd+8@%=s2~UJ00E?rFl!SaXUJWDBEK57 zfuD(|)cwW4N89}rX6zUy&`?F?@HIHv0i^y?tsPB+VrAwc_ZU5bLCgr+H(XH{blllv zTOIE0_yZeJpj~I}SKMP%nQ{R!HIPy4*t<>GhtqIqE+R!QAR^0D&3*6s|AsJ5V64tw zc884yR}3Nh&69z$V&^x>Sz$nBVjCbz){<^l!CRMlXg%Hm89He@}>9}KrrfpyH=zDdYddse=!e= zik(~R$MpxdIdE1-(1f*eJBqwx+=s~32LqqGb&C&5_YMNoI$BB|thCK`AtE?e;@+u8 zxqbQ5HEm<_vhLvmJ8IUw>RN#`mvP9Mq{TxgN&vBkU{ycq<6Knn|9SW}Y@Zu6*GxP@U;M_|k^Pk!?-SzeNb%&qK|%4-Ww=B)MRNvwYprT(iY0V4jNpXB4ln|%514Zd9X=uN&{_$c`D*Z&Q^{Q0-g@YNmv zI@LY(->Gh*KZ;?f%)u~MvXB%jAvF`nDz9wd*bKZk2MPep96VFRKZG3|DBtiCpss_6 zf9~d=^4t8U@WAZC)BXdXB4l5Gqki+Zn_t^;=8T4)Ew~x@<}*eN`!^o~-@T2WHyo9> zp8o0Yrt;9)V8?jatK`$0|1@n|k2S@#9$3m8Cl8Se!Wr||%y~Y&NVd`0NFu@d(}N^9 z#j`Y$PWFW*!X84_B|A*PIhTZzsJS*go%%pTu=t6TvPkP|xh5s{G~>L)AUbqggyyh4 zMPm)d#i%CBY|el#(bEq#2eD_WtHZ@gJui~7=*R^&tkTD=NF!IR=4)Lz|NADnHp8)v=!tCTcypUnwsVs zuwgLtSb=-o3~MRcJgLqkur6Dh$jeL%X`qlwdApxpkb*Oo889l>g^>tE*&3Xuy4syG zoTzN8*vBD#``ELHcrjtsE%&e}n8&TnVH)hod-7C?WCldIaC~!$en>Ct&Sm_!M|$Rs zkeGz{@o)UZ;7Sc{W!4roVaO4qIZWbowm2lc%t68_LtC@J`pq4@iijJst&FUdei`dj{QV2xhwgV+XlUI@u0>UZhk$ED3nP#a) z*h8Yk`?w?(EBLXiPQE)GD;Uj0TR!d-yu4C%Q#53foEB)Xif#`I-ag0iHj6Y%95WCRFCW)4K4AX9jojPEP_w$SDHO`}`U!|h1JhuH6#k34rQ+1)e;UF$TP+8>%1UgDNf_b!tR<}RDt z=@AxkglvgA+b%>n9g$&hiNqtEj<-Is**`#c z=*@l-Q>has260?)$t*oVOfP!HMl5#`x`>!m%T0tVH~_ zhuoLB&a|D2sc4BsU4lSwCV;K5)q}8=I#U=mrB|s2EIW zPhGoIRk1E0po7I3R#s2Z1@#OF1`MD)WVERCMpKk}O4PN2V_0150lr~=LYp{dXZp>I zM#7GJ*tB`u*wPV_c}xd~nr>U6>^Fo3Y)b0k`6!XZ^p!^F+pf~&;VFpH-HnG+(W#e-!{Dv%R1 zwHm;vr^sW$F`PEh)&Wl$Y38s$X&HLhXs|vCNv*XFvN;2{6};<>$NwIfIjJ*C4IN_U zv<1y9L3jqs5r#{>$q`^fw~aO!77pC?RZMAESj0p?Cn_~sKFkGLt(ydyQYM?CZi+8? zAy+>On#p6WWX5x~kioeY1=W(Up+p}60H(c!h5`vNO(x1Nms)h*`r5$TcqVX8lKF10 zdpqY@OR7xLx$h(bl%3i9%vxg0#Twx*`r3av=BXQ9=3bD z0a3bbq4lT)w&)Xjpf72LazexI1qc_py)W1@|^Y7blglBJozqpOw#_FQ1l z`4KvV^$=2V1`jUERj7p-bn+S4mFN#DaSb6bCWT~9aERMyu}4URnh`lkT%a_jxBUKt zC9eT!W;8j`L@-BLf*vOCmZjWd&JGAMt?rWEjmAGi5iAwwqLv8IVcSA72U08gIfNJ* zizD9zvqVJuMbWFf8e!c9_?m+_go!A^8r>M4h&ExkYN1*i)ZJya{^)*JAQDKeB3P{| zIA^HgVPi;RbSfFwdc+JeECX@y zhQS-+HiRg+V!X`5wWxf;HLdSWZBnG1Nv&|i4FdHNJHKDj%qCjL?uBa>5nO!6hVX;P zy5?~Yb7BzvATd{E$(?W`TA8;g$eOj27Cy$4TLL)&J*)_K0CN~HETg5J3~UpuC*gp@ zyRmFZA`uHj%qTF%GQmpg&`;vGk}`q}SiaaQ)}9`9!ga_2iFFy9Fy^Jt?s?qNI>l@x zBv_G6<6UrmPR%I8)B(rfn5Kf?rynPnOKqNIW;CX(M52=z;YxgykL78IP>!e#$0UVZ zE(pChTBAqHyngVn0ui8k6=5QL8?2>U z#}e}*_JYf?W}B&=NyHXd;%uVGr?u&nIJxdh9Xp#i1?!ckonzRtQ_Xt$F<4wMsM#yIE(padpFKMe*eb#H-K@X8&B``J?On$z|(e16&WXRj{np@eqT=bFnZTb z81296CcpNtr?PhMl6hzR);o0XA@N3sk^SWMD{iYZ{*Bbh?FaVrxpZ~ky)o->?h$k8 z;d=goZhqJ+h~A~4tIQhWL*HlCGn^MLnp?TZKvY}FKOVcPH$@fCwm*_P&66;Xla1K( zr}ZD%wG{QX@*{fYG#_e3o=UCPS`m{SY2W-A^KLRDpwryXD$dfwodhp$r0#rNZ+S!D zh7hJ6X}?3yz8|kWU*NH)MT^9j`PEAMBrlMeG&mPIsZT*tI(c+a-!$~vaT335e`WjF z6X4l9S^PAg5#}eHv-z`=w`2ng?Yld(ck8|4d?B$lmMmP%-c82D!OtNrCp*B+^Fd)s zXQ(Yc&jrPoUYZ5*ZE%zMOtcDVTP@j0c~#uQRUbF;po((iSJ&n&+U>D)2Fmx@e(! z^T`FE!&ATA*bcpD=!fjO?R=>ClQ-UZhwd!!J3-cdfyh^^t+65dZhM1=>mFpoBnO(- zW1Z#@W#Z&Ri~0gjj9);ymL1^@9sX=JS8KE@3#stpXH&|3MJQ z8is_=i@WFq_&Ir6)DoMs278-{MNI~|-o?yx0g3E_+ zmAImcukxHhN+6#GnL5(HVY)F7uy>j2K7y}CM1$bue8_M7G#Vc+da-hTFB+fHh7KX| zlHZtr6KimZPK#Wp^t?dxTQ0iK>*KvpX8_u5dRgY3r&5bLIOyr@tqXdbxcSqpTf@ae z6#fUcclG~J@6hj3r`&1lMvNWdOW9?zU1aaJ6_XJX#ibNJ&O|tuY_x+yqYJ@5#-CWg z0z=WA@YWF5Y_x;gCbbZ6#LPtmm^q;f{3u}RMxz5<6lxZow)X7+8@*uCnMe_Y-)Ec{ zMOkg=X~PNw^?oSjqj3Z-_SE783^sc=Mh)(<=HFf9)ElNb)D~*+>b?Y5qJ^5g(^<7X z@R7`3r#wmb-Me{CSXuM?ZecZhONJo6p)L^fe2-S$6+tA%SCcZYdMha4rU_U(Xz4aI z8yIeFK}X_SW}d@n&$uLL#+V(LkYf%^Q?OAddJNQkK|jFgnAyFY)Ynpiqs3I7dTx4^@C9ws}^b;W3-0P-@y^r5WKkPD#{_e&tqlv$$I%JRJSl+ zk}3>wMLA$VW29l-chEmA3L$U4RlpehUI z^K6r~S>>boz3*nz?H!*Za%^x5JgLwd+|E#>%UsF@$B@et)q{~^#z8G=xhkZ`+i7Ut z4-?u8dWc)=Fx6(cA8QZeO@}vaWuDxNbqlF=&u|Ei78P$)a3Ei}W=RbbL1j!C5MxVO z14`|SHq2D*NtY=WDnP5_m?*QGkgI&7+dH97&hoI_CdAG_vGT0m_Cj)kl=l$Jq~Ql z*6t5tCwvrfWlPlaIc$@7Gn@|KDCqB{a<+sor##oXY}a6T)_AE|Zjka>>&Btq@R{(x z{~0C>!SBzI*wf!Q^fO9d7$pB)8oTGV`2Prn|M91w@M)0cpV8NT9M;SKYrXJWJokTD zbo`xvUAcVK#{KO1m2DeR-@?9S?n7>S*G=WJ_*=`obM)t3xNpb-w-mVNsDKbQAR*D1 z?}_3W%~O2Y7;JM6yZ6lpd+Udd?+j+K{{R@mad=5Q;Cq3vnll=`HgNM`FLU#to5x0P z{&MqW8()2o@8%-|Gy2Vk&x|(|A#Xi_@7MnK+spgHAQ0Q$wUcGZUQTEFCo0y#UC#T7 zesN7&Ys}i_LIH$mO0|Tv)GHQDT)V+4`bFMUNIaQG7(Q}AR1e4sc-J&PmzNza){8)zk8=!eHoDY`3$%g1BH3r>uJ2X9x-UVwDM|go94l)#7loS4b#QXjsq+ zc@np`3|m-XmDpMWIFME~`0=ycF~hk*2;HDKyD-r0Hc6VLAGh}Q4BK4aB+0eirLyg@ zJtR;o4t+2ZR0rE-0Jup=wBZdG<<=E_EolV^EunZ%gsbjK9_J~mauA;7G4$> zy&%w<@+fonyVV9U!KTJ@is+t?#P!0G6fin~M$v5-)#+n&a5QLU8q7*sT1A`IqTDSs z=x*UHut8Ho(1Z9DK|;Pa0bR~80-#KX?staoHj!^naQewk|+I#4?DrUFQ9i zCAbb5sd5RP6ax(aFpR;QhRI`mJW0YmxhElAXUv8QOCDH_v-Zt5*H#S~KT-^VB0Z4Ie_ z!kHM3+oqb;dM3?7mh56HMqREk)=c+OFV+w8?ex-k4W24bGu{=W(^tT7v69MiTip_^ zhy-|Yi34I}9jfp|PQ+qTPb0)O!zDaX4RJ_JXIF0-x69JvL)=A-qQz-Q#AVx392A)*B| z4XVipwP6dcLYFI^;%qr4tqWS{<$@biB{V9|#VWTgYlZJbY3=YwhcPcPt(~+3{Y3lZq)D*xSlAT+;Q%p26 z7l_Po4i-8+$vO_X+ai@BWbU0{ow4Ga6&9EQ$+fM%2b}^<-oKqbNsu5zSRLC|mm3fE zjtVa(=g1TrSr%)#_RA7Z-)ZvPT1;Mt&whkFIk1~PQ7X=wG!>g0kH1m>!6g>ch$9sx z>`t1w;~jna>S_;$rqT;-u*U#|t^FF3Y=Vw5Vn4zIJr+RPloi6Xq(n>#SI1aaP{aY2 zRw##p7E~Dwdazw-|snt-H8(w=VXgN>dF zrBg^i4tZLPw|Q*LTH(lc=ckNd)B?qZ?ZYiTM-$MEat==dl0e%E4DQHns@g~|4d`Xn zpPZ5%i&PNZMsgT?h`-YNj;MMztX6fXWIQBNL6#_2v%&jR*~c!z;uV<^1P)LH0w+PU zty~gPQ=%M8ic$w(g(R0&NbWQ#7hEL^+PFYGL>1dL!3BZ4h=7h0giKH|!2>;Yg;>*P zs0O_m^1Y)jvkey-UhnsoGUGj4bmOsk&JKjW#td923h8VXGG7p@TT)~TND|oCIkUXo zm~f+zh6+@eL3oX$78CB5mD|#cMAbBKm{R8|t`1mIK|zo*E;mAIh{_SzsTt6+jNq!w z6olg`%`q&qm0@nXYSra`n|zm9*OZP_hbLA{Zh{0iSm=v{zfaRMm&cKqB9Z#6Okd~p zpg2r#0k+Kq;nBD%Sed^EvuNA&Is{WGn87`~$k5DKxhtwyMwn6Y-&tK6v|$5NE?DSx2}w^@@DO2>JPVsHMOf>|OSl$E;8w%GrDbMd6S)Q-tXS zx}M=NErven(MYD`nqw|Bn-FAZe&|J@YeWc{6cv>qMak>7Ddg}C29{bbF~zH#BTD#$ zfN)&)^*HQ74tgyVc~Xs^W?%b_w))b3M7dK5$aq6~~ zEe%(1!31G`5ernS@CQF(O1Fk4BvAy18Qdk{Q>ENQN)v`P060c21~L9D5KACF%-Bi_ z0hnnBrxBuv`t=LK#_4--q(POjR(cNG)d^Y+tn^Sl;T7z$aih;92s!knl&G39=eZT% zq%8Wi0MIw+59MVwZLZZnQSIv-jpoS8P_qc@K-776?xWQo23dBN?TT^b= zCb(Y*i780HC5U$bvX?Ol!2bP_;-N>Rk9f;!NE>tE=D=z#+cmV8!n!Okr@Uve4a42h z1Hw0^txT|^h4#-g>r#%x8VlJT+&DukYYg$PO$4EKdm2HufEXRVqT@KQ|x5kud(7xs+T_gS}*qDc;J=9 zRa-qtP%|i*EHa*`wNgo|giI#B%==UIIX;+9b@B2d(V#4)vK+_J=DU5tE6J_GBMPu&t!i{POUxp3IW>r@P!Q7bDAXA-iO3GW86E2Y}P=gk-S_ zP`D^GQnAW*(shzXmSOpyp{2#dCP_(jzbr#=(o12ZP3zB4j*x1lK`Q$fQ%Bgz{Ss01 z7D4%igiTvR;lmU%KSpn7EmDc?uRMgZ3($Cr*u$iB^4z&_Wm)t`lKuQZbuVA4%+Wg! zzs<>>xT#aFKs+>Prb;THH`6d#64hPfi-+Lt8+7@9Bj%T|5Y98)B_Q z#1|aNe_HH$wF}T@MpO}|@IHUsc%)i*x_{{VBCp?WpWgm_5mMs$ zboTBB0Nc(c1db*5fVs83GrjrK9LnRPau4vVUiH!QAta=Kfe$@>Jb!xhD{N_TVY>a0e8iWtp4rB`Aw2$FJytkfEf9V#e@6Fd?^lw1j|1uHw~hD`$l+cddo4}D zsqmVAMA$}${CWfGF7ly=={^qOaKU{leNqRgKI$Gutw@2S-R{>Qtd0U`;aHIBAhfSl zAnK!12eck8aCSsD*;4}dz`)n`aYQgy0hq>jfI^O=`P!F$@J@by-(y{N|!yfjs=fxStK$>G2^A*zp`SQREZ-M~8!C z1Kr|i+yFA?!IVK0%U7T)2hak7_SraOMf3E$gYp;SzFt{{BKkBcES#a17Fl`&RV( zMV~ge?>6FR5eKsvnUd8_s2Xt-D1*;VQj9pI`W0j!=s@30cWnJFbbLIO9#IJ5xY!+Cz=a-Cs|5ryTerkxq9*r zN)qhbp??gr+yIy7Kl<>j$O4d73a=hKOZ0IxBdgNOhFcKt{iRq0!yx45K?D8J%+UU3 zHiaV{bL;j92Ehi9-3H4?@b%Mqo^&6^Y%i~)#3ZB;C>Md|XVQyaPp8pE8^aDw352_S zI`3Ea=OEHmXh+rL^2R`VO4#-?I$(^WYT`1S;(Se@kIp~g$B1;|z93LUgoO(>+IJ?R zd@QYoAOs!|-s-_6?qzo@>0b2&Iy~EX^ZJ;$ ztAokBuJm9q0xcs5QDVhd$@PIeqCqB8w($t^?0WPFCg&zhhtp^lVuISI({+_e#9QzY zjTp~B{0nG-UP04PY3|AKmTFEn5Q6fifa*c>{d?c0XB3l(j9pI zj<*h_y(MZ+=e=N)`ltDggzY+F%K&u>SMTt8f5w5alZ#8;$flFB@Q~j z;v%>K#V)-i$ywkhFTOL|k-H+V$bA2$8X}W}{Rq%(spLnp0s7e&Kl!LOu+0>+@-AsR zODGHC7|W0=BBQUEy+w&vfEl5mHvuzZngs0R!k z z_tTvH&)GKx%#k+*%%9$pxqW;&Z!D-r_ss{{ZFiB>Cxj5WP3+TYwIuAjJQ=iuwMZ)*s(Q&Hqm)c{ueZu7bd^7y5M`lAWD%f4W88nNMTE8VHo6B@;G*_}t3EzwO*L{es!wvfJb`H+n?U`n=P|3O!mTu|{f zvtlQFSy|7#89KzeP5j>>Z4_Qk6Vxn!<6UF3JLBRR!L z6rnbak$f^^*T{$NlZjP5!?aU@*cvNZp>bwfrsN4%18mgwl=&n|=z@lO9wj>&R8dHy zh6jKIrm_oMifX%2*q~sQ!6Uv%mrqpCUNi%_3#2RUxd5mV=PL;z`jV(nwCQ$42d6Dm zI(9}|hBTF!8dJkAYRHNL@BOecmW$^c3p`<-Z7wxIYnWN@f4}#|MKV3v1Fyd_m!8qR z-GoBX*yeoMb{5B42RNT%Fm3&zkunANDHOX?2qJ4F&hxwaxZEb5BD|0s)$KraFA6@j zQUp~fu5vjXsHo>%#20$peonfq$LFcJ2O8xO6_$4to>)|qV%XKn{IK~9*IV3LAS0{h zZ~v;1E!n%bPw96Z-hBD}bK=ya!@on1Spdze)z1z*u7*qP-`1!5jnMD#_$1lI$qj?A zPy*a&h()PzDIcWd6%rCHGlsWYGBYP=D1u^~TKoZ^b~Ag~)|8BQj#e15CJ{L}B!$=H z!|i^NjS-78S4yiv4v6SUb`eTM^4y$xEy726NoK;U0|K>%H6^XA@|jc*e=RJ2Bi*Mf zeKeZ4^tE4O4x@KPM%&1kRn3kIR7XjJp{dhwwg(OSP|-pJWXya5TtY>Wfs1BYzkrqW z_ZWoJJ^Db{FXLNL%ahPUzF{JclK29|k)Bq;Y(&uy0Ki32oM7^Cj_%^^m)(+#VV5ea zW8z2w1?Q+C<^&sqR=je>ExOJkA>^8olh>|KT{^^;&HQ||{lU4Z)cF^>4;#;QR*Lc? zk?>yD4EGO&H~*R2+;VDw-T|(=mA#wBPY@pKPweJ|I8$sjyb0kRI!mjNC__KoG$pDn zZcF!&FM`J=D|1GyAF6F!IdM+Vo$kRem?PVX*VjQZwHTCoG`*M&c3E}5Y~o+*DZFan9+lkz^C)r!F2wskVTagKC z^g0yHqHP*2(4K5F*mK9wyjw8?iBl;wAQ?-nildg>Z|szHasrBME@wI|}1i4~2z@c=&{Yx`<58qy{d6 znpN2xLNl1eeqmW^)=L${zw8~(ag!Dm2R#)nf#772@Z>x&Y1S6mguB2hs*FNlhUElB zc}!xTfT2=%)t%C-TgT~BU^B2&0?4I+=U$O*M=^Pt=C$#5W%Fue=UhCObG#JRq!5DZ zB+9K^S~rn9egJ9phBj^2)R2RHB;*2fU`)uOv^?++6+6iUgM@fgTlEsiq&J~)MY=nr z)g(Ns@eHg^>;X|NlnbElGepikcoI91tlBv*?_~n0=}~u^;t$jBtSM2;P?h2eXudTD z!y(b5N^dNJJq?A;q*Rgi9k86Zk&Yc_Dsg#+HDoTXVKQdKhV zz&%sNiMU!1&^{^|`1LA=twYVIh74C=P-&D^AL}VfQQ7$$*F33Lt#xWyGA}bK5A9{# zaLTr-R3VQ&1D;xSZmp=0?rOdzi8^Vsl$5nm%|}jtU6@SH)0CC4AFQow9Nr-V3yZ2D zVS|HsfR_{Y0+~%KBUT#XTvQaXqLOrYZ4^dbYH5XBOMMp#*$lGhoQztELZ@_a5 zN;5@k)V2&o3>?Kik*G*~O*f$+QgqCGB zCNq0;J7p%OV*AoF$2s|8n?B24aZu=##kgIYL#7Z&ca-HHMPmR7Crm5IoG5Qb#E5ms z6(g+(_#Iq6m?u$J*D7kPDMmCwVZXX+9Y_;Z;#?KQDUgAuWrHIvqoT%xi)aeOfMKcB zUHA2ee^)^rrn3DRhKuE>`(DQc>&(ZjD+!i^f`vO^DZ80^@A)^%>H|{`aD0v>X<8iVMUIjUp$yd;PHx_g(k$+ zSE1L)XbyO*Pf5K{&ae^ANTF06LwwrXC|FU>dwjp@l`(!X=R87ueZhbRw*2G(y z(Y))eAk0Bf{|=+Zq%cq6PzNe%28ECUJ#wr)B1S%^~XOKk}8pu>qZ|IS-b!i9i6Bc zQFV(I$YZYE(%mM?n$kT_Q`2ZYT1V>&2*@*9B6vO(G^4ec5K7>54ZSCRLx&H0gcMI%~$>;6w zo*U>CqxloF?wdp`nbiO)?2LC7~H$~EV)PySqBTbu2P-tx5=GSYt5zAWdH6>hB}SAjf|;IV>RDM_=sju`z>-b{wx zAUvGBj!0;yKof*>t39MXhs}RakkhxENzJG9hFHHuF7bsPJANJ5N~_s5a!OfYb=2y;XU`gCp)2;kY7oA6s|Smm$4g`ftb27^tHm zcOvvAkukh)bR@OmeFOJz5bE(>oS(!W^AUKt zyvPf$=3iatNBa6LmHex5|M&w7+mEC+?>i8l6II~UqjGZeRond}9e<3GXKU3T+NUAH zgqXPjBIXO4_xa+ zAleluk?pPb{^5t;_62JX5c=4`ZH$|rdO8LLbTvl~)A9eRX9|CQ8&87Mz4YtxQ~Y_E z|NRdZpkt=hAwCUvpw{5eHhqzCb^Kn23I*ed?tD#t!p6tSTtL}|dv^GREt1`h_9=Pl zn;?pdy2k*+KAHejb@QBkAYC2b!SI1*9Jn%n@ea;rB61or6dcoD*7)gIqn*b8FWx{U>i477aI?3YXAd9# zo1Y&W=*PwFdYYv~GdmxP>^U9RaE{;KX>VY=$evpDk+=t#F5g2S-^{;?s=0=Cv{JEv z{=I{PP`2X+xB7JfZilE9Z;Rp)V;4VxKE#covO*-kgYmHgvk>xr1EMD{zMOhGZH?~$ zKSHPmCtfjuh(S}usXyQv>M-=Ov=(Xsw?1*}lh#mkoaj&w&v7 z5cmfOAD~{!z1L{^&f*mlRYxA#j#9pxcdXS&PJf|h-xKR1L+v>O?^PY&tmy9{K3&c4 zj{7`+6J)Mwo_3U>{fzni*@+w$;{fktKfJS~0gd*!!-XF~rM~D#8pwg9i#P`Q1%)gE zW3QI4_-b0Es*Tkg3*p#EGZJ6s96IIrf8ah}cdsJ$bg5Q29bK#Cd*Yfr|Cdmxhc==d zKR94#_C2=HzU28;ryUl#ZW!I(jr7wKR`$dClpFdmN!sK2+ftFj5783YzZmv~_%G>X zO#fH`^DI9n1WIRMUOk|rN7i1+qh1Vp;{c1aWd{kZUUrtro|;cf$95!L!2a#urqvEq zGjX~R5V*&|Ttp4&*91n|0es#VNva91ta93f;;LhPrfnzTw}{5~iR7k!;{ zKZ9rV61i-f;k+x)sK)Zls4DT2cRl%z8mr}{sep0`0TB%d25GAmrOs6zxOL-C4<(a< zYgKLgX{UA(m7cT4=qu~*aFXj?Gr4cxK6x+AGZ7n3a{UQ_bboY;!XQYj1aA}NfwxU3 z>0d}f2ziW(8)2C+l&U@;&J#Cao-BDfqEqpwT?|R2!ACpuvZT$&W(|SyfbdqL0@1Nw zz$cf+(tTyXX@-%~XLH>*za13HUwDBrowO6R_2#q+dasjE5m^ZoXzCFu7-PmrTyo3M z=V2{#ap_g5sj*}8knm_4s_{e%g_T-)22}lAkPfdejLC#Puw(Ym324y0!0y7DsbHQO z1e46>I&yE_twrLee8tnK^mqZupeYG|{xx~0cZQY^Uir_bq+D8Z_q$$c;_^Ur{$KyJ zgGKt}m^7;8rV`1MLt?hVnA~tsj6PP4RQGt`bSva`C_7#}4pKGhR~bmd<>y$Hf)x^r z+U7uX-8K7{q}cLI=5Vrn=d#le;ix|%hGXdkW%YU%@{iz8L_E>d|wOt0Y z9(Bkwa!!>QA--IGhFEi@E}>p^%sRziB55Z5(OO0ZC#UjmaMF`+)-($nea9c+D@NM1Y z_jEpPVBvhR@ao?H_P4=p&UjmUnGd^vqLlRifErE=IRB%h?z6AfZvCTgL;p+KMsoCI zWyfd)tw5FBu3fFck*nO1OjPLOen4*{f#fPaiGG#hTFi9qgVAq+u2tNU<>IcCa2UyG z)Q1P~O=1-&w7OzqfX~TaV|Y7%^$VFbUu*6A|Lt2wfAjW>gMaYKVA&gdRlkMr{kjyp z{afSa@!of)>?&W^-TIDcAnpjt+%7+|)@Y^)GOT_ZEdW%nr0MAGw&hi#m4xJJ%@$7vQqwif5G*o zN51H={ghZu9V+ge7|wpl8)CGJfkJVnaC$7fD0UQz!*g=FTsiJ-YX0Ug*Um=|r}jEQ z|G<^c7UYKVQzE$`{m+vVzHDRM27NHP#_@IlVR#m$qYBF=7xT_p3l!N&{o~M0YacME z12G?f)R};w5+K3vliQSR&vM!WZbDjO=Uv7-!kr8ONZE$*#`7kwE`IP#>PfRQFAfze zM@{D+icSa*S|O}6Y^AN$J>uGbwZiEBP>ydLO;+Qt?hl;$ko~a6;~o_1XNv%@@Be~G ze8t-<#NdLPEnAVRa?Wb9<03-onT((lWw-aFaNL0-0z!D|-DF-2gI;~SAjGCHa68aX z`r~-I^(!^k-R=^*m#Qlc$)l5D@rnFw%H31Ic7Hi(4N$8mwPS~Ikwn#vwaSrqh-8Vx zT+&O=<iTf(g|>aonVem<$dQ`>?LPY_8r#>j*I=_A?Ipji?aW$%v}pbL5{e? zvFuQO(~75M1VRL1IIJ3|aH_Diz9Af`diMs{poO${YSaKVy^@Iv3}`b+K~k4-eDR(j`h zLi)SI-C2_2LG7I=NFBs-QI)|luT=CW&wa^PN1X6V*eh=+`K);2peyQKvE$9K5ybb0 z$Rn@dsQ1@=QI0n-I~wJf0$X%EGwVv0XeTS;jWAT^0xYKBXjd2~T2$YiNBrBh#S|Z!vEuXa6`@}8;8ZOI#>M*`N6mR?5uMLRm#(^ z^xYEvz*Te?rLP8%%T1~8ve&BPa!>ga4e?OeO^a34`L6KQxmm~Gd5SH$Gkg+!BUO7% zgpEa!JB2Jj_Np(-)<#*$URQI@VD`$A`GMIc+qR?B)As%38E<&&0lSbr-g{hJ{Xr*(|M(@e9%3fWFVy8_3_Dz#l6KRz5=2hChdE(VE5r9z~j z8Izfy{EQjFNcSspcLlW|V zt*OkfNAcoryL5Sg^g?@S+Xor1?eW@(av8Fvv4{@oom}X!FnKvST&a~On%!X8Ss)bK z=t-58MnceeX3{>M%cE#4aQl~dm~$1Db|1$DwR<>;091? z>o#F7XzyUc#d%T6x#ile*Z&P?ia^tfl*&ugf{8FQF6*xdptm<8OH`n8t2d+UQ1Un# zC&+*_ty~x�*Oi?yaNd-I9-#2;l-vQH^^j@C!0`qA!#+XLCWTYw%LQiN+Sl2wo2O zl{jkzV!mH0f(6LnmdoWDo6kzwfBB1d5JDV*8$IK&bupi_V@YkEHB|4Zd?f+Ys%s^v z0m_9~+}M*SG=af_-)S@wzhj<&h3}UA;Hc@tk<7>o-cGs$lR;$4vAWr?8q(@WOD?#C zBgRAJCytu3|EM&sO*I$m2G+&7k1L zLgY3q+RXZ0%=8cpEltUWS*TxEVQ7-bMg|QCwRiJR_GI2)^~;rjaC5@iLhz+pj#V~= zvm!x&s`M?5<>%tn7UY3=)`YfgWD4M%N^TP!H!M@EX2BEWw_XkPafX)d&bw0VtF@0v zzGJyAZ?M+25Q+4#w#wzRF7+}j;tLkfygtOLoc8{Fa&yUtZekxbbHJt`u%k;dRU0e6 zZlaS60&J{mg2J+wibV!kW_F1Gx!J6+A_J8f74>TZGvm$I&%@McxPCOi?o@X)oHmCs zh^30^SWSjl(08#(MV=vV{>Hcw720MqM&bfy#jx3MRq&`ss)-Q|3Iv6sZG}O%E0C>m z-Qn_tuXKw_Er(UGBR8GrTd%+YutkW8NQ_n01Wpp03vqSaB-6UcD8G-%|3lg$x0(h_YRYkxLk za$9wU8j+8vOex+rspOcbd_o0ABj68eGQbM8^xWvbL`(Ro`@=GPm)&xzp%Hyp5PxDh z`y!{Cb7Cw3fa^^=PEzf*`?n>H&&~PMHaM4GibSk*(vMJRvzlN7F6~RP(-Fv^zsbxX z)Dn#jMgjFK>dG26iOt1z-A21*Bg}>*mdgYp@MzV|L{UiP??eKl6q=C%UBcO){NhJH zY~oYa%}Pnlre3#H;3iB+_in$>Xf{*^g1lFUOnR<-bexChGIU9sAlOsv_ese)==#f4 zj}5m&yUuV{CsSY?U`sOLl##&q4y8#V1Q^9c=)3enscdn--uX~)-kAzEsjcGmXPsxC&0S`@{&lyQdixo-{Pv1? zyEf+SMW82l?FA^xJATP+%kAkXb;dbyy(_Gq5k}rPG-g;4U2cHD3V;OjX`RgxHO4~2}yJ)k~E)( zSPjqhvmSAeiTu4D47fiH&li!dc!95dx%)(T#9#Z`^m|Gs&1+bYKcIeVy7$CcEX9qE zRzE@9dB-`8 znpdS9Kdb!glv=~;AAJcj`T}P!x?_tpsi9syeCzZ7sXkVZ5Oip-%$ieigakThBYseZB$Lx$m2R9$` zHlRO6@(SR|(-6$L;@Kyb>@T;^TrDGkGjVi2n}RoczIX(&ifnV@tXnwI80Ts!z-ln* z?6jJWWcugNg5JsRJfA)Te!rcXd3-M&oY(5U$J5-vuk0|Yue;M>v+~W}75}Tr>Yw&r z@Ruex(!Cdd;VE6!?Ei85HzPjr*e`+(f+PJyvFpm^u|fA(VRsOLa=vjrkosnSzJij3 z7KDW@K6ZAiB=a6s38=o@c|rdQs0+Z^ZFj{I;PT``e*t_O@n`W3h43&;XH<@fWxx~G z($dw~^g@)GTv&3CWkr;S5}kVBJiKNe>3KM?eluMV)5_Z-H*=#+e8q*a{D6kuj=H5Z zgQhE@L&bL;XW-SstxbPnRD%Wi)xPRC>EembQ};nUe|WVT6R$q;g&|e_<45F>bMd1e z)q>uy{XK##&c4gpMQYDgP?31xRmm6_tPB7^o<*PRKLbkwowvdxPFg?IbU+FK{pw>4 z7$VZlEASg{?@|55WL%`Db;`Dh4vUTbuS=nP49 zE^K2fUlt)E(&=ZeE0fLzdj{4)a~gK#~CE z4uB0?LJM>o34r5ZqN3%R^V*_4?y#63;||RT-3_Z*F34krW?YAdh=#~^;OkKi=N}BT zpNYlikk8yMzlK}Ra5(TaW5(6!`riXue$`zmHj{UX=n=1{8ZAnJehd;t3w9~>f^L1P zpNBj?l_e-J{xQ;7k=LUrG2w?29{ot;27tHd4*a@k-iM(NSG3G3- zMG6emA7#Nfo^x!-^9B~|QCUQ+da*zT21~<69%SBf^LShZ$s$4sO@8m5S4)uPqx6`LE1CA) zViaIE#jmpF`YZOGqkGr8!6|ASd4wygBa0+~*cB|0Y7Tn?A?htS11-<=<_ls3Jt=8& z7-lD`YYA~By}+=(pgh~s4oqb7NvZ%Ou{GF zJTz+YYi@G5ga+~ZXqcqq)*>b+-_me%-;Hq z&!D-Y_q>2$XwCCW71aZ5XH^DrAnzU(BwKPy1(~uF%h(Y`0BZG~QBh3A>#lvOoS~Al zc#`yCz6k$gO;r2wP$hw_2)&;CaK_wYAtgi6mePcT^{)HU%~<`)s)O_o+&M~Z3N5)! z@h1)ITlE9UFaB!mv;RMfC<1w}k<9xaT&tq^JHah4{R6@6H5C1O!H!LhAH(!-v(=xI z@2RV3p1=>w7i#Q$?L@Bzf4dyx?lt*u*z>oU<}ai+tyOirk-JS;M|W=RL<9wH^WI4e zjMfS}F1}aT@rZo)Z-9MjBi@swX>0WqZ=dPMrCM&^TKRz+@<#!A0Q!eM{h(=(cO0q6 zPAUUy`ygN*t^jTx8p>X?5??CSo)SP>ql*gP2bXh3jOL>ZN||ENa*b$#--+XzOu5u|Yr}`RDlh2mhH?#w#lQA) z-}{Ms_=8V4PH>5WAN-fe$1m`{{^l3A;{-Q=n*h48gi6f)Y=O|9Fcr0R?<76e($*(?GS#<{UtREKIq^wkl^cd9{U28n~G zjR6@vUpz!O(o*V>@Aah0PxoGu9V_1znMnx5S$TN;)tY_}>aCN)-6xpoER!$+F)}_C4jn_>GqRF6d)_<&;<&9;4*>csYYQ zPE&Yx?UbbNCx^wt8QCcgJAGG%Ks;L^8^|$_-ILUvOUp zTJSfy{^?4sH7?tWu5fZNdL}~SQ~xd=jJV@bZd|R81!CcI*UP~~pf-&im&-w;>py$A zIHpExa@5~zZx;Qg7%}@>p01hzh=Lb?BcQ1DRA;M_E<5$AdA`1G){dT!QE+6P-quckh0{2f2*-_qhz|>_> zOsCIpUJ!(Si0FLZ0R>OV@M<{Z576~wQh;~1!SE6*$w8AkPR$jsIGDxfPejiqH-RV~ zHM57M|L>elh~C==5tv2eWEy-w)Abh+dfkq|O7^%&iw}R_OT)x^cVBI0N5cM}oYlTP zV#rVJs})iQx=YU!bvbuMbzy;}4vJ?FCqHhd4m(#I``|Fkft&hl@tYLN+n2vE=QpRi z$30ZhKI`l}_(JMi;jH6)5+L#1)ajk)og3lx@QP<{P3DKtZvIvOsX{@s=HwUMDFPN7 zSA;l}>?uqK`7WmZtDxxZ3r?yvsR$KdCxH>XMVBy;n%|U@7(o7;p?xyBnw4_S7sK@7 zO1eFFaAzEgVMwOROJaFP?x5;__m9pkCre{WMgd5SS*qQzt*CBBq{1)TFkMFqB7;uO zX22#?)_tJbR6L`)X(!s_Ug^3Qkhq4*y?+d5`4%#JHtE7@Fd|*V70MP&iOe@tXc8Ur z-3$XCkgJ}I?Jo;=2|;&Lb9H^Nchrpi<)mufdEfdw4U9<(T5alTAJ}2CTSDkz=Rtxjq&NIWphTBjfc+P z1sBE$G;VyaNQenc=aU;u7!G1!OauA`hLe(mb6S^sA}p}3>#dC68vYW(B@x3FE2`z% z@%p6Fy~Yfn#zKPm#_$owprw4GxE&&k425Ee(bOqZWk93|-Qcx-{a-&2taH{|vx%&ZOia+pJ&CFHcVajiU<02o@Lp!8b&?1#s zm|Q=?F(?8C8-vUjP07JyAsFRLRS!e;)PLauwpa03uBK>R2Cb4)Zo-CuL;)heE6J*6 zaeFW7bD2oT37$P!5=ok4YhQ1_Kd<%6C9q6~3~W>1~)fvz~Apiy8@Cg5qb8C}t! z91CS8WcfYiiQiq$Rg!V9pu(zSZ7(yLT!-3?|<5tfjr_b z5n;0EN5;KgA&|?NktN|XWwSx3>{Fm1-0;Gip}uic(XD8n<9vc0fn{uV>l!Wxvq%#v zps&QB%P>mC-Q0Hyd-n$o0wT!i3&l(^L?1$vlY$%!qZABLdcqKU%*54DxfbCQkMIiV z5&TG9(odhhpVzSvRj13Db}2+?GK{)<*XIYlM{rGwgHkGwgasqxYRsR-42MgZP!FQ- z9DL!>((KPVkFD%#J`(Qre`S2(qm8@a&An*X)CJIE-@ez`x`92m4{5g}g+++lAIfj^ zzbM@=LBhJWk78A=%Vo5GDUhgwiBkGVZ5cb*ah z-(azqP-)Jh(mhK--%X)&y8N1RLk<;@=>?o`;Ev(6s?BgMWa^+)#02uv#RAXIk~5cf z+86STFQqXtj)_fdQn{lY&y11^3)_ z8BnkL++?FMw2SCZZddX2r&$euOPoI9Bc}cxk#D~RZjFhOZ@dC&zm3!)g(-<8OcVY4 zEw`Ayp)ma6!b`VXn07l95p9nz79GDGoGKoYPFN6)sm0P9UdsTSiv?FF&#|2Kw=fTm z$kvdvg^r+S)#>Pa<>GIi)5P~bu@?n3C*QKybXnfAA8*X|uh^;D6`;A)#3@L1u!Dcy z%|paJ^B?uG>deve5ZN{KKCOUHkNAj)!y!gSRcpJx2fgbr!^IJi z{rU&S&-OMS1%RD&pExfCSTEues0(-+haP`1JEh6*y9kE>yT><=9Z$o7UL5-J*)<@1 z+65LD-*U&ofg{c(vP6yp38E)nzO4jv*4+%N6a0MFpF?bZNs2dK96P#YDGk1yM~8eU zO|3(hj7)Xh@zM)J&pirUzcAF)8r)G?ZbnRe>?Kg!FP#kjs0<%Daek-~{2tL7@XgJY z{CH)55G7?Z6}VTwIo7+L2jzM2Rj&*c;F#N=b9aHZZul9YHJP6SnB#Y!m*D38zYhT3 z2-boNTzFsstr4zRx+)h7MjbpC029RijMi#-^d*-TS}1RrNaoGURGbH|FT{gK7P>_z z&XDYlOa@pV2xl+a;krL0kk00z6AifPbEsG7!wr8I_x;iuBJP9Gne)9mf-u#XRu3#a z@y6@#t2`3Bne6)@q}}nQf3ivIe%w_LzMFMtoac(JAN|fm@2;-%JMT{idSMTQ0dArBfS3aEPpcqg z5HCQ42R0obw7v|AsA=tS@+Gu(N~$K#3yj3@aaZ>Vo!?9og_&s07r0we7*4ngmHe#- zr%@JfR!tsSw*Ncuwo_%KRNQ%c2cp~)&IT~h=63ycp_1sCoGD;pysYtsd8t%=VS9od zgZPrJ>sViupx$Wb=sR4i56W(N6U84=QRDNJ4XU9{J=UUUjI?Wls-GQu$<6l=5JB|g zWyd8VFadsgqOo=ii1314mpUi{a@nLfsHHL%H5nVJ@0WuIUcLK$Ym)~2u`l^EEG(=0 zen#x-d09W^9pK0bEKm_=5Q*lIEJWrr(8^O{hdid$QRu)K1Ti4nw_Kfwpv828yZFRW zL*fk9(@m}4LbCzd152dA_BW%6o)29O0ACPi&?ZMwgyCU$E)`3N0K*UH}8*X~U1d*mLe1!4XvwE%^4d+^gI_JF0Hd)<|gq`jpNh1cDH zdbgux-9RkS^kLtr5qI$h&kJ@kG8*cD#fYCci)^d#|Mh( z)ZE>_Ul7*%z_o#%5#O;1piG4HqPR2P<6$Ygs(BZN*=Cz;UC7`ejOw`24^T`%WzF`| zvPm;c@__)ABnzKPE1IXqTkOT7ElnTCLLo?4E>K1Ne8EzZ1|z&fIE^$3#+dEZ%XfX^ zcYmiRswU0oi4VG{jhb9Pv@`_pxGeQ9N^iu$ZYtH1SThux#8m26Rudbjh7Bs-#HArJ zg;^|3eRXP8(qYW-=BYA9)ti?XTxX!+yxE#`U2GSER{hG3XJpXwEY9b4xiu^+bcMvr zT z9W04l=mg8QS}yOp4t!>8Oh4JergqbavnXbKk)#c3(6aM+#1XA%OF6^sc)$J3{E#{W zxkDbyDuN}LKTy%_8==XPFVtYJE1E}f(ML|C^c_X1ekzZQIQ_yd)xQ2)GV$IffFmALPI4vwm`6```*Wx7z@BxPeND~pL0@$<#;-^l&XXESs5ba@%g>CqjP z21H&YL>!qo>I^^$*)F*ISD^Xf+xR7k3H~(mE%g7t7^X22*|^RjD1IGT;R)`{4srCW1+`Kiqj&O2mNx zorahwXU)$%v@XR;Y39bfpjp`9r7F(IKX~SO`>->+VfL$bv%JIZ>lQB`wp(VKeA$-$ zVSA)@RQ6PlI1hWyAyEqzdEE$=BZh*0R;kEla*2>&p+K2%f^eNcP7V(!%Zr{2O}r`M z0QkeVP_KYMF#rM#R+A6LqjwagvJ}iL#{(Ny?Mb)MbD|P}_ES1c5K3tsmbGi)t<8tM zijx~tDKdYbwSwKVD&@`EiG5KJ3|lG6_l!r$pya&2KUG;GXWDg!Nr|hW64S5}55(^d z`zuG$Nj~kS{s>xSa0yIgnccdZVY!vrAQD02ML4VOrth8kg15naTzoEg*50l9AMu-y)DWXd-mMm{ z%>IM1VE0_Z{P>jG{>p%T$!Q1BO8TBoP7zml;vn@n!%T2cT$DZSu|@WQ*<|W2AsQj@ z>-SwyxrPhPs$tH%xheb~Aewehe)4gr{`h2LYD#rxfv@ROt6fOXyDB@?D2N$UXt({G zY=mIj_^{5-Yau9BLp6w)cFM2SKu+5XdbUxy^JxI(q2lRV-+gsCI~*{nqUXo2uTGb} zd;6mHSZ#IZL4{I5_30f?J9n;M5{-vl_1uwUw-5cDp=9rnb04r+!#-Lrmy7AfT%S=` z*y*aFK5M3U&I4fE6%R>u=Xh>szCbEpekhGU3Z6a)P_OHE;{Rv5Nc$ftlpl~6 z#GCS}*8>-`)B=xwTEeKB;jZneEWoLd6EW93?smcM@ z7c+zK{h|_5Fym8Ef9>hiE}t+}Lt2H3tbfB5&>C}=w`Y6>uOAI+*<(Z*vJ|9iPP>(5 z-#ZSLBniRRRkrNhDm)6XmK;a(3X8*>Njj=>sCS(#C2Pzv7Uam(is5d*wIIFq2ZH`& z%Nz`nH46m|MmIMYWmvx|tse09jx0w#fNUlBy+#9_hj_sa#HIkqew#nDOM$Bq^D49N z#iF{YCCa3cF?ZhDa(dZ@Eu1KVCGEpruS*1r$=)9cB9q)AMMc1l6*z&6>Oiq2UDhts zB}&{fOX2kpL=R!JxBz_0kQJhkj51MWHuVxv(Toj_@Pzt6|T8KJ+nEo3L?ox zDOk#PTvSRqU&8`=gsp*f1zr6ZialJI8}?-ng$r~e8c>`G*qI<@`vV8Pfp{hq@xikC zi?9DdDXwy3$-p=ESdNjrV3wR6PBLLaS)fl->r(NNKopa{Qzsr%4{AuosBIXl{!G5k zqNVCx{6LlSO&GS+7}d;M-7{dbIc^&%W8{A#VCpDwkjB#Wncg@%gryngJjMMiun+wQ zD{A&5BO+p~#L;qJX=q?ykPA*G{XkHZUD&3vTSX0Xk0RZHp{_U`(BB~vNtH`EK!LM_ z5;}rJSfUZV!*gN2(3EV*^ce!lj11Bic=&Z?DYWzBRBQ#Pm397XCBFY(|Lw9 z@8Bs=xTS54*7m8A9Ti;1&rG_NC^1oMAbFk9kC=py5>A3N=p_0G-%2ezRMnUS0MAUS zHM+i$DWIq2B=zXD(LJt!byf49lOHH%X8OSNx;q>BE3$+ z?*T5wG|RY_(I9k0MJcmmvR27NoEG>pDkN@gc@!fsV+EC9t4#_*U0RX7VNxYxwk~qZ zx>YGzk{=1i1Otv9$^l;9_2)V;*6VYLO$R4(=*i zMy^@9^~OKi76n_AGj?4Bclg!#UT4^>RNkzaM52t6X$M9-1W*8aKSi{IMmufWDN43R zgD@R*V`VJo6QNpk>3k*8M#(TXOq~|cSaIrRR!Q9gmTXwsY0JpyZ}R^-YATA?lxsA< zqyFd8q-~U(JFtF(QZc!WQUeWh#6HD26EzTN@OR5Kbe&As&~6W-tZA5~({r{B*4Hj35)~!H>SYbofIDRtmjG zoRfpW{^8*%JJ{opgi1>Y9;*YU-%VZGwP$v#A9Zf| zoJUJ#Lx?^C|Mf`mh9dO(itIX@8qt89OK%m$%|z!>i%=M_X!S`b&ra!}!jC)HXi%4_ zffzX%A#rHun;IMaV=l$A9a)4Y?Gw}QWWVHCok<1#AuTWXva=oGyRJ@^x*CzAR8WO^ zml)L-rFlYJ5f8an_7v=Y;0}46Ij=bx{95pq`MNuF@AUYu1?sIM_JIJl${)I4wL87t z4ZC}H&t3RZ->rNycfaTCR+q7}Z9TWLe*}!gT zs43Q57zG5xefJe7bh)>l+$lk{aH?A)5XO0-toGUw;6k%NF-N`FW<4&rFu*7e2{KI~{; zTI0sY0K?YU*Cq&a+l1JyusxM_#9M2Qw>}uGSo`1{tnp>!c{x^TAr^foCE@hn^Z|Se zD5saa%=ZojW0LpufAOR5-yNX8dqM$|t^XjP@K^iR|EUc|)_k%ISNh@SesLTff4(o$^g~avF#73;CD5r8vxM-9EE1xe}y7?x$}jr>n)CT zD4O=&=bh%a$}eSsRD7g4G{@QjR5NjFTJ!vN7QygiL*SM-+@TtE9sd!^~?_crrOa`UG-F#^zB1@#sP!+sco$(?9?Lj`l? zH~#BSI}s`!&{gfEmJPA*fzo=>iN;#b{ds@C-x%AF8J@VjyR1u3es2AOCMIK-Vpac~ z-`oeo7<>+X_f{W7*_~EV4v>?KASm4V(^{)KkH&NBWj`By9vZAd#m$*7bWlqMsHT0O zscTGG&6?%2kp4;UNqFp;N_yO^!dA*V4t?Q z_eUkBHtG)r0GTzWGr+I0YrC^F50!E=iXo6DU{$ot3~`ltXtbc;Mm~JF6=@x3gBpW| zes0v`o8K-C@Kfi_3XDp6VT~DFhcye0n25AN?_X&J=coSS*x8xn?piYaT^gP=FFy9j z2gC&jCUDxk_{UYWh4;>9H#!%gGb4xTKD>JI-=fx1sl3xb?D_zhJ)CRsJ2WEpOP3vn z!OtkrwL%S8z53aJ6e9PmCqs)-k6n|8IuXP*@mdnPKtI_aa)Z zxrOQBL-^KECwJO)k`Mf+FI&5V;9j0JEU-sx|6=W%dQPBR!bvY8-6Pv$&sFkBoW#+* zp0J(QgL86*xp1PPZ!&^Tlv&8GZMK_T7^tw7k#ApnoXC7Lu6fXG*mNj-e(ccO65vo_ z>x)@h?GwTCvR2y6So9^pqB1lvo&gVRWn4X+Kyh{fF6-OU81mKD4Q19I`e#2?t;CKO zr-SulTrt*5)xgM{m*Dghfm9Xr-$}Qg4mfosn9r(tJ)+~gzJXl`_AV)X4AVgal6puF z(QgDZh&mg_F19!Z4SP9p2HpRn4hJ`27#mTVoqWE)sAX4Qli(4Y7fZm@(Ntx8;A`tf zD_dRB86$X7+DG2zXls42AV-~Qj9lE9qLT5$Bdd7{#M^jyq>i)?AIjPg18c%S^u2}o z0*RRMbXNdbGgz^)c%m?K7+rBl<5~bdYZ>#~*~fKH<$Hh@tDcQ;yyPg{7Idqyuo$0R zato&Zdg7-nGNzz+9-<;~8ROwftNV-|^Z@1v(&MAhAy(2)Odx9Vn#`GoOr2_Jd%!2F;pX%k zCFeibR&$>{<3tHJh;OjgU)v`|ZMN(y)oXRSBrl1k1wPRTEN(9Eax!N>q5HuY`KAe7 zebMT_OPnJq4q{T)WV4CTn5-*vz+*t59fFglwP%@y^{mN__tqAM(EgdBx~4Wm>#V_$ zC-fp@xS#p0p3nA0i)9@t%u=gkP)WE`h8hak1Orra73i|E4=2ly$bwy8OK#0LGoOv(}#b6BmeDNDnGDxN8rAy-n zaSk1tHDrki<(4cA@_tK29{vh84TEycCdab%v5ZU1cDPGSBmJtIBN)rPbR{!=eDcKS z@8H}V#4A{P=V1N1{ku|3pOEYD%B+3$y<_z+^lPSk`zKD)d#{_n_Q~YN#;|KU|E90} zNZ(%nKZ?B@qBaWMu}bIJXWEQ*B-51wu01>XhxH&S@EnvYbIG5 zG~En@b5$211-I<38@QW0st@Z4ylS+`z>lN&9wn{9(*Xe1bot%5)5 zizOw1$_;!etC)y)%=_Bq@}SA~JQh*nvaQTvQ>_N8fvAW*ZeS;Y?<#7*tWXB4dX ztSDf_H|VvY{zNY*!|FMCEpB&oO9@_B5Q+ogeat5OBVbs$<;F_y<97JG8`G|>$qyX zwwJ!x<}Wh|vIT!S`1X+V_++pxIUVeQP!9TlSKHiyv_#vrB`T7qVM}$3PDd>;ua)oQ z-O!zL03`jkiGD}lLG`)|mb@1jJuTHN5-FnLLW8cmE~Fu9&L*RWp8h+mYsuKv^Qq6=Ig_M%VLS+e$Y6M-?kWLn zj+p!HZH`+)KW3P0hu4xvc2H}f>!X;#x|@nY!!k-|39AsufR7r(GzK?w)@^f2bDGuI z1se>dHEa=Cuzc)MaA2jA`h$30JzT3Zxu9fvGewZf3g5c9^)F%PA-{}HY=H>??i??f zK7ba0k!ZdhS()I@(mDc!ifyBAwh1nvc%af&-X5zN!7;b~c%TtRR;acGt=Ry2g72?f zkg+|k%IbO90}m$|SL_Tvcu)zO%pj&E6P~@p|I2@0(#8$eJ99y-mf}^)WGA(S=NNlt zcXX_d^?C>(7|WP|hoF-cVK7YDo0btZQzZs)X2HFQGDM5R7`EJbog2V7aq2)|JTlst zbtSncED{>FX9NpeOQN5wUg!VKy8SJ!>l_(D#VEy$rpFG%Pr;)IF2gJ~3iG0pft09( zD@*Z44`)ckN2Agp;LTp@NSd_WAc~ZTzwAitUqD$6jj_vs?lrhsm~B?w0zdDC%Piu> zj2XQn%s1NWjG#RkuzF=^8$c5>gz>gQL!p$65q(vt6_}-`WNfbk#9E?gT^IT$^Oeqm za;!y-^RCGw)k`s#0)4_REO3`xo_C^g8k|EC1^^zL+6NFs^LK^5|Kg@QQ#I}}(RVW0 zty43SXTyrJh8OC7Ai$~>W*N#EtZ_E>NHEukHk5%dkD+vH`oT6H7?-9kz<(Ak5Os+F zg;mtJ8aOl{Fo-1U4bw#7^$0#P7Qge-HJ%)$7-K+V7$t!*!fvO>S!~Yb+QA{ zXo**S(&pF@5ta#+WC5M!0dhV7(a5iJR}44(WI^H_A2^jYb>6L;8uw?U@#jpB@n;)< zYVG_A;b-i4rV*QHMT=RFoCg6l*+$6ws)s9@r=vWq9}N^D+JycCH|}dwhEybi5i(=R zd~nH^Oa#uvt5^r|#Hf)OXqBwrekNRS`T8$@qNhUd1k6wnRQ7At9jyhWnrC}Dj1yS} zKz$%|+QM+Ol*EMNbU3ykqY-1KUhuiy84dtHG&6c3HZnkt`Jm<;RL0uB)Fu90hq25$ z9yeIb{F@v8X(m3CtV8DK$yYioCz$ti#CuN`C|9i>${z?wzNr|LAi!!=W`QdM-ttZe zLosvo2!pNctBma75o@|~ou|<a03z zg6in^&<6UhVx(F)tHBgdqgFm4>_bV&wfi;|!iEEu_N-j(*)dVH>jxrh>d)Y|Oi=*& zI4~(mU)yO2-V1*+)Xhe5-s$djs@EbrhED&!=(2qRt^U26Hif%!G4+$i-|hg z)hH`hk~`13(ayeWgN5YqWMk(Pw$7@P1vNd;F>`0#VxYDmBIQI%b+4+MCF9lFYe}qC%B9aa$9KH`Y4U0g3~%(0dz+yOFwsK$=vDu)*CHaWBF6C+2Xr(C zv7lRg2r7IB^R=ylxGa!4V$we#rLH9Z`-YBQrOt|Cp#gVD(k|JNr(My;(lZ;}jh|{g z>!-e@D7;uGA|+D9M!p`Z>`;;Z+{*Dc%O8G+N8dS2&@gJQfuVovZ75laCc9nSz@XaF z9$o-kc|19p{zk)g)}YW3eGF1xr!O^L(v4(@%5ds%~Q#uio9^B@K zZ~D-+6BC9$MeO-D4tm?|%;T*7$fw(g>5%iXee3c$fXvmKj`M~JJoBqgH3Cbj?k;b% zHx@5Wfcd1qjB4}Pv;qbdVLg7awoW}1z>;VIAHk7?75R~+?Hc*aRkSX})*LKbH5u(L z5Bvp4>SL8Oz@!>EYaj1x4kDcpr1;9lzUq<&7T4`MJ+$73k6Q${LMvf1nkfV8%-dj} zV40ei8Rrl4z-bG-ACoH67;npD+X6?rjeP<=_`AOJysodP1+M{>G$D}|0L6Uf0W)pK zKy3n}>3F&@Ab=rF0>m3@1p>$11jl%61lC~mX6w_yA*ee0cJ4y4Dei1eTz*I{f=gXo z=b%VTIXJMYvCc(QIBo&`9)&C2HxI9Pj(h0^4uhu0h1USKd5ulY+wT=jjDy$$c{!QW zvSa2?gA!=mhFXgn6C2`4?giljes$WW8?pd=;KN4Y&pz|h4}x(Xvw0}7(M~l20;^Qm zq2}!>0OD8+^&g`?c6rs{zpxeQDOr8=!$=D|)jqyfeay>_wW{mVRmarv9}9o46zSfl{D0?`<|9HjBVL7FeFD>;O)jnT^&W22R7 zq&M(pN?s^ltRRx>r~_^^S`lisxdAzS0L-($dUdZz7h~9y^@oaTJ zlk*M+r?ikr9efuKh>_0*aWGsYph23o@&QkUZcX>lt3$@iPEY36>Ham?-uZG+jYZXU zjtaPBYGT!BkF8d{V4_p?uqNz%mwkUPkmftM&TyB%U0upD!k;uE1uh6fv;igr+ID%& zcXtuWTfPFC0Xb0SV5^qT^(a6xq|Q`Ch{EjB0|-a#yb&0>G6# z`)5I-DV(>~pZOcICkM^~Q#*RX8i1@kULe~@ zX2vk%^jIa_%W(VpKYia?Lx8z6W)k`Bb&fH>_%iBPE9|#7y3ccI+mb!1 z9p=cWCS#+kL1w&S3k9&@ z@Ct?Z3?8sDZhq;X?C0LVA~6e^wFQ>}%qq5D2Z39Blo)yuJNC4j>8*X_%uwmcGO0}V z>W4GINR0AA&IJUMM0H}YJ|5BDN(C=Q`=)S8XUf<|%)${wn;A0mc4oZAnY0aBT5uak zvYG=q7Mfl-x{zi;uMOIrHvRjuKlMystb+yAF#~+liYiaQhZO4Lk=abfprSe=fEwX| zd@3#YfQbmE2`yob&>GK>_Z>I1C5sOMGOFrQ)D&X|JTq5zT9#H#UXy7+6ay!N6ZpFD zpgtD;Wp4^oDRoU(F9g7yRN$GedGmq)^ER0I5Rp19tbD|K`X`niJp7ZuOhg`|AM$32+ncFm%bgP>KaGWgLbMaLJ<8-{9lYeoDLR>KsEA_2Flo&t>%=r5yP9BF zZCnn`B5AJ-VvW}ii`MnfM$6(9Lby)ul5>pJ@ZJCW?wMo&jR!A0NXARpY9$hVUk`?o z0n{KIiIISSxxae4Q6OUeZCJ1IH&>(u07d?H%<&~!!G1_CR>v)SW@%&Jk_P1{)`piy zoFZ*e`6bjYvK9@5%LpJN;DQ2~<}pbl;%RwBGjYoC>Yzn9iOVcAt6%^2`!X)QxF;A% zPSgNOVFd&SbvLFw``UzAQK?f-=~ObPREABl*Cz@V&>W)~nM;z95;;-zpi*+b8@Y+6 z9O6gNoUnH@COO`{Es~jG&czL?JD~>*CqtFiNq9*X@mKgkiTF0>v`H6Xl3T^PvKou7 zcq8>b1OLA?QVZf0#a6C4L&(IXd4@MrVP1|C>hHP;)KmeGQfVSNBqvPMrTV1PPb!uv5L z!X~nS`;VuZ^KrVNONetI_`PSTUNrnCM#&?F@RT=Et2%uL)Shm#+g$C_Zt3uBGOAp_ zwWQ9>P+w)Bn{-km$=VKYZT{A|-hnpqirpZE=jOa_qI7jCsd5K`^vVuVigj0y0|@SR zRh8`XR4a?*F~h}aXHA^INmXoIFPj3rp$I3EdX1R63@k#abYW~+mfrSe)zZ3!EhIMP{f)C0)#C*#j>-?ekMKp>cEd1*4e3hmTiC z+XVoN66@#<3})sC&EbwH;IKcab9)-iGGK2F8GeGi0Bww@$6>jg@iP|D8gA?VrR{ydBsuH*&gxM~6k-hBO*532wsv~d60JW(D{3BsP|Wg;8wh z(Kf1%$9N8bO>A9=0bw7HpV%BD4ChJkS@-$ARn^@B?0fE>TFOzwPZ*>&B}k<| zQ0R2c1c9wS)JV9CekP)!Yp#}?dON^4?^|V0;}V%3zY4FlwnT%Fgf{u$yLwg}Fy5Kk z1d|?=+BNfrnzouo{9t+w2d}e_{g)%)~@);Uz3daR^u>nH(XH%T3l3rXY@28eFxb@+QQ$n9eje(h z70l#onrg6grj=Zd)i4D#wZ5Dz{oFSGy34ZzHPbwi(0WB!X~J((Rm+YZBMeKH5XK<* zGJ#M050+Y9#BWS2Ax7Ha491J63Sb z4)@EPrL;0x3@joP+Q{m_Ln%9`w{dO)<0@}=EXO<*L*D>Ab+XD@=q(#G(Rcv{ zjYF7V*RYqow{eZPwoazJLz@iryuX#$ouzBoDZvK+TdP<7@Jo)}6_R_5qgtQ5sq&xW zt83NHdaZMRot7bAEEa@@c6IFy^>SEaU5@wn9=FGi$0tujNjTZLy1rAv94+trxgiOU zHb9=vN2`}U5x%e1y6#W5A8R(Yc|-RN+b2IvR#{zV6FIw*%C~P{!$!)baByP#arm(BmVAxQ@G2nQ#k=p1`KXi=T2abCT^kSNMYFc)B~^7;~*ee@$sEqZ+szpUB)JcbK&Y|O-qZ`jAFR%F*Rgcylul{0X z8a`aPVMIT#dShk!(X~fwm50|Jt@GS#wf6994^c1sf88_I zyD6f&r;9l#MPH`nN8>H1s{iD+AtqBF4oYWvGvx76*l9jkDf|4IHNRYYm`7L1)Plit z^)R9haAPH+>+~1=V$-v0$0`sF#?k%P?2M#Gr(E`|B zqGiU0*pFf(TnfYdTUq68vvh{;e(=S#LDX!ZL1}#bWhfHTvz4-B32}4=eYQQ;=$)}% z0A<6NK2>Z6k@0Dla1{-a>b(;~_3|+Nn%JCOGm*9`((?=MguFF1%3MQI`y@F-V~m%c z0^>Z9@|=@5l4eUCG}8ZAdmZ~mRX`w0bpRhYaXvKiHZdv=I;k`wqR%3DPn$eJA3mma z2(u4X)X4#yrd>ZVcpv=4#)p31uwNTqxx{l{YvEpGAA&yij(U0pu=;g0=j_=vgusO~ zT`y;$?!B)iPSB`I2G9pt2={V*r&$JiO#yq`O5`>VuAP4NrL5HLsZj>d^|ID3sfQSw z7&Hi30$w>4cq(%-PH#xhTn3=Uq09G8GLw+XWjL?3(4Nu)#i2t zwvk|)PNJU0o`^I)AF|S^?w)I0={Mx5b2=O?sV$1&2HRhu;r5L$9oN=Kbl2Ne&kQw? zk?}?A5_%J2WZQ=_HcuEr41`UAdLMh>)zO&o<@eRp4f`D_gKn+fUojeBbKDBitQH^% zsvBPKdKUE2Blhq?ZrErAf5@VnyZ7}F13QxpCge#TJBq)G#R_nP;mtqW{4pbBRPLOEc&ABJ>hL+0z9 zQg4tgK-zXYKt#P!hh|<4ZSVbK^_A;BxPqJ3S#_)Z%G&T57LdQuTBl_Xbv043TDpRV zxkpR%$gnQcQf#NKD5S$3;;?FSp|2V$q?{TrX9 zKbt?@YG{fHZW7@5JulG@qrPr=KEX})j$XysvkJr-}(OE8pu4tl2A1`E_X77Q}b4>E+b$=GIrP zf5C>mqHUM$L3B^D=iNH@{P^G0aLaZN{?(L~M|x%7)c+ zx_^2MopE68V@Gc$7UnNtWtiDx=>H8WnwK8%{?#WQKQ?P3x+m*@oz0A=-+C~-{2dEi zse|{z=g?j2j#l13bNZ7G^MkU}Wm(0~i7o!HEs+*p_PHuG6$jYC3lCR-VIt2}|9}&N zC8f35k?k^k;nk|O=0_Ww{;p$?QS->hURq5}7?E38-c1*kL&J6!%A+5st<;ZO46=QQ zYNC|EczAk;-)7|{Ydj0iW3b1f_(LoPRL3tL9c`VL?C@I}SQ}sE<$%kt zY8)QDG&1aEtNHxm(h4+{Z;KMve~(v>Rl*O|2;ajRa$^(0pKeF&NUIt{voWGDAuXn3 zR_Fhn_tlOi+w6K;tKPnGOVYlUzV{J+@tI!uW|K2vi(Ui|C)zcNbaqSd1RtAC687z| zIquSc_x+cyv2?M~-NhxID0lD!w!K0Z>!C(sC#%o>*C)M*w}VwTQ164<#N(C05o~0= zhD}iQQ36m@Xb+dlpz4rMWGt7UMr5O!@8mYysFw`w26&{~WeFR%Y-2ZC^+V#`dd*UD<3U(TeZvo&Kg*ZbnPMu1%9_%KjZ+ zGez9d(;oGvx3f*_pwTAp;Nf3gx6)c_@cij;DQS7O6*Zs~V`@<`J%8=drHFScBpxrT zt=A}LXg$(LU%)v=^5qE6t@avX))A82AnikrIzAG7z1}0KFqVk9~Nn+Z(Nm6Ofs$ z22^JI|Koe8z$qTngo=daYM)}AJwz2A=jAscp}zpDRb`H{vf}uPOp-8OUgB5Gcu}To z&qJw%Rcc*kVo%mNO5JKeNLxc(`}h5-M?sNLgf|C>Jo1iBAZj%VgDXpwwjZrxhb)x) zVJ{vWmquA%wntStb^?mZJ>EWE?YHcu_C9*N=W4u8u0h?rnv{6G;q4o2`(aLte6&Hu zHQacd0D{?=RfX_h88=nmv9rzxV5HbvAe$Xqyk*h1=*+tmnLEO7N%%$*EwSb%bX-<&8a9aMSSjVqc;EmGJ#mi z4>(f)p#hY*PxkM+wm9{-|IaZ0kH@3mLb8j8lb@0CEgUc=x(kB&2@$%{wH@$<$IZ{Y z1Y<0tMz4Z}w%2Ox-ajJJ#gi=mGVW|{@Wau-sRHKaAM=AQrhh`bU_qj|+6zw6^Ub>TQ5z#YuF|=r+<5E%i<2n2xRX&|@gP02HS-XPIU3x^ zV5PqqYWRQ!)4>GKC2}Temw$gw{LA;!3{_3 zO{9-Y<*i*t;VnB# ztNEwR*~Ko3WG1jMg!gpcwE}VZcEUhsHjuzuEdNj#&3g;1Hd(uEm-er$Vid{+3Ys05EptAM&RT%%BPwxM~7YjSDtuk+8 z14lVxnM;OS2(`QhF)#25Nsnt~YJbb6`#<}mT#_AaM3o-Usmg;Fhty?$)Z8s{9t-b%~E7z`Cd4Gdn`C;FAd-JC5GylCODP6H~*==iA zT+gonW{QLV{90fn!X%=mY=RB(xGHbv^>7~YAS}o%VHQbo!ovgGOYP!@a-f`vG{^z& z_q@T&2HO9j*S2r1U3UHFZ@t!B=0~qF=j>Cvw!AxL0nDyWzQ6YUjgyrV)%8n0ck!(& zt>*Rj-D+NQ{m~C?9I>xS?cVyh8zg&yJ*mpM^#ALnjn}N*+G=h%O4G}}dH;JC;*r7L zdMO2dr%$I~Yn)iVrzgOotTWcO*)$kr+fOMYjD!ZJBOs18c@*Y5>5-U`P8JSiU+KY87S3l78?IxlfI?vK-CNHcG1L0# zv}>C&c?c&m?%0j(8{1}yn&f9vjMnzqn`MkzX@<^S%$8!({?o@VC@$dtj^FVCMcXl3 zqhY*d2n0OdYiCSGWoD!Ax0#kVM^VSn1S;M^(vD}3oNJ^tui#7XvUd0+nh z7bD30fOrXw3F45o2Qy{a3=Kj-ae;3-HQJ2GDJ4zqjdE2Hn$Ty|I|qiKI71z zl!N_Wx~rIn|Jh!lW4N`OcKUqnO)wi~l28>QI2g^1z-SiL=ECFzD#G>rC_y%uS9Y}n zMs6_Wx<0t7Ipd0vz|1J3uR0lScBi%e-mu=6bu!b;Vhq=tcGviA<0qUG1v=V}&RX2< zcKaz?65@Dv4%u^o#%;3*XubX4{0BW`P#lI6d>NyuXqa}k+$XgfrphNaW5{%jsnz&P zB^yn+K83-YC(h~qsIxU5_VP&F@W*#@19p#!M zB{DF-JM51VJBy%ZPyZl_jva$pd5A%dIg1c>hltY6Kl2VFD1~yf*-h{*5b@F1o(I`c zPD0@%RLlttX-30Z+z^=vFdk4t<|j*x;GuA3WgXEZnLxE}!vHeQ=gjL~!#k!#0GfO9 z(=RYUAVVFS86A8BECLs7Zi%5LE)ihdeuTGsA=NlJK|;mKakV?~6qPyU9&YktT=Iux_`RywRN zC(?frqoJJu2>&Q%vS2l&`=)0Thxbf4Q;UoOh1f`PL&*DmUX4&34mq9I)1!-Ju9&@< zfRqk4K>?!Xy#pOhs^zLk9k`Yli)J=-iK+LEudOpshhbAO_4LLa%&q)!Pio`G#YZzCJ;)rhA48H0yH$8t6Rif|A5n!c$Hq z*cHj^C?to5Xb>U`SU`8#1t?8ZuytYxc5!bftcAh;-KQ1p3p!+aWdks#5i-?q9ib-- z6~ka+Xc|3e{!Oh?>1>W}E_pLa0xk$Cdt+xhxg5)~He*ocrgiANIp!gRgHP_vCeN`a z5{hu}o2+V>-AtEU=kBMrG{DFVQ62Cr)8m<0u`)w@=V*$)*ppoN%h$YYJ{LpjNIPg6 zL0dKiktk%c(mX<9ZX^!aa;@%=AvbEol79)}1oNaQBtiyvZ7U6QSNF|Q#|tzfA@1uN3zT$ybJ+xdOPcWsbIQkuhw!zp2gclK0ql>iN6 z%Oo{{uRYCD@2ABavyeWY#1=O*7LlMV3nuSDKjfMjEW?#9QmA46uV1@lihBTwLMvh{ zn{R7xm@$S$7wKVvs!USk!s;yQ$lz>7hWm`m$_H=!P4|8Fk8^i%=2Atb=#Q0|0t)!Z z{N|Ko4Kj_(AM)E7%(E%7F^I6RCd0&17tYS`FUwWXA^5CY3imCnC-oNyen?ixh|K!}e0#RnhH^A77R& zaqieYSbaw z7|evHaSt|PF*v02>*7OY@FTPI2X4e&s55ZEVomXSyyfeba#l$}r{#8U)M_;S!v zlze4`EIxrBs#KB|Oud6GI)}*dUvkC*$7UE%$&65il9o9LicmpD(vdPJ#*&;4ubJOemM^k1Un~0d8a&l0XG_B>5leJD(IcKDdqwYVMVg0wf`A!n`4> zaPbtE$PGe5;0vQ)7U*D@MDJQxRYV@H7*&i?#YWTqnAK>XD5N7}kA%%DcSF)KZkAm< z`qWGF2&W5Bkb{-}$dl)VG^(U$X(1bc3rGqvkg>5TGj!o+6U^gvWsXghN4iD70M&P0 z?+q z{c$wiH25RvIFH##0PP4qL3N>~f>aTwKqEX6a1XbzlbF|&ONr0iUy3pr@vqpBu_Ak( z$C2}~v$&hVJqk|jV4oU3+$CBXXvYYlhh+LaVv;G zq|Q?ytQc$~pN_3ScZ#Tq+0XyfODGA8*~KF)nn>JR6i&;trX4G}7}271AZVhB>hE@- zP@sTI<%Ot(#1IPDTS7%V(sUev7r5et+_Tm|25~M?V!SolfBl{w&MXLF7?jDaWC0Wi zKygaT2+z@1AqpWU?8RUXv8t|#m{5)0%q(fs;1_J)Q0}T&Su-J_e3m-<*tClSuHa%I zLm6a~e}5y^UJ!zJh!j|Y3uRzJ8p)K9n-jwCu_Wlq?kFA;nC9slFidS%9f+5h8~PXp zFuTiE1?8MM56+~RLP-V#m@e2OHiJ8UepzWnh z4C^q8-xkgf0+CIT4R-3WkJI3AxS+dJ{=ghjM6jlpTI(99dVcdI^I5g3jFsZo%k=AN zp{aGTgqgi#3-}A>G9?t%YIKENcepsOhJiQ1KDt}!5csU4W&%;>PLPF2x!X@k^?a^T)1Eb9tI2g8)okt{e=Nc%@+9ro|4(49WGDE`pwiVBi+L1X~f7^Tyt+c;obAP zFP}fl1A)~EO>2DE)Hksl+dlZ=e@M_O#10EGBAPr?Qx|$D1ZNCT9SHUOavxylwf0yi zekjPv)B+~+1zK#TW|D$FF3-#EWpcPjy8X15rU+kleUMx-n-*UM@cfkCSUMq~kzy8| z9vJ2fCWAQlh5@sZ$e`}R+?>dK;=^*M4_F!9T0~QU2j@F=gE~Y28EUeB->XSiibE`6 z{X|hb4xbZ(&DKFMG))~5>eJ40r{1lDZNoy}s1vG zD*8jL#oGV<`--Vmb}KO>p^Z(rJZWQ(u3M%HAWIg5OGH!!U7y;Wb>E_1Lm7C0wNZzz zh5AF<#FLGS(<=mX20)$?zxm$tp8n;RfTOdSB^N&;)sYEpsjrx3b$ULA44pJF0*93H z!l}Bo*`es{M_|x0e|%!MV$WsUBx+a%Isb&g&j?a71jdF*fLV*=iJg@*DbV!G1}q}7@|L? zuYB18$e|S!YZNQYv`bYsL`ckx>a$_E7MY+nHSI}s6rj_NUMV0XbcBcnGX5z`Qmkq4 zc^9VD56g9=1VM;EoX)D9u1q zR9Tmpb4f}B&HyO}s1M;F#za(>=CM~7Kz=6}cA4Fl>%M@ti2Z^(z)op;T|v($K>X>I z=V`+H$j}u2u!7Dqt6E*ajs{q!XU<~DC=;=7?csVPN_?bNjJ(W^!30p?O`#y%9F=3d z6Y?_IWqk`elf1ltsH#t-JQ1BgpC2$~05BoucTbdwrdSkFB*zua@3;MOx9*d>YtcnP zFt<)lqBZ#)a3`1F>LPlqr$|e58WSUF#6L*((J7DA{-=eO9A+#V1a@GNei3=f2*u`s zQpTgTQml(^Bk4YcaZe>#Azl?+DNCUQ0CJKD5%4Fs3bg~UWWN&FVw<#)efVNHOn z#>c+N@u~OdN|Ll}3R(GQezDf6Fz7!1Qgx?EXXc7~Ll=5s1Sz!B$2ZIYtU+Ea2^dQ1wOto7N(!0 z3cyC`z?NBb*k10i7(gDEr8&^1eho+}L?!g0{)1m)7R^nHg}4jqsd_IQ zQ)Y*G^zr2stL_>W+GZIP2@qyMkR&Qw;kBJ%95;ap=V3M6X5UTvfbSaW>#`>0>s+=Tjy3;ZN$&?bW z+d*dd^u&@m{@7KBayCCwbCu47lw6720%!;qq_<7LI8CS{@%@_Kl$3c5r#b7F)mEYX z6ip^*Ts2aTw#XEHgr-ZQl2D3YPs+jYiPv4Q5XpqMI3LDFPXo2}9hB!PX97JoLmV~g z?V#2vQUK~_%W2Fn(7>zV5_hfxhee-Mcf%T&EDvjpZ3vZ~clbwGP@EmEcNAG+6_FAz zA%~>JmWdCgDjGU3BZ`j`)tO*cb~k6pBZxJmkN%Y079>}9FFVbhK52bGB0`^LPjHTN z?%)3H+0-}+`r!Z#@J*D~=I)|873FO(ib{zmFaajoUrx9A{YZ_Lobr$H)aOm7)DB#b zD+ZI{tc9=XRu^%RzwE#911NpQxirfZ#Bd5$6pMuX_RQc}?F8X0F^+~C+K(`LRij0M z?8``f75qHr!x-9#QAkCplR|13%8s2ppZ{N8)<*LA0mlGOFYOSDD7ajHzOa(bTDmZe zz|Ddeu-G*dTqeI4k;&l0n0`AZF{bRMCyd6k^RNVVB?e2J`aJ=Vz4`46X}d!ZnH%w= zm-cq2qADjG?}IAV?@(64W~>-rLg09LE>ww>3DgTfuAl_H5ou($}F=^zcD9e{d^SBS=2$k9C5>4@hWC|-p_S`5W7XV#dA`p}~>NJK_GS1;hj$)_% zJ(|H~xGo?3^cP_@qfIK8j{{gtsZ;uv4+Dri-w%-(hq@E9Cfg9anjm#rl7G5Mz-ng*EM>!3$H4_v}y{TkS zd37e%j4XA-`;_zDshS~5aS)#*s6%VsO598wOdO>MP+J^wOjP3vThgxQORzSYtjk&Y_KW@nw@8;VEr<;}em|M5D~Ph45B^JNW(txE2V67_b)a>s0cb*&`%kcct%Q?@vdAIP|-R@e@{k(rHJi-e~Q^P zGZXOe^K=>7P@T`+x$$dxQTvm$|CZ!SH}C(S+Y7S`9FQz%nsoY9;N%TdW9|Zk#nkG< z@{T4#6`0DbnttH|2Mx;YiQ!i1uCg%a``H-i9j57f*>=}gZh!O1Mdop8Et%2J+)JU^ zah@}V$&s{yIdHBQdV$8`d?r;nlb|VE#-Rf?o+=zLL^goiND6ETSOanlCV%9Wi+ga< z8sUISZw%9FwQ3twu6LJGVNzsU+7m3bFgwr>1&%SWp0Nc{3PsexZas@&Izt`ch#JEu z5}-u<`+`$FSu_`w>{(@)cEB1BT+;x-hES*Un(j5C39a%FD ziR~aSIt>UQ7vOy1p81LSp7({j<`k$q=m5>~L_K@*=;unh8G(QdvIPk;z^D9j4KXKz z>uj(Avxoq-Vs&?EJhc zB7iyu+^KIM>*l+c=F=m7q=R!Hxs)9cJQ@q|%%T=2g~cg>XxQ&!ADl-F2|>3=Z>0gq zBo4902OiVRKpres2w!s{i48O%)L%wEn8*HCrwh=B`zxRTtya{KA0Ve3c*&TA$<)Dr z%hEmI;s^lPr37Lo)To{<;uXG+k{x`KaBA&-fA3QZOJt-*J|tj$;smxgl@%7zeSBDbzn2`UlSc<;sX)0Ti)w*jWY2qry?}*}@FbS$_kXaxU z5X(maYShW<(B=rddF0aL2dtYxi?Wc+8pNagw$I)HS}J3KGF9lolRtsE7s9|Uactz#L&Pab2INvT zVitv6tG|qMvSNT#s6L4Gg}Gs9HJ^o2ntrtY2xla3*kg7YFJN*%N&!D=MZ<;3XaD-e zIC^miRJo>1SOkyar)+DKbrj?&4skPEV|ZaEk|Rv*f8u=$fXsPVhD$(;(s0u2ng|ii`Xu5W z0*K;dUlXm^N0UNwWH%J~b-F8**t`HvVxM^ceEB5LERB&9!y}bL^1u`4A&}yBl+NH( zXOxSZsb=x1U5eC>X_faXgJWiy7JUlAOyT5k?yDx<+G}s&S@adD!3+Pxw_!`lG^X3- zIt+(q^*edcv^dZ?9}91MmZr)26HJhJke_#K>yly2g0IBh@hQy|uW}LXf;wc&=P~Y*zmlpG5&+-8B1QL4mx@=N%#KNorYA1k{<7#a5=P@g$XhV0wJQ)2i*6_Uo8~;9-rzuIu$@6kw$yua};(K zfkJ2_QWKGgcCpKp={1dG0Npv?prFu2nh3DJrRmBtg2slI60uf6W&b%pU=$ zF^~CA9qT+^j02J~y4Z;^0Wz5;SufMtU71XsjB`vn zS74T#-Q`SOwk&m_Zc6Hc2Y&2rN{{n{Dum&QQUGY3DwR@+*E&K#b{;bzGlRnp8xx4w zbV!76*-1nv3m55R)2W^E+z%;dey;?pI-7@$*bHMPpxWKffIiWDYG(qpg@&87=KEbh zh7}NexL{5SP(s0`W4e@-QY=`JAR&Jjg)%bce7ZPOW1ku7CxO8w3xDDRA1Iu#$86Fg zkP+UAQ3ucQrmuN5?zUZ0Yy-Y@nJg-cuqr}co}&8Dj>k^QkTWzGL`2A+wKOGZhh{Z@ zLR#ViJNK)9=olvAIeRly72#$|(}dsHct3CAoE=z;ctIX&H7Q&frOE=Gi~{ls?F1nh z#2{K{D^=+Z+UjqnFWDnDHq@eo;F1?Per z-OEBe%x;->eVGcZz#ghMXSGytyJkrHTwNiR5*e#*?EphWTYD3d14|*|8Uv11(TEea ziDc9_h*8~_FXRNdAP6}0yHFRe4TKn$XA18kmZ|`a5RR$$?6;1ZP_#YPB z1Yx@*iXb@M+_l6=bt34x<&3Cc#zT>ib{u0i+M)!6{t;9i)sQasSURUr-3yk6b-w;gq5pOxM!13@`UVNwTbumf8H*fiDTnc~2v84&`4DLEEEmJmanTtET}^Ok^<`x(=8}*=z&lC6T8?Z z^|dzTVleyq=oFED203)AXbDqg zW2j`K{@+UZ>ct(*u{Zkq7b&F*L2#B}shPEfjsZ*4xweHc`jfhpg{5G2t2$8? zD1?MHfRPz!-3U}fi+s%yM1W7aMMC0JsFBjwc${r`aPk*l5H;lgC{@RK9waRJMbNV$XHO5P8RVxiC}{XGRg zA_>@oSc%xYSNE%?M?I z#iTeYnG57_rL=-yP5bmy^{%<`Ci*(_g5CvhDCmvT-k3*!2+^2Zk%ek_*+*M49!-6I z=qkDcqnSa;X;mb&>7SE4Bg4h5ASB2%NvLXAq~7E?19Ic5F7mOS!WzYW7AKG&`*NoW zi)vXAG-paiLrjw*VzQUirJ7QJN|4TR^BXihv$HA!RJmAZMXa$&FE(u=Q36@=xk#R?*~1 z61(T!-QZO^vqP~9AzJQHy}>4!Ecnt5<^*+SM8G2xngNWjRxAYoujr(9o9Aw7Ly#cJ zYF!n{lMe4XKAVPFv{2chxtH{;78>Tc1ZarvskSB_bpW&!cQF$ko5=QJ^%DwUQ9#D? zSzD*8O|!v!^b;>xKox-o6FD>KQA(#?lu%>mgG%^_+$WU=zVStx?I^ggaTLrJ7EaQQ z;9>NMAsL;oM=C1N3$-b@+$G=eq4oI_FJ73ODvk*h=UIO0fE3EjfRSQ$)PT+a5U@R5 zW)_$N7c&zUoRNmr^q?L#tRMgs77l>(VXu&mVT8ykb@x91+7hK>ejt9yUM0ee=ta7pMxa$pwLZd+*9=4>`us~@bTQ_fMh5H!^!OF5-g*6 zHPqbbu0T?e*Y;`flVk}Xttc};rcOlcA_6=Mcg~o{gBiOXbX0))5P?e9e|sUI z3mtK9*7PO>o^--q8_cdSEP6dIt__jKI|7E z77l911ZAnY ziE&yUj9=>6P%`Ogf`t|JA-C!R8tO#RE-3(!7TC%ADBvh8s>w3qrLPkzt7R{_;|G=& zV4It{04mubLI5)qY4a>!_NDkmqk%oSG(#zlX|&Ed9hzFg#zaVqdm|DemLb)Nafqzg zj{hN4GbHsM!W*O~H~r|+LI_8QdJebN#Rqn&5$Q3^+{-yH*a;atRRjejT!Q1=0MRl< zonebdU3yV@RGdO>^0EY{Vr|dzVCF^dT;SS0N`l8ELrN=kXq9B-ehco)cKFA#x<*aQ zzH{~v6(NgM*3}$==vkgjw3SMpm)kua!v#dam=Wmg8W3myGuv~(<*c7+jVwGRaY~d= z6h$r#Ar$7so&vdM%7zX-gAH{yGZ}X;b~mN2ud{+Q0e$9vN6vszdRB(S!;iwgVE_5A z%&iT~X!||Oc6OGL5>zL~izw}SAtYVmUk@U&NCc#0H@nBp#5)Z&8iLBRz}fty= z<~t-IE{SU&eER>IyBgC9%27oEWYGIsX3p$pCvLzB%cXOWf`qU*MH{M{GpQ<(b$0^; zoi0EM{?6P?1M?Q-vTrd)lI5WN%&#pxysd>0T72XMQwpr1FV{k#8B<7F_du3G*L2e8 zU;CWS8Y;^+lpiWIby?_>?I@{bPxwDvT<+7%2K)y8S?+V)kc=Vn zTIMBY_I8;9zaFYp2FHa!v&JqhE!Id8r`vv2_&f?mTEsH9ZE})er{4ZA{WDkf=Y%sc zK_9TN%)%ZtHY5@ll(l6SDC<;Or@|0B!NoK+Y`D|e39N`!8h*v1dwi*=naLIuvq;9v z;2Gcus$TVHzKpIoKyFM(i?1>-p#zimWM}RQ9G-G9r5prOS%|`^r4XpgMGLyS)c~Ew zPC(4Q*~*M|j6pZ!j1jHdViPbL2D4=tFS7NT7Sy*pu&Jp!qEiy4&!K@m@G zPqT_=U|EI7!*Jv5v`ZUY*hfF*0e}+&U|c@alkE^`<|zdO zVtN205z1m;HM$Vqe(RMlfOA}mKOpLaYQQI<0y%TZk?Y~d94J3c>HAp5BQYqdV__q9 znOJRHKypSY3u?~{$5SXFgH71!rMLRPFxwgwKJo*bhBFFP#;5AlmeYuLfaP}QHbnXK zQGpP3rS=#f{GYexoJT9x;cqbuF?>^~99a_SJ(jVsT1GbH6*SKf&CmRbe62V{j1p+l zA&`RISC|dmsO+?|7B#Bi2s*aR;|Z4;ZA!Aq*EUDY35&#F z7VMw_%{U4`Z(JTEk_49Ng)83fe{Fq%0 zmpi`Z&e+44Im-Y6OJqD7K$6Z2P4b(OJq{(*CyizW%Rn{moS(+x!7B<%>3q!e>_7hU zk5Y!9>FiKwQno-MNVkO?MroRl)#YH4r4wW-v>8YONoNx+VY=65JLH-8CZGUUR0<@8 z+CU3ynezh+nwP7{=0F*ze6UHreZ6{BKGKAvvwFa{=^>)*%E#3fQdLHIcDj+oLW$3k+900Nl>Nd}a2 zyt|58fK$4_P2>DbaV}+7U;b{B-srEd$2(?+Y*bO5T5gi4m!Os!MwsUwlBCGQvo0R?r0V5XD2Y z3_)g&=-;GY3sM{|C?HavxuyooRv2?_i(YI#wPh{JvYQRcX1SMYd*yG6?JTHhIYMH} zU5&Jf-KmH!DYKm%OJl+ImtVaAGw6WqjVEhiiWFiug4}{%n029yD8d^zNR9QB9WBC4 z$bcx^@>in5`7u*^2i%+AP6!r8VY?%OI?28)CwSA33D@$23=iV9nVdBU3y!#yuc!@O zJ3vOms3xI1A#c$x0UcRd7ZLX1fMq0cj0m!G;t9iLUBJ127%y|0 zK@weHJGrnKS#2n?$X#-T$&j?1{jSO}3aifS-X-EZa!dyol-1dyP?rsXe?6X)qT3Gx zY>i`i_KE6Z+3EnA{YXBSk)|+t(XMr&LC@)Q^h^c$0j$lQwHo4g3_ zvTn?bsGwbKte6NZLH7S?iCdj?Bs>v_>IiVO3fLT)m~=9Ke;3fEJ`KqYj>~5M)F}Ai zMTO&1s-Zb1)&(?dAQ9yj%Qi?52qrk;vr5U8z0|q);O4!B?2d0yE!Xj&8&4QdA{J$} zw3tB$#s!7!_@2TD^H4V-UaW7ppa^loBR>S#Ax?|&anc3J%nD=y?qeVnO5w(Jlb-%H zb}Y?A!JBKagjDgK-hiJ@W(lT(n37~s;1l9my1)|2^9l&XoK#7RBo<7F06Yg&i-rutWna zQC;C|0>*Lu1F&h_Q$tYRx<=nKt3*I<|DzSDGJKLAxI#rT!p)4AP355qu{Z@&PKD&(LDf)Lm`%;Q-TFpF(d+HzEQk3_A&geG_lYYGNr&L%I-;(nguscWa22I@N#D?KEfUkS@|TL-`XSJ87uEAVx@C*nGKJ`c1gvI_C8Lr2JNTL zxX@YWJ*afoSs1M7R|q`+{v~~rACi{OX|}+UdC`#~c5A)CorWE!Q}C4G@l%LOC)V{9 zvMY!T*+jw`ULLgzNxo|pW!8-_NpIEAz}3+xuWceYCtrGp-i2GxfP*j(T2mE=K&EvO z4!7Eu?B>Bq_~Ne$0a-7Jd|hv1oM~Rr%`na{kR~QVD$klm(ZG;#NizsBnh?;sp>98@ z{pDho;F>>V_l(N(LPHc*hvX+XM=H~@@PO@X~0TZQA zbZMjGRutx6Zo@1|nEPNtNq+hXf1%6HKtglnEP@sc#p_^(^ML09mch2Cv@NE*EklVD z?B%#E@Wsq1DD@~LPgw!s7)K7C@&KMZq7iM3oi0<`&`vq{sh=c)EDm%6ZAgtcj8^sd zv=(S{`=Tb2Bv>55G!o{g70BF0Ma=Nd_{ele7K?2!!Yxnz0Ci%9@0M*Kq)P zg|$%miKIYNm*(P^xeEwb8?s~zX2_Lbv0{2Q zhG@gcfgk*v2ur0Q2(#|2upa&J?qEpMi)g6SioyiLpiM|_0%0Ag4V8c9>G{m6c1bF6 zqL?L?l<2OF+4HchC?J%hGfha;wJvZobxxVq3~=e8PjeXhh^O3~5lw)IJfdyNu3?b~ zvWCIw|KkD#l}m<-jlnsGxu{1=MZSf8sB;N5`7loJ*eziJe?}=3BTNs4z5 z5ijI1d7&9{0_Nmri)N<2ognLCX+ksmm>yeEwe>k6hQ`4Ik6kFaFXjb+D)ee2rz>&-~HSg83l|v1oX>0~N#;7*;M+L}!_w${>7aZ^~A) zG3yh+nu=W=ZhoN~Z|Nb2ca7=}TV!(B5+G=BjEfRh%@Ad}`+u>Rxhk*q@YS+U`yJ7_ zarsOeVPqJX2|0E)9p{|pc{-chiqsW8WnrW~ZT>;C$s_-~lntYQ8Aknao^lM>)l!UP z6m320(k?Tg-fzCP!B7J=*boAF)^Sl55n|@Y<%Eu1($>0`?xZ4 zO`$`Bh<}_cPH{B3yDICv+>xCtKw*nRk{sy7EU{$5X)cnsuf{BoU(k{2fLFw~*?U&? z2m|d(_6Bq(DZ`Md+Wil{SH7Rk&c9fa@D~VG;-U2>5M#!pIti}eBLCam>tHQ?v)K{s#LFf>mOuF=C$3$&|F%D# zOJC3P5oVLJdq_1VLXkbfSvI(=Sfmjd&@W&0E{n6A&d=jwj&kNeI;>{nC54k`d!As0 zElohYWqTw%Q69egvBl^~coj;?J;BCI1)Qgnxs4h2D87$F#J z92u|=hCMc<8SGhOfZR9=m=OGc@4IB5?)LrT@08LC88QTnplF7GNws(I8k?O)Y&s_u zr9e4}XV<6#RJ6z)K?GpJwl`Lip7Q93Ovv5Npd1Xq9wA-{HuXDoN#TimNT-VFU2{YP zupnG!6+}s|<#6YnbTL}B6a0%IuL zg%-Neg#eswxr84U05KlaBTlO#&SRN^h>vv;ekh=Lm>O#I9-1NvAwv)d;rwGQUh!~0 zM)UPUi`#RY{Gnh7fYL9=o!$D`!joROnU9)S5yAjtJW1Oc=(!eIHVRVJL#!ee)8t6A zep3;T;mD9+v}rlA0avCQoHiHW8ifuB9+;`$BUhsY3n)gX1f0CP;RK|fFN-#NEbEa* zajK}tFYy#B7Wv%W7*)@K@hf%*+37 z1+??A90%KCK{F*(2-ynH2DS(VLx7JSAZyl{KW3H>QLf)elY%0%o6e6$em zTkM_rqYGvtS8R5kht1RgUwS3fUx>HZ1%;1lL5@!lD}@{C7xH5HxpOgNkfPxP|@_3QInjxcZ{KbJe$0z zeem-S&1Tn)b;{#4(fUUbYGVN;h5)_oF-{4~lFtN^S^6#-2^QHYi6 z#+9ThoEd>DhU{-#=5;{-C0NM5WR!4EQziBjBvoFP1s4P0kVrG?AyWSXR>XtQN)4$tFWX-Mr3&mMlgKSw=}59L1|74ejv3N&C-xGSP6Q$mn$ zDZIIGif_!Yh71>f#jP2)JJl-;=m27R$UYaWB&R^iW0OW+?Iruq>ithMxdZ14>#AJH zEA_i%BJw3w?AayE4ns&T_DwGZaz$3=_Tm7iM-W&gsRe+5U~-Fa8bfO-`7DpG0F@CH zX&4;-`Ng&#d_xSaK|?Q?vW{2G5v_BjlwDZX9`y-2*RJ-QFeQUSiY-<@@G6oX zm?K7t;*sMVAFry+nN%QVAr8J!6|Z$X9;~XD187Fcd6{ z&XlkKxLO9PT%aJRD+c9(P=<_Fur2^X?>^Per_ug1S3vMw?7|$L-supGU5^Kt&CI!t zfr&I$eDEgL=79siOkm^g#uU&3>gw_g0a=85C?Fe`_)apB(0(Arixon=qD3eQE};|d_`kl#JX9;_j6Swc{mdx%~5H7WB9 z38*^W^vBD%6XuZ}kjVx7We-LiQgl)CI$zPPUKfT%$9mgA{<)+!`}k!FC$?#ZWFqekU3c0XMv zk?7{n&*j|^m!1%YEmp=0FsXDnl1FZ$vWkl7h2}m6kYGQ1ESlBuA~o7`6HuHJ<#dM= z;^0X7;n$lX<6=z#Ku1K%>NV4pLSfeDB8mv4D2yhoO?Fet9(&2c=462kc^C|C##0i1 znncCDkd9(};D>EGN}jr99~GzpS4dZe$rtL^=xK+tze{!u1kCJ@1jbjZ$xG4Molh^k zte5T+D_{wh4f>Ejs4tkaoY^!pv&NTAP0v4btD^hoCf3|^g+sUGsqO=z9tNCYWDQEv zM-nX36cUH{i7OYTC$A=up-Q&E?r9Z{R~XIEP0&JIBJJEwcvPHby?Yb3OWiV~cdTbi z1LL6!N8PE+OYg>K&q!vQcm~3!1Besi82dMkW;*8-hD&w8CdvLTo&!{KTS2>1s47Zi zuc~erNjV7=lEoBt5E9h<)jHF}J&bD1}9e~*|t1EZi;3`|>Q(S`Pr@SnfwvUap#U%#>fhvqEBxB}0VgJ#k zIpesi(ldHd{gjs`OlB*6`WTrIkZ83GX{V4c%ivV69Vg2AgFz04ZW3602HD-Rv4z=~IE_;#gk*DOXXa zYVR0~xP(9B98W^9Os&k6osoa|=kv+=SiJz;$xHyr$dWtdY$0qQik{G#q(HwN4 z9B86G+y!G*qq`=Xc+U+v<6Igi2GNCJSsSELkzM4}NEE|J#l76!?yvkAnl26uf`bP$ zLDvN4c+2*(!g1m*P@2OGDn=jx3?$8R{8KIznXNET0#rQX5k_o-Voki~7Vn`}cmPtY z>PmKnuau;V>>$f14USuvF~ioX&)Wo=V=G9 z!#lNvm+J?N!+zKU6+nfi_ny9P87n9V(C#LhL;>j(o=k$d(4We8G>}$kg@!R{7ii?7 zL*pDSv%aleX@Ur_>_SALK|og798p}oQgr{HUXQgEb7R`R-b@ZtbQkwv6`aXg!zFM# zlBg+jBK*O6y9>Oc4&;HkbZf>N1qI{dScI*xNo_56ZQr zOP2V=c#K@p{OyhN>0kTSHXYXB#P0uQlS|~%l#`AL`0%*3ykUHV&|YdUlbpjt!eu%D zXZ~a($`SY(%qNvg>C83wzkd!Yd z+lcVO@&&=YyuoS*$Y84a%_1y0MeQq-B`-PB!icJ?m0K~4Q7QDA)$wtQIq!xN^~sV~ zy(PgME<|cr&T6SVDkY!%0q;ze{JHrG&08go0j#FMm^g~J;?qESrd2|#jfc^#X*Z*4 z(7-MS5oOnl$VZZGM-A?+1Loqg`N!uC2zVBFd|2^y2Qh|xAA6z zWMwJCs!nMb#eSs@r|o#XjyLiUyK7|NIPlr7VQo1gh3NKNtGop18-BSyimoiR*Gl#n zyz9MdHvj82nrl>Wt0kncfA|q^^}ewE{#u!LoX8djrISmmNvWEIY_bRmCfa3K-6?rc z`)`nu*G$SAuF*a!VZ4J##Ts@ca;t--!FI_uywy@-y|I(vY6*VBV5ekTd@@Ly&)xM{ zFZR6E<8k{$6dehx>i!3v0O^}3wD>HqK?sNbu@dX%(wJ-}sSf?5+77CGE8%PHyxR~t zP+V#82aTQylhCe~oaS_aMW0m|LXl@$tStZRo6Es1Nx2zq#`k%4oK%>%?6+=7j@?%~ z6Ix1O?`WfYy4_y=rWKdB;1}D5c%Xa%a7T7EP;CyFYxYl&l2RBnqpyMD|#8 zZS7pmBLfX=x8j%A!_}ynl-6aO7*aC{8)3B?Mwc$zap_37Q%a7N8Y=-aZ$}>r6U)~M z4?M0Vp6G+2b8L+Xz0j++s`gMdygytCu*bFJY@>Xz`M(0kWn1yh+Mq;e_Nv{IccdnH z*;2P;WG^c|H*+NVL7F^LBb^Du_4*M$hbpY1WyclZ!&`k{=q${(TM3%+s;i}{MOlN! zb|qNn-P=DX>?O~v)!tvnAj!hpm`K*~%eS#i#zxi6ru#l7-16ZS}M9 z(x60iYT~@>VKO+rA&O3Hw3{VQu65~cvcT2SxYTNoF!+Q4!Pjs8>r-9`4(Ju6th$Ci z7GW8XuL#!Y9e8b9Lbij_;5;lT02Vr}%2KE(=6$5GS{X%4@Y%wVILl`klDK6ESv+#t zX*`JC^X>j0Jhj?LN-KWE$Ezj81CWOX>d%Gk+b88_sk+jNe9Q-owD4{3|goH$^(39(Xx8T>DSUVH$-*X*0^V`kiHmOp;;HOcD)XL3D zv&1K!vyWsvk(q=^`x(TPF(w*3dj^XOu^y(VYETGrJnocMf5>lrlcCJ!bCH zyB8{P+O3I3=5`4W#wphVdc%}^LPiS5-0r03weN>_E=Nwmpb-TGh3t^o0$xnIGKyk3 zFT8UIwC?!Gi!?}S()RU{$dbUU#7LSKU>mV;%$a#2iHUwPPxnfls#88QmR1;+Qxb5w z#ki=FPc$4xv47X?T)_k)6qBrC3|=AySQ0730sccTcUwoQi_W6ab=bxw1*!oGMSgMv zB#FTEU6sK+VD(JstufCBpHNMqEB&NnLpFk_<_5OJ}57tsRjc9MUtVrLaIql zDx^Rjj3**;5RKs8L;D~U|F=g8lR&H_i_zZnh3`{#6ous$dXAvwmISsHm$?|6@K;Fa zR!g@uGDoqDp;IyrO;c`R2>dT8gmN~N8zKk`0jOBSbD{Mv`at=%C|vnaSdQ02h$uZ3 zky?!^JdwQ~jz4Fw4y%KT|5T|O?li8hCu!L>CSh1zxjh*q2&Gy@+RUw$gEJvaTdV!- z>)}q4+!un3t;+r3$;vJ~o@^wI3KJwdCH$F5Zcla?>Li|k``DdIfD1a*Y+ZBB%Kf2z z`U}DK(aQfE)|!<#ttB=>G)KadNu_mPn5?ua+{Legh0t&kW=}Rs z;m*||G>)%U4g#0gt+&QY$>}$~^dj2{PKEbIQPmFpTasiDg+aLT!oNF>lCX%UZkqY2 zaQnoA$(btGVZqe#kVXhm8|gc4Jp`Ep{Y95d?%AEvcaC2CywiwAU)koG(|^89mH6f4 z+2pt>KeJc*?C5ys=*FZq4gJ%Nt4(y-H^Y$aT1kB{CGcCM)o zw|3Sps+?*K53M~G-W3Ojz7>YU;LdTtZ|zh{K;^qyc?P$vG`>>#+~{qi)#D$%*FIWh zpW@ld(>upU-QaW*1@End6v(TkVG!P%e4w@QT)56uryC9bisJ<5>hFI4IeRA+-`Pqy zcsI!r6%m{nnTf6Y)~>coT?9(!xh?VqBh<{I9@o8s@o?3-a~{* z42*$uqAY+SjU>lMg9j^!0273kFEjlihfFN4axrgL5DUWqdUQV$MuxTh&wYmM>E7gq zNykq*zR1^G{|$__A9jP9Dl&ksUC@d<4YQl7X1o{v#c4M8Om9wNXc|d!xeTXD4+sE* zCA*PKRolZ5mpDKHDUG9A{90l*f<^$pW+} ze5m+{k%`D4eDDz^0EUVMXOwy&j^Jz_wdC~Qn~Y2QcYH>3!1?gqHMkEt$=gPq8Yuap z>sODP$m5Au6Akno-LJ5-dy**F8RcsCv=(>+6q4 z{BQaH*jKin3+)|GJRaS;eL6b0=jbn7`|4tp4}aGvKX&Ei40e?No}C>0i=&5aK1!60 z!m!yWH@@oH>z;`Z?s@a8YS%%-y|+Tcso~A7hal-^f9pRwQaaF{OZPgn|~)19~*D}#^`@rMSgDylZ95b^y>~+f8^ggb3`w~ zQ5~42j_hOit!z?Bh*vxOGuX-t4ph2un1$~bzUBTbk6QSQZ})%W{|xRIPLY*A30Op@e8vXex+>($Fkl&s-;4FzXsG@(B=0VZw)ghe#C1?7mS|$fWbY$rvl`L})C>rU3P|uSml5_tZ z>dF1D(pvS0rWLW7Qf;JeVBCTNxXNor*^cNPC1oLj8d3UGy|d)i;af9}xcExs!9yXM z8aTAB;<~J~syzA_+^g*~i0%)87qa^5$>{d&wL=dz;AppX_+uBSvzfa58Ff+3besxV zvt_WP?Kh<)wxhItBp}735Vcgih}2SY*Rr&rs)g7jnTX&0#*ZlI7L#9Q5o?8 z-P5CVl0|6KE`-2BWz;diI5YMvnVdpY+HTGK{@>o`+;h%7_f@%(D790$XFtCE?Qehk z^?my(mKe4gGa(cLvne=g zRI4*Hfru%9jjuS8pn82bawowkMuqw=zV!Cgb&7Z>%0r!ntMzdC*40 z=;V8(T%^8D**0a!*>X8`TcR!cS$Sp-CYI+$X68l)gX5SKD-XVG5Das}w@%XWAt}w? z2a&Y{f53c(_`_@-{WsGrOrE&u!`OY`cf)?=wbglhvWY-P8oA7f){1j0f|87gChaz?>w)O?Iv#;S;4Q0l_LgCV0NZl2hjzCR1=g7B6N!6i%>+NJ_+MMYmTAn@dxQ%R732`cnP1W`|cQJ&Gy{bWW^ zs?GoOUV@7v5~MI7${3qHJtjU7Ye{0YR5bTsc!&f_g{dt?JYgxq; zI3jF{=yB2*JQJW#G|I#WUJY&p>V^ilJwa7eWi6#C5eq z@E9?1sBu!EZUZQFz;a2T(z2K&?4r>2k%UpwN`=vFPZhz;;v+1!P_f!fnIY0jB`z6< zhZ^B55#zj!3v)Gva2Zk;0QFMgb!YOG5mx!WJR5V0Rk6V?IuP~EaM=TDJ%*a4r zr7f@8JS8{%zEwqh1j&Lf0Zf9@(J`ySFuS5~%`gLC?SwCm9YvH%t;Wn7sL5`{(pAz7 zv@(_o!;dN)M3H6kV?!#VBkf-|J>jMwRT69jBSD*B(7tnR0A@agnFc0Im?j(>T>qy> z!q&}2=8woD9+pV-qtt~y{v-8-D`|%sVmJRG-QJ8yTEA}iwBZdC1?1`bmyB$Ftor)u zy1C);(Hke(yLr``6KzbM?|N4jGWypE?S0RzFcywdNqs4xti~R#4tP9IU!+ zfEf2PHdmDrcdiVQMjGj>06nJi%A2Wu=2!5??t#%}afILa8L|Zp zaZ6>iNI1NT^Py($u)!BogUgSJwen{iE)NQv309?p`V2OWUx<(jfy;HHfUGN^R0z+S zxvcWk*~?H6r7bU;c-i~L9zFB!b4_X9e)qXKN^?ftT{a;d^Mi)MbY*Zni}H-xo3DA_ zVCt^ZRPXkhYC~zxs@|=X<}bZn3Vck<4W__9Q!$0NLCpCdPZP5}GYxQ(C+16&V0+{G z8*Lt7@&`_XpS)+rY4F?cm{|3%j)G$t%CIX#nF-kO*%goCv7+S4Z~p~HM$)(8D;Mn( z|0rVjX2ZJ%&SgtHV)JemdD(pspx=+NKaP6_OwM7bq8?}oRhKXG-mjLGCQd<>4p_rw4;GOs9cb|xcs|Em=H3?fsPq< zb7)#YunSrlKO;^_=5Tgla~SbaUTGv!ZY)=12T6+*B+Ij-f)y=tg*vijc@q zoQl~cG&_?mCP)y)WQ{!O$AmC4jtl(P7x=BJgu?7 zP~cDos20dtre9DgsNUkP2tAj&A%gf(CF6?(I9IfUf!m2PDM?O3V(o_2MrDR(%Z>#A zpD@&2Brg8BMkN+wAi)>7IqH`VOI47)IwFa+4DG6Cb)%ZwNYoUmGwKu}LYCmPNq%Hu z7eo+HMF=tMHfH&O3#m?3MFZCb{~a*f*~Qnm#J9646-v|wVonwXOkwz}lHy%IBh?;E zx-vAn7cv3T@TO~mROiwebIe675#N0x<-+pUCEhRWj7t#26)k3Bi*p{h;zcT>Mw{|r z3;7HUuHROaFx#t%@|cdd_fOPyc5N~lb5+qW8|$vT);+w~J#{%$#a<76zp!wwHBmbM z<#W5vW(;Up)NRO^2&dX+=KTNCYk7J!`Y4ay>9LP)d-k`i2KRy$6fw8r#^tcr_I~`> zIT2bhYJ30j;MRcR!Ezhn3D8% zHfy=o_h~q_o&YjFRfr5$g}37e9J!)8M31p#9GU`$mpJfTww)NOWgn+|oNJMkHSe zzlPhi2S$HXGb+mF!Nq~fTg9V3^IaeyzzT-H1P^)JXjm8W}JLFd#m_k~cWC-I5- z?@E-U;7j8zlBg_#6HN3J7zQSvr+YY>4AbB=^T2 z8sczJlid_M$?_Mz@(QDplnJc($o^XmY-@kRALS~-Un>p!IZ~zX@?aCsr2?4V$|{kW zByCaD_^UyUguNkR!XzX9Vr3#A!NrtsjzjpH%*pfK%ZD}y$b!bDWivO%AP179?Z8&; zjTcuPVF`4}SZtE{)`4q6|o(W(owUgO!NmNU+kd=-eS%4s{B@V4Nh4$#NaVhireKHhhDX$fS zzDYE1@@S%AbmPO(p{1s8@a98F{0bPFA1y4Xnx$zq#d{Rho7IG?WN;0A)vzp7zR+p-yN;!GM` zuFt)$Ro~LRMiF5x7uKhqmyP@v_HA+WOvs*lrfIa(@R6$qOjl7+7c4D@PyTsZ?A4q! zDd-$uhVLdq!u4-wUtzRxvv4YNGhd#+Z8C4|qs6j?Z5WK#8{AgEp4UDOYa~m~U9jL$YiK)ltmJTfa)W~Ibtg0M6I{Dkh zwVX{kX5|_6&9z779vv^7d)8=e)$r~+gYsF!r`B(LOYoA*4e^De6X%UTIkt78RuypJ zGuK{TJC#e^M=D!xofxm5w)E8coktGs8hP3H4{FQS6ka!e`3HyBa&&d(|4fc<*>uau z$dASbPp+()8>o+utoh-li^lgoeQbGh`112!F%v8s8$adk^;@f>r~FR!@v(<@58OO; z_RQAFl}GNZ*TRv?nqvTj@J+>=hsP(**>g*I*Z5ReAD(0_^$g}4K67M!&DbDB-@%Cm zhz8?JR!m({Uvu>6DdWoD)Zof9wv1l?p*I8`t~_{6KEj))?whGS@&S%Do;5ana^!T$BR9^W&Q7aVXy1vtcY=AOrr}g`eoXqqsvIkhYBzGDY@;F2|v|et)g#Z z!D#s8KlCY&py{)|^ZX#JUpjiwn851?<0#9+m$G*9M)#Rl_d0ywPNuTES|iG;XI(5S zWuwgh^oQM(*A7yhdHCU7?Lc}9qqrA4m7ZB9A+qfPP8Z7@vy3v$TG;v(g+q$`&@J19 z>wmbY%q5PY9b#oJJn?g`+9nm6&cazM5$a8=W;fcI!*$xR7f~tYxw>5#P)->EKp$7*4$?EihS>8z}Tm?N)-O{Q;7w+ z9+aIJchd6U%M-Ju&838!ezao8Izc26=<9DG@_u39QwFxvaVOf31w$Ah%nOuM@DGqUQ- z1r{50G=l%Ehp_J8{QjWOuZ61GT_GBo}p?)uUYaww@4H z2Oy;&s2H0(bu31GRlX{aiZ4)^yO!tRrtS2ACLdId^G8PuJ-psthP%To;>Hhquk1H|C3V*p_%;gj)^1YPEAk5!DeYc2fgZnqvwL)+M+qt3>y*3PoewP9tpZ3SYv}>e!S9IQ%OYW#Wy?^NPf{9)%>oh+ZYehdO@YC3bQ| zp)PL~TChw5r#S`N!KieDji*Gr%>+H}&RQf2CWE#G%6K1Mu;G+en|{>3v&KlkQ@t3b z#(%qXfbSIlH{r3q7BdT!jlKS$A? zbiDIV{wA>|{atNH`$R4)`|#3nGzg1ci303f^{$8>=d?H}IOm9=!gq?yq=^tE{aWbL zDG)iR-azK$Y~|xX+#bu+S8t4nF2e zOA2EMQFuV-iHlz3Z=lQ2D_njrdxNTkEov-yt=)FSrbLJs=g;sZe7m)>c>Bv|Bj9R& zgKsqO2r%c%5eIzXWBB8-C!CK%#h|D^ zsI|@Rc;?jr1F=JH1{Z$)VP5<}D0a%lznz$>y#YyiVs&+z%LJ;yCKLhO@HnkqY(A-& zyhuPhUlHm{ub;ESDG$%JIi0d@`*j>o;W&g{FCa1{vX89Yc$8Bs5)!|+BBo2dfE;Hr z)gjU&bb!Oj{GgK3(qs&hBL}8*7;N~KlMR{S^Js+{t5bDsca_&Uz!~WjhTfy|C(bje zc}nzAh+yx!XJC2)_Weo{+yClTyGJvGcHumjA*l&{pVb;Q9gWQKQo}4BO`bb_3rInl zrvh>{k^P^2VN=)~4LKjTI*BGUtwCQkc*qwjOo4D0)Lk{9GxyI_&Oig9cG2zNL zJJ{Ur*9Ud`33trQ4${eIO^%m=xcaUNm}|mqUv5iPJ%5DF#YIjZB*WF_z#K0Dc^*0v zn_~qVr~I+jND+!NDTFSzI2@IQN0D)wuZBVByYL$x#(yfYQ^6W3ZH#p6V#8cZz5z!v z9Dx4B7DLg*CLIY^7s0P48m+g`Z!DXTR1={(E{W%Xd-99RQwtXW6lwey-8OiOj1;*J zyZa5#Jl)95{=^Igk7d@ABtEn=+diKVIokmmq7K-?(`Q;H~lyfBhl zV@6dQaDYU|!vKd%iqqEo;lESXAj-Jjs2@?Js4R`+{5ZK4ViK4w%+W`*@PU0%Wcz~N z8CR~vb0iYWHIE3BOUfg&C_eFeu>9nLM-ovOQEc9JgM%jHW%#sER9r#=!xp~p&XSAZ zP*yE+%by5)9)K{G=f54RDajh#Kx_GRBs7pTxxwW*aOI=NvPfZN13VU)N~B|82ac;x zJhU8*j=^B#A7i8X8qDZxmlae6g~+dV$X-g%k_!CDXlU;u)17 zLAa`fQ(ExU;r;N{|2V57gfP}=E9`IPRWWnBA5mgR?N^JK7kc+Ecvx&~dU&Zxj+`)8O zoqNrks$d$+=CKu136(`xqmd;}BoD@CW7ciwu)U;tQ(7$Uy1CN)H{YwpiAXas?ZhuL z*rEmN7WSuXm_p#Lz;Z4;91RM^IE}${n3TQ&(4{vXR5Bj3PtCa!ii%yaC029V`j0LQ zR?lD+-H9b1t-eGWlPoe$p8{!w(6ZyxGKeTa*oL?1O}Z6~uyu2z;j40{lq_2I$D@&V z5_{SaY&fg^5iq+>EsHwoPT>yz>i;IgTG|t|rKyVo>Mm-y@oqJy*+LI0%aGmSopVE% zDAmPYd$|?B%#M4OD4mohl2uyJxjFw{-s1@3dPbTpH;Q>wJLTPk<3@=)YK5yldenk6 z7vkp757L-?ab@(WP1<7>t1epla4O6npJCd@^6Gofu$!%=vFK{+>?+FnUfr0$!bRJ* z9;2JKWoy5Ta#Hf>Otf^t;!Ec8vG~3(cY|5}wcm$WZ}A7^x8FVU^wbTP&8RO`Uv53E zKE4Zge)6!QOMV#yT=Cnl92ym<7S_|2pZK44la#y+ucEd$rPMTY3O4-hf30DllJZPB zY(z@=Bpj+2GSPQv{`6~+Raz4kOFk}E6J-&iSbTo`qA0hPP|QZ}vQHE#>6dE{|K{t? z-;G%@%!cZ$)r;TkGvh4Fs_yl=N!0hnIf3*)#2vW`yhe(h#xh zm6OieDB6iQ%vl;dhyzN6*qXK+_=$EE^~W5}Gj#pQp|JFM>Tr>;o;cv@SW0l&sm7!K zDS@NMZ69hgv-7Y2_dOBQ7Wny8PZ+a}7rtw1%a=BR;mY?Bnlq>(Tga%8DJJ!08f`k6 z@c8q66ulRhV+>!*t}zp#H2<;ueZ!J`WE^#}HM(ZGT9_S=!m~(Y7K}$Dt8`fR#S&*V zr(YM4jNO~Ef7ue-`Ue4Amo1ZJC8&hWQ<|G|TXfftJzQ|$Z@B4Qn1YIrR56$P5kXGT zw`oRsg44k#z}yjF^Wc8TV8{OwaVr#6powf(qezU^2qn0*P%0(c2V{n8V~G4_3mbP7 zKt(A#q!FUTmpbagjJ_CU0zy^`C$!;+ zTTP=%oWSd%Dui1_RV@+ID5N&kQbj)q}ZAMzzs3s3<7))f=DA?0xf5Rtal7_u_g7k28XI*rHq$EkYjw z=&N8FtC^u^AN{towf&6=HY#mYr3Zuo%kTYoBr zl4lln)oZ+K!;?JRHf5EbXXr`Hv%uz=*{00By_%0Co0OEU?QJqjmBz}4sfY6X|9fR= zaA--TK20y7|7EU~rq#QOYE&x~(Ai~-s;5v#jo_wfR28L^HDK1mHiI=@A)>t-st^t`^gsD~(MtXyi|jm@z|(o|Z`B0HJQ|fVVt)k6SJfv0;^|HRIO`br%!DU% z+CHWehS+?)Z-2&&D6UJ^_Vq+wOR__YBY07AeH4}}t zRUMUX%C~UGAEq=0XxCNN=4qyM@sPm9iF0uu>nix8xXzIQggxnIEIyI{yE;K8BIy!@) z`8AUO7&b1vk1!>^m(W+wc*lk}a?Pc?@~wHdkz@*oI)Jta6IQBwg46E3|9 zZrk0SDu4#OV#`P&AcWS-lWc1D_>+inAc#d70F4Q=ycUlLrjcSSSpUE=hL4}2$tlob z@k@}vi&CGQi6kW9ok}*(D1}u^k;0%rf<_KfAcRc)OEAF@E`kkK*~zfj2rktixTHTA zbhX4WVISn;*0BM|gUK)lU*dviw^8UGWEA_w4IaO)Nh)bJyc}o@DivVI|5%m*Xi(#9 zx)s(yNTU&!j%3Nt7VsPk_k7HS!BJADe2N~H8CX{jloc7ZgoHNd!J-dDI*f?TAN?x6 z$_vO=IDjbku-he&$m)nSR_9?jBAos!zwl?@h7Kd#d_8HFN(Amj1K?U^+#pK@9xJ1w zePR0OlCOjj2LFws`;6mjHmeR9Q0G*u;El(dzH8I$qQg;|q}NBZYy!c%C2o2=7a=sN zt?>zO-4j=EkIq*UqcXw9mc{K-;2Cq*&i3mlgfiqMs$2q`r(th!Aq9yX=gg`bmk7j~ zathYb7BSPeQrcDQlfvhlJ|A9p{CnFZ1cIoX9cWy+UAe;#{+ggNXieS>HclM9$*{Q? z9wwI*@s|?xOAZ-q=A>N6efTadTd39Ai*l*FyBd=%xt2v_oe0Pt|NaX%sWn&;+v6lk z!SV=E{5ca@P?7+(%@opP^34d3ck%!VuR-7T41I$7N7K~>9kJI`+$cKf5u)etbW48A z0#o0tw}Q}*#=@)qYF33+kNzTDN&-*cg3OnS5@|>A`dI_qY_kRL@!Cr`OH`||vw|n% zYVP5=32phV1*dJ%xl-wJyf|RtP8Hhxj^u*{;L!uw{z1AMC+lrqIT#jq5 zP=%Z{R8yP>(bKOZ7#Yn-z0b(;h1r__3x9rVu*s<4$Ev55x5@uj$cm#u*|K5?NZBf! zIWj*qq!{xZKX&xFQ4zj4%)}-gBV5~4lDM@6Mk8u&lM4d9f=98dv4-ovmY_lVbbKW7 zMaI1-Kth%Y5^rlt^!MudcKqjKQ(_Xx^ru4dc#X5BMyjO6nzjb5Y8I;bgcrU>`j0XY z?IJfNk>}aO1hP)4(pv2H(9O})1nh{AztT!X46^EkQygv|MiW|r7IfU8bgs2m98pKO z7<3U~MO{ys59xIRJwO1k+qw7zr*kE5c{`OkU(2)2O-1KsK(X|GM@2{dI>%K zjWgK`PMcI7nzVb(ZB5ixI_Joqyi--V@>Rv>;xPkun4gq9H=9*}^w3<}N8*yZJz8l| z3qg`|Ezb7&Qrw-yEjLv;Q@$-*nFd)sM?Vs5{Ej;iS*FS!w7Kg$FPdYV(7f7`RI9OZ zEJ81l+L;uwQE=)TUi~9;3!n8|F4Ut?t-<(DVsMFl95}xv<Jftg6V~hcFEhON`aG|Q- z$P+mB{nIfeKLGcFuQ?G(r0hBWo?SGfN={QwCfOV#$0u&O$e=#>rZq*8E@d;SGdU4k zcr_F7ONmdadx(i$XBc=Zp=NZ!yU%x6y2d3+bMUC*&}de@t#hSrk=KOxn44D!!V?}W znV9bzTLPpPtJOxK9NlpZsgLWZz0m&!SAYBb-sS9(wqnmx#Jj zWslQSwoZ1`G+I5whB$b(wvAhjM&upQyT6I09BC-bNL^o}(;N%dF0(!aemgB8L1b$y zNkpP=YAf>?^Z8=|Soz!bfg?mu(;9q9G{)ZKRYm zPIG}6BBUNcePmRerbtx^%U|OrbI@(O?pQn@TvsH@u{p!i29z6H-1(stvMv^&KE{ZD{WKo6)+ zLGIY#PS$Ue;OHBr%h|j#7TonA8*dU3^OuP7vlA;9`Q*5(b{5}H^DnvOzn^CPW85O5 z8rSoe5)2;y?lEmwS!^Am8FRVV?1#_!Z=OYnr&Th{q%@3NX!A7TMKLtqIkCi#5NhTU zYlrvil~!x!8g5#nA|yeVuDUTys^!iw@`F_7wT~73#J>y4`K_e=EIWoO8o6Rh7!T=> z-u3cygpMv_kuWkUYhZSixoFxZy=`hidx))1OeL2Bbt1G42uqoc6q=!gAFvAzsU4=;m_~P!1d&8 z6tJRQ`4`2WVmn}Ps3e-qhF@gPoHRkCJ-|cunsOKcy>%h9MUfkI-ZbIxq-W!ho-A|+ zRJW`q7k*|{Pgs;sX@%GA9J901No2qxi zL-Qa1J#}OZOi9VVmB!He;pSR!WnB+5^OQXVJN2Z_GRm&W=C`09PT%v@F&E6~FgMS_ zf~{n_iDyZ5$%uRBduoi5aX~8KP{oCk;QnG(gL|kD{_KQg8XfIS@l$T>KB&8TKvmG{ zOp?%Y;U=A4?9KQpW!-Mv_j(lJKlw9UU7~~WMznFtknrH*JL@ zUZGMIZkX_~zZ4^=XGtlXaIw6t?9I{zOAge4J#HDps>4op_@RU}%m2&YKhP1Qtvu`$ zSU#xokxSB*7d79rvyc-cxlCA874A>&H*29PG-^~AHmCbb{r8iu>)AJ}~CbFq!+t10pLth+1rKr!F!X^dr=>n_$-RDYpNTujsU*wDL-zJV6e`nz}I2*Ii zH9Cua0qznjEST^Czsl!gn7+w_wC1Te+YAwJXc+?7UJ5Q2Y>yA;Pl#4 zUUtK8acxGw%x^-y=*Wxbs=_W3W*m6l)G<1!gW4q1{nYw~n+|?aI;x$Ets~+@x8Htq zOaoi)UXlgugh@}UvtQ)b7y04@y1ib-6#ka|`4i~fR@jbk{jSj+6YLh?H=Z!95d>d& zM_-nOjj8?OSX;v4HH2=a_Ti#pR3mSv%S1t`%D*+{QkhVJ_Z~FbFrKs*A=0GWz z{aPej+~ShM;0|7`Dn^HBxxxLavDWnV9(VBTfDx7bBFyl?vA$GTw{w5ZMYDbD7>A$w zfc7^o3g}0c`o+`H@X3FOYSF=e568w9)#+bfA^MO}UY>vSk;Mu0U)cnDdH%y&`_^!S z@Wjvcw`V>0=I=2a!d_rOLTj9{FZ@NHx=n4}xFmIE@gNA3l)mG|#hA*@mJW%%^TN(3 zx`jA|W!Z@Y(_UHvg&*b~kA9gx=CWLP_tt)q)&HHbeWR?896LPs16Ui|@DjU#wJ%)j zw~XEwqWYf8;SEc$?rTJb&BdqKw{2M(>|k zJ^IkS{yEBCD{u}xb^7@yqv!CU2QM#JO!g3^HRyp8ZH;xjHAD{~8?SaZoc0i9`4Mn8DL{ZMaox%QB07o+>HA6VS!(rKqlUltYBftTmM=bk(5(3^J`OrJm39b{)H zox$%6)g{F9LKN%!+5ez4km7GO<;rukdXX*s+FSc`d{v2t`$5((lMz$28qq2fi6mQ{ zTHf$Q)*fmJzy(_E$U``Mbx+aT7Ek!qpZA2UEpUcuZD9#4w_T8V=yQ#`5)WEc-T$sw zQ0%a>16_Iru&vp4SGobT1?~{I*adZ9P*ZS{W1}7C9XhqzaC&u93Jdm716ZNhD~k|T zwpwCm&}U^W4Y(>FlT-t^#G?|yI1RfLwT9Uu_sPzcig=a=r>OdZU$vWQmUWXSS0~4} ztl*;WmriY6p}a5Ucot6>pESTbytfm`?e^34i6VEQyN8Vd;o|R+fmtH)#_Qzx@rBKU zvlDlW<4sr)++NkwG9Q?msE>bYc-`FGrkSae1}>}Bs%P7iw$sJ8{N&$EaJ6HJ%K(Q4 zH*<@9Y^<47O2t`TITXz)BceH_Q{pkOq`w{9;mKB@_kE0)B?&8!*ZH`cc5OitJ_Ui# zx9;vW!`0&h!5GnJ2Z%f4ec>9ZZ<>+k+^m=`_#IEitv!NU@Hbi87K|i{*kcD7Ma%sz b5|+!BHlA6I^)_#8?Kpvb$0z0w^v(Q#RR4|| literal 0 HcmV?d00001 diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/clean.bat b/Arcade_MiST/Custom Hardware/Berzerk_MiST/clean.bat new file mode 100644 index 00000000..b3b7c3b5 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/clean.bat @@ -0,0 +1,37 @@ +@echo off +del /s *.bak +del /s *.orig +del /s *.rej +del /s *~ +rmdir /s /q db +rmdir /s /q incremental_db +rmdir /s /q output_files +rmdir /s /q simulation +rmdir /s /q greybox_tmp +rmdir /s /q hc_output +rmdir /s /q .qsys_edit +rmdir /s /q hps_isw_handoff +rmdir /s /q sys\.qsys_edit +rmdir /s /q sys\vip +cd sys +for /d %%i in (*_sim) do rmdir /s /q "%%~nxi" +cd .. +for /d %%i in (*_sim) do rmdir /s /q "%%~nxi" +del build_id.v +del c5_pin_model_dump.txt +del PLLJ_PLLSPE_INFO.txt +del /s *.qws +del /s *.ppf +del /s *.ddb +del /s *.csv +del /s *.cmp +del /s *.sip +del /s *.spd +del /s *.bsf +del /s *.f +del /s *.sopcinfo +del /s *.xml +del /s new_rtl_netlist +del /s old_rtl_netlist + +pause diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80.vhd new file mode 100644 index 00000000..4150a43d --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80.vhd @@ -0,0 +1,1097 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 304 init values of registers on first startup (better simulation) +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 302 fixed IO cycle timing, tested thanks to Alessandro. +-- Ver 301 parity flag is just parity for 8080, also overflow for Z80, by Sean Riddle +-- Ver 300 started tidyup. Rmoved some auto_wait bits from 0247 which caused problems +-- +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- Wolfgang Scherr 2011-2015 (email: WoS pin4 at) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0210 : Fixed wait and halt +-- +-- 0211 : Fixed Refresh addition and IM 1 +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0232 : Removed refresh address output for Mode > 1 and added DJNZ M1_n fix by Mike Johnson +-- +-- 0235 : Added clock enable and IM 2 fix by Mike Johnson +-- +-- 0237 : Changed 8080 I/O address output, added IntE output +-- +-- 0238 : Fixed (IX/IY+d) timing and 16 bit ADC and SBC zero flag +-- +-- 0240 : Added interrupt ack fix by Mike Johnson, changed (IX/IY+d) timing and changed flags in GB mode +-- +-- 0242 : Added I/O wait, fixed refresh address, moved some registers to RAM +-- +-- 0247 : Fixed bus req/ack cycle +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80 is + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic + ); +end T80; + +architecture rtl of T80 is + + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aZI : std_logic_vector(2 downto 0) := "110"; + + -- Registers + signal ACC, F : std_logic_vector(7 downto 0) := "11111111"; + signal Ap, Fp : std_logic_vector(7 downto 0) := "11111111"; + signal I : std_logic_vector(7 downto 0) := "00000000"; + signal R : unsigned(7 downto 0) := "00000000"; + signal SP : unsigned(15 downto 0) := "1111111111111111"; + signal PC : unsigned(15 downto 0) := "0000000000000000"; + + signal RegDIH : std_logic_vector(7 downto 0); + signal RegDIL : std_logic_vector(7 downto 0); + signal RegBusA : std_logic_vector(15 downto 0); + signal RegBusB : std_logic_vector(15 downto 0); + signal RegBusC : std_logic_vector(15 downto 0); + signal RegAddrA_r : std_logic_vector(2 downto 0); + signal RegAddrA : std_logic_vector(2 downto 0); + signal RegAddrB_r : std_logic_vector(2 downto 0); + signal RegAddrB : std_logic_vector(2 downto 0); + signal RegAddrC : std_logic_vector(2 downto 0); + signal RegWEH : std_logic; + signal RegWEL : std_logic; + signal Alternate : std_logic; + + -- Help Registers + signal TmpAddr : std_logic_vector(15 downto 0); -- Temporary address register + signal IR : std_logic_vector(7 downto 0); -- Instruction register + signal ISet : std_logic_vector(1 downto 0); -- Instruction set selector + signal RegBusA_r : std_logic_vector(15 downto 0); + + signal ID16 : signed(15 downto 0); + signal Save_Mux : std_logic_vector(7 downto 0); + + signal TState : unsigned(2 downto 0); + signal MCycle : std_logic_vector(2 downto 0); + signal IntE_FF1 : std_logic; + signal IntE_FF2 : std_logic; + signal Halt_FF : std_logic; + signal BusReq_s : std_logic; + signal BusAck : std_logic; + signal ClkEn : std_logic; + signal NMI_s : std_logic; + signal INT_s : std_logic; + signal IStatus : std_logic_vector(1 downto 0); + + signal DI_Reg : std_logic_vector(7 downto 0); + signal T_Res : std_logic; + signal XY_State : std_logic_vector(1 downto 0); + signal Pre_XY_F_M : std_logic_vector(2 downto 0); + signal NextIs_XY_Fetch : std_logic; + signal XY_Ind : std_logic; + signal No_BTR : std_logic; + signal BTR_r : std_logic; + signal Auto_Wait : std_logic; + signal Auto_Wait_t1 : std_logic; + signal Auto_Wait_t2 : std_logic; + signal IncDecZ : std_logic; + + -- ALU signals + signal BusB : std_logic_vector(7 downto 0); + signal BusA : std_logic_vector(7 downto 0); + signal ALU_Q : std_logic_vector(7 downto 0); + signal F_Out : std_logic_vector(7 downto 0); + + -- Registered micro code outputs + signal Read_To_Reg_r : std_logic_vector(4 downto 0); + signal Arith16_r : std_logic; + signal Z16_r : std_logic; + signal ALU_Op_r : std_logic_vector(3 downto 0); + signal Save_ALU_r : std_logic; + signal PreserveC_r : std_logic; + signal MCycles : std_logic_vector(2 downto 0); + + -- Micro code outputs + signal MCycles_d : std_logic_vector(2 downto 0); + signal TStates : std_logic_vector(2 downto 0); + signal IntCycle : std_logic; + signal NMICycle : std_logic; + signal Inc_PC : std_logic; + signal Inc_WZ : std_logic; + signal IncDec_16 : std_logic_vector(3 downto 0); + signal Prefix : std_logic_vector(1 downto 0); + signal Read_To_Acc : std_logic; + signal Read_To_Reg : std_logic; + signal Set_BusB_To : std_logic_vector(3 downto 0); + signal Set_BusA_To : std_logic_vector(3 downto 0); + signal ALU_Op : std_logic_vector(3 downto 0); + signal Save_ALU : std_logic; + signal PreserveC : std_logic; + signal Arith16 : std_logic; + signal Set_Addr_To : std_logic_vector(2 downto 0); + signal Jump : std_logic; + signal JumpE : std_logic; + signal JumpXY : std_logic; + signal Call : std_logic; + signal RstP : std_logic; + signal LDZ : std_logic; + signal LDW : std_logic; + signal LDSPHL : std_logic; + signal IORQ_i : std_logic; + signal Special_LD : std_logic_vector(2 downto 0); + signal ExchangeDH : std_logic; + signal ExchangeRp : std_logic; + signal ExchangeAF : std_logic; + signal ExchangeRS : std_logic; + signal I_DJNZ : std_logic; + signal I_CPL : std_logic; + signal I_CCF : std_logic; + signal I_SCF : std_logic; + signal I_RETN : std_logic; + signal I_BT : std_logic; + signal I_BC : std_logic; + signal I_BTR : std_logic; + signal I_RLD : std_logic; + signal I_RRD : std_logic; + signal I_INRC : std_logic; + signal SetDI : std_logic; + signal SetEI : std_logic; + signal IMode : std_logic_vector(1 downto 0); + signal Halt : std_logic; + signal XYbit_undoc : std_logic; + + +begin + + mcode : T80_MCode + generic map( + Mode => Mode, + Flag_C => Flag_C, + Flag_N => Flag_N, + Flag_P => Flag_P, + Flag_X => Flag_X, + Flag_H => Flag_H, + Flag_Y => Flag_Y, + Flag_Z => Flag_Z, + Flag_S => Flag_S) + port map( + IR => IR, + ISet => ISet, + MCycle => MCycle, + F => F, + NMICycle => NMICycle, + IntCycle => IntCycle, + XY_State => XY_State, + MCycles => MCycles_d, + TStates => TStates, + Prefix => Prefix, + Inc_PC => Inc_PC, + Inc_WZ => Inc_WZ, + IncDec_16 => IncDec_16, + Read_To_Acc => Read_To_Acc, + Read_To_Reg => Read_To_Reg, + Set_BusB_To => Set_BusB_To, + Set_BusA_To => Set_BusA_To, + ALU_Op => ALU_Op, + Save_ALU => Save_ALU, + PreserveC => PreserveC, + Arith16 => Arith16, + Set_Addr_To => Set_Addr_To, + IORQ => IORQ_i, + Jump => Jump, + JumpE => JumpE, + JumpXY => JumpXY, + Call => Call, + RstP => RstP, + LDZ => LDZ, + LDW => LDW, + LDSPHL => LDSPHL, + Special_LD => Special_LD, + ExchangeDH => ExchangeDH, + ExchangeRp => ExchangeRp, + ExchangeAF => ExchangeAF, + ExchangeRS => ExchangeRS, + I_DJNZ => I_DJNZ, + I_CPL => I_CPL, + I_CCF => I_CCF, + I_SCF => I_SCF, + I_RETN => I_RETN, + I_BT => I_BT, + I_BC => I_BC, + I_BTR => I_BTR, + I_RLD => I_RLD, + I_RRD => I_RRD, + I_INRC => I_INRC, + SetDI => SetDI, + SetEI => SetEI, + IMode => IMode, + Halt => Halt, + NoRead => NoRead, + Write => Write, + XYbit_undoc => XYbit_undoc); + + alu : T80_ALU + generic map( + Mode => Mode, + Flag_C => Flag_C, + Flag_N => Flag_N, + Flag_P => Flag_P, + Flag_X => Flag_X, + Flag_H => Flag_H, + Flag_Y => Flag_Y, + Flag_Z => Flag_Z, + Flag_S => Flag_S) + port map( + Arith16 => Arith16_r, + Z16 => Z16_r, + ALU_Op => ALU_Op_r, + IR => IR(5 downto 0), + ISet => ISet, + BusA => BusA, + BusB => BusB, + F_In => F, + Q => ALU_Q, + F_Out => F_Out); + + ClkEn <= CEN and not BusAck; + + T_Res <= '1' when TState = unsigned(TStates) else '0'; + + NextIs_XY_Fetch <= '1' when XY_State /= "00" and XY_Ind = '0' and + ((Set_Addr_To = aXY) or + (MCycle = "001" and IR = "11001011") or + (MCycle = "001" and IR = "00110110")) else '0'; + + Save_Mux <= BusB when ExchangeRp = '1' else + DI_Reg when Save_ALU_r = '0' else + ALU_Q; + + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + PC <= (others => '0'); -- Program Counter + A <= (others => '0'); + TmpAddr <= (others => '0'); + IR <= "00000000"; + ISet <= "00"; + XY_State <= "00"; + IStatus <= "00"; + MCycles <= "000"; + DO <= "00000000"; + + ACC <= (others => '1'); + F <= (others => '1'); + Ap <= (others => '1'); + Fp <= (others => '1'); + I <= (others => '0'); + R <= (others => '0'); + SP <= (others => '1'); + Alternate <= '0'; + + Read_To_Reg_r <= "00000"; + F <= (others => '1'); + Arith16_r <= '0'; + BTR_r <= '0'; + Z16_r <= '0'; + ALU_Op_r <= "0000"; + Save_ALU_r <= '0'; + PreserveC_r <= '0'; + XY_Ind <= '0'; + + elsif CLK_n'event and CLK_n = '1' then + + if ClkEn = '1' then + + ALU_Op_r <= "0000"; + Save_ALU_r <= '0'; + Read_To_Reg_r <= "00000"; + + MCycles <= MCycles_d; + + if IMode /= "11" then + IStatus <= IMode; + end if; + + Arith16_r <= Arith16; + PreserveC_r <= PreserveC; + if ISet = "10" and ALU_OP(2) = '0' and ALU_OP(0) = '1' and MCycle = "011" then + Z16_r <= '1'; + else + Z16_r <= '0'; + end if; + + if MCycle = "001" and TState(2) = '0' then + -- MCycle = 1 and TState = 1, 2, or 3 + + if TState = 2 and Wait_n = '1' then + if Mode < 2 then + A(7 downto 0) <= std_logic_vector(R); + A(15 downto 8) <= I; + R(6 downto 0) <= R(6 downto 0) + 1; + end if; + + if Jump = '0' and Call = '0' and NMICycle = '0' and IntCycle = '0' and not (Halt_FF = '1' or Halt = '1') then + PC <= PC + 1; + end if; + + if IntCycle = '1' and IStatus = "01" then + IR <= "11111111"; + elsif Halt_FF = '1' or (IntCycle = '1' and IStatus = "10") or NMICycle = '1' then + IR <= "00000000"; + else + IR <= DInst; + end if; + + ISet <= "00"; + if Prefix /= "00" then + if Prefix = "11" then + if IR(5) = '1' then + XY_State <= "10"; + else + XY_State <= "01"; + end if; + else + if Prefix = "10" then + XY_State <= "00"; + XY_Ind <= '0'; + end if; + ISet <= Prefix; + end if; + else + XY_State <= "00"; + XY_Ind <= '0'; + end if; + end if; + + else + -- either (MCycle > 1) OR (MCycle = 1 AND TState > 3) + + if MCycle = "110" then + XY_Ind <= '1'; + if Prefix = "01" then + ISet <= "01"; + end if; + end if; + + if T_Res = '1' then + BTR_r <= (I_BT or I_BC or I_BTR) and not No_BTR; + if Jump = '1' then + A(15 downto 8) <= DI_Reg; + A(7 downto 0) <= TmpAddr(7 downto 0); + PC(15 downto 8) <= unsigned(DI_Reg); + PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0)); + elsif JumpXY = '1' then + A <= RegBusC; + PC <= unsigned(RegBusC); + elsif Call = '1' or RstP = '1' then + A <= TmpAddr; + PC <= unsigned(TmpAddr); + elsif MCycle = MCycles and NMICycle = '1' then + A <= "0000000001100110"; + PC <= "0000000001100110"; + elsif MCycle = "011" and IntCycle = '1' and IStatus = "10" then + A(15 downto 8) <= I; + A(7 downto 0) <= TmpAddr(7 downto 0); + PC(15 downto 8) <= unsigned(I); + PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0)); + else + case Set_Addr_To is + when aXY => + if XY_State = "00" then + A <= RegBusC; + else + if NextIs_XY_Fetch = '1' then + A <= std_logic_vector(PC); + else + A <= TmpAddr; + end if; + end if; + when aIOA => + if Mode = 3 then + -- Memory map I/O on GBZ80 + A(15 downto 8) <= (others => '1'); + elsif Mode = 2 then + -- Duplicate I/O address on 8080 + A(15 downto 8) <= DI_Reg; + else + A(15 downto 8) <= ACC; + end if; + A(7 downto 0) <= DI_Reg; + when aSP => + A <= std_logic_vector(SP); + when aBC => + if Mode = 3 and IORQ_i = '1' then + -- Memory map I/O on GBZ80 + A(15 downto 8) <= (others => '1'); + A(7 downto 0) <= RegBusC(7 downto 0); + else + A <= RegBusC; + end if; + when aDE => + A <= RegBusC; + when aZI => + if Inc_WZ = '1' then + A <= std_logic_vector(unsigned(TmpAddr) + 1); + else + A(15 downto 8) <= DI_Reg; + A(7 downto 0) <= TmpAddr(7 downto 0); + end if; + when others => + A <= std_logic_vector(PC); + end case; + end if; + + Save_ALU_r <= Save_ALU; + ALU_Op_r <= ALU_Op; + + if I_CPL = '1' then + -- CPL + ACC <= not ACC; + F(Flag_Y) <= not ACC(5); + F(Flag_H) <= '1'; + F(Flag_X) <= not ACC(3); + F(Flag_N) <= '1'; + end if; + if I_CCF = '1' then + -- CCF + F(Flag_C) <= not F(Flag_C); + F(Flag_Y) <= ACC(5); + F(Flag_H) <= F(Flag_C); + F(Flag_X) <= ACC(3); + F(Flag_N) <= '0'; + end if; + if I_SCF = '1' then + -- SCF + F(Flag_C) <= '1'; + F(Flag_Y) <= ACC(5); + F(Flag_H) <= '0'; + F(Flag_X) <= ACC(3); + F(Flag_N) <= '0'; + end if; + end if; + + if TState = 2 and Wait_n = '1' then + if ISet = "01" and MCycle = "111" then + IR <= DInst; + end if; + if JumpE = '1' then + PC <= unsigned(signed(PC) + signed(DI_Reg)); + elsif Inc_PC = '1' then + PC <= PC + 1; + end if; + if BTR_r = '1' then + PC <= PC - 2; + end if; + if RstP = '1' then + TmpAddr <= (others =>'0'); + TmpAddr(5 downto 3) <= IR(5 downto 3); + end if; + end if; + if TState = 3 and MCycle = "110" then + TmpAddr <= std_logic_vector(signed(RegBusC) + signed(DI_Reg)); + end if; + + if (TState = 2 and Wait_n = '1') or (TState = 4 and MCycle = "001") then + if IncDec_16(2 downto 0) = "111" then + if IncDec_16(3) = '1' then + SP <= SP - 1; + else + SP <= SP + 1; + end if; + end if; + end if; + + if LDSPHL = '1' then + SP <= unsigned(RegBusC); + end if; + if ExchangeAF = '1' then + Ap <= ACC; + ACC <= Ap; + Fp <= F; + F <= Fp; + end if; + if ExchangeRS = '1' then + Alternate <= not Alternate; + end if; + end if; + + if TState = 3 then + if LDZ = '1' then + TmpAddr(7 downto 0) <= DI_Reg; + end if; + if LDW = '1' then + TmpAddr(15 downto 8) <= DI_Reg; + end if; + + if Special_LD(2) = '1' then + case Special_LD(1 downto 0) is + when "00" => + ACC <= I; + F(Flag_P) <= IntE_FF2; + when "01" => + ACC <= std_logic_vector(R); + F(Flag_P) <= IntE_FF2; + when "10" => + I <= ACC; + when others => + R <= unsigned(ACC); + end case; + end if; + end if; + + if (I_DJNZ = '0' and Save_ALU_r = '1') or ALU_Op_r = "1001" then + if Mode = 3 then + F(6) <= F_Out(6); + F(5) <= F_Out(5); + F(7) <= F_Out(7); + if PreserveC_r = '0' then + F(4) <= F_Out(4); + end if; + else + F(7 downto 1) <= F_Out(7 downto 1); + if PreserveC_r = '0' then + F(Flag_C) <= F_Out(0); + end if; + end if; + end if; + if T_Res = '1' and I_INRC = '1' then + F(Flag_H) <= '0'; + F(Flag_N) <= '0'; + if DI_Reg(7 downto 0) = "00000000" then + F(Flag_Z) <= '1'; + else + F(Flag_Z) <= '0'; + end if; + F(Flag_S) <= DI_Reg(7); + F(Flag_P) <= not (DI_Reg(0) xor DI_Reg(1) xor DI_Reg(2) xor DI_Reg(3) xor + DI_Reg(4) xor DI_Reg(5) xor DI_Reg(6) xor DI_Reg(7)); + end if; + + if TState = 1 then + DO <= BusB; + if I_RLD = '1' then + DO(3 downto 0) <= BusA(3 downto 0); + DO(7 downto 4) <= BusB(3 downto 0); + end if; + if I_RRD = '1' then + DO(3 downto 0) <= BusB(7 downto 4); + DO(7 downto 4) <= BusA(3 downto 0); + end if; + end if; + + if T_Res = '1' then + Read_To_Reg_r(3 downto 0) <= Set_BusA_To; + Read_To_Reg_r(4) <= Read_To_Reg; + if Read_To_Acc = '1' then + Read_To_Reg_r(3 downto 0) <= "0111"; + Read_To_Reg_r(4) <= '1'; + end if; + end if; + + if TState = 1 and I_BT = '1' then + F(Flag_X) <= ALU_Q(3); + F(Flag_Y) <= ALU_Q(1); + F(Flag_H) <= '0'; + F(Flag_N) <= '0'; + end if; + if I_BC = '1' or I_BT = '1' then + F(Flag_P) <= IncDecZ; + end if; + + if (TState = 1 and Save_ALU_r = '0') or + (Save_ALU_r = '1' and ALU_OP_r /= "0111") then + case Read_To_Reg_r is + when "10111" => + ACC <= Save_Mux; + when "10110" => + DO <= Save_Mux; + when "11000" => + SP(7 downto 0) <= unsigned(Save_Mux); + when "11001" => + SP(15 downto 8) <= unsigned(Save_Mux); + when "11011" => + F <= Save_Mux; + when others => + end case; + if XYbit_undoc='1' then + DO <= ALU_Q; + end if; + end if; + + end if; + + end if; + + end process; + +--------------------------------------------------------------------------- +-- +-- BC('), DE('), HL('), IX and IY +-- +--------------------------------------------------------------------------- + process (CLK_n) + begin + if CLK_n'event and CLK_n = '1' then + if ClkEn = '1' then + -- Bus A / Write + RegAddrA_r <= Alternate & Set_BusA_To(2 downto 1); + if XY_Ind = '0' and XY_State /= "00" and Set_BusA_To(2 downto 1) = "10" then + RegAddrA_r <= XY_State(1) & "11"; + end if; + + -- Bus B + RegAddrB_r <= Alternate & Set_BusB_To(2 downto 1); + if XY_Ind = '0' and XY_State /= "00" and Set_BusB_To(2 downto 1) = "10" then + RegAddrB_r <= XY_State(1) & "11"; + end if; + + -- Address from register + RegAddrC <= Alternate & Set_Addr_To(1 downto 0); + -- Jump (HL), LD SP,HL + if (JumpXY = '1' or LDSPHL = '1') then + RegAddrC <= Alternate & "10"; + end if; + if ((JumpXY = '1' or LDSPHL = '1') and XY_State /= "00") or (MCycle = "110") then + RegAddrC <= XY_State(1) & "11"; + end if; + + if I_DJNZ = '1' and Save_ALU_r = '1' and Mode < 2 then + IncDecZ <= F_Out(Flag_Z); + end if; + if (TState = 2 or (TState = 3 and MCycle = "001")) and IncDec_16(2 downto 0) = "100" then + if ID16 = 0 then + IncDecZ <= '0'; + else + IncDecZ <= '1'; + end if; + end if; + + RegBusA_r <= RegBusA; + end if; + end if; + end process; + + RegAddrA <= + -- 16 bit increment/decrement + Alternate & IncDec_16(1 downto 0) when (TState = 2 or + (TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and XY_State = "00" else + XY_State(1) & "11" when (TState = 2 or + (TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and IncDec_16(1 downto 0) = "10" else + -- EX HL,DL + Alternate & "10" when ExchangeDH = '1' and TState = 3 else + Alternate & "01" when ExchangeDH = '1' and TState = 4 else + -- Bus A / Write + RegAddrA_r; + + RegAddrB <= + -- EX HL,DL + Alternate & "01" when ExchangeDH = '1' and TState = 3 else + -- Bus B + RegAddrB_r; + + ID16 <= signed(RegBusA) - 1 when IncDec_16(3) = '1' else + signed(RegBusA) + 1; + + process (Save_ALU_r, Auto_Wait_t1, ALU_OP_r, Read_To_Reg_r, + ExchangeDH, IncDec_16, MCycle, TState, Wait_n) + begin + RegWEH <= '0'; + RegWEL <= '0'; + if (TState = 1 and Save_ALU_r = '0') or + (Save_ALU_r = '1' and ALU_OP_r /= "0111") then + case Read_To_Reg_r is + when "10000" | "10001" | "10010" | "10011" | "10100" | "10101" => + RegWEH <= not Read_To_Reg_r(0); + RegWEL <= Read_To_Reg_r(0); + when others => + end case; + end if; + + if ExchangeDH = '1' and (TState = 3 or TState = 4) then + RegWEH <= '1'; + RegWEL <= '1'; + end if; + + if IncDec_16(2) = '1' and ((TState = 2 and Wait_n = '1' and MCycle /= "001") or (TState = 3 and MCycle = "001")) then + case IncDec_16(1 downto 0) is + when "00" | "01" | "10" => + RegWEH <= '1'; + RegWEL <= '1'; + when others => + end case; + end if; + end process; + + process (Save_Mux, RegBusB, RegBusA_r, ID16, + ExchangeDH, IncDec_16, MCycle, TState, Wait_n) + begin + RegDIH <= Save_Mux; + RegDIL <= Save_Mux; + + if ExchangeDH = '1' and TState = 3 then + RegDIH <= RegBusB(15 downto 8); + RegDIL <= RegBusB(7 downto 0); + end if; + if ExchangeDH = '1' and TState = 4 then + RegDIH <= RegBusA_r(15 downto 8); + RegDIL <= RegBusA_r(7 downto 0); + end if; + + if IncDec_16(2) = '1' and ((TState = 2 and MCycle /= "001") or (TState = 3 and MCycle = "001")) then + RegDIH <= std_logic_vector(ID16(15 downto 8)); + RegDIL <= std_logic_vector(ID16(7 downto 0)); + end if; + end process; + + Regs : T80_Reg + port map( + Clk => CLK_n, + CEN => ClkEn, + WEH => RegWEH, + WEL => RegWEL, + AddrA => RegAddrA, + AddrB => RegAddrB, + AddrC => RegAddrC, + DIH => RegDIH, + DIL => RegDIL, + DOAH => RegBusA(15 downto 8), + DOAL => RegBusA(7 downto 0), + DOBH => RegBusB(15 downto 8), + DOBL => RegBusB(7 downto 0), + DOCH => RegBusC(15 downto 8), + DOCL => RegBusC(7 downto 0)); + +--------------------------------------------------------------------------- +-- +-- Buses +-- +--------------------------------------------------------------------------- + process (CLK_n) + begin + if CLK_n'event and CLK_n = '1' then + if ClkEn = '1' then + case Set_BusB_To is + when "0111" => + BusB <= ACC; + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" => + if Set_BusB_To(0) = '1' then + BusB <= RegBusB(7 downto 0); + else + BusB <= RegBusB(15 downto 8); + end if; + when "0110" => + BusB <= DI_Reg; + when "1000" => + BusB <= std_logic_vector(SP(7 downto 0)); + when "1001" => + BusB <= std_logic_vector(SP(15 downto 8)); + when "1010" => + BusB <= "00000001"; + when "1011" => + BusB <= F; + when "1100" => + BusB <= std_logic_vector(PC(7 downto 0)); + when "1101" => + BusB <= std_logic_vector(PC(15 downto 8)); + when "1110" => + BusB <= "00000000"; + when others => + BusB <= "--------"; + end case; + + case Set_BusA_To is + when "0111" => + BusA <= ACC; + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" => + if Set_BusA_To(0) = '1' then + BusA <= RegBusA(7 downto 0); + else + BusA <= RegBusA(15 downto 8); + end if; + when "0110" => + BusA <= DI_Reg; + when "1000" => + BusA <= std_logic_vector(SP(7 downto 0)); + when "1001" => + BusA <= std_logic_vector(SP(15 downto 8)); + when "1010" => + BusA <= "00000000"; + when others => + BusB <= "--------"; + end case; + if XYbit_undoc='1' then + BusA <= DI_Reg; + BusB <= DI_Reg; + end if; + end if; + end if; + end process; + +--------------------------------------------------------------------------- +-- +-- Generate external control signals +-- +--------------------------------------------------------------------------- + process (RESET_n,CLK_n) + begin + if RESET_n = '0' then + RFSH_n <= '1'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + if MCycle = "001" and ((TState = 2 and Wait_n = '1') or TState = 3) then + RFSH_n <= '0'; + else + RFSH_n <= '1'; + end if; + end if; + end if; + end process; + + MC <= std_logic_vector(MCycle); + TS <= std_logic_vector(TState); + DI_Reg <= DI; + HALT_n <= not Halt_FF; + BUSAK_n <= not BusAck; + IntCycle_n <= not IntCycle; + IntE <= IntE_FF1; + IORQ <= IORQ_i; + Stop <= I_DJNZ; + +------------------------------------------------------------------------- +-- +-- Syncronise inputs +-- +------------------------------------------------------------------------- + process (RESET_n, CLK_n) + variable OldNMI_n : std_logic; + begin + if RESET_n = '0' then + BusReq_s <= '0'; + INT_s <= '0'; + NMI_s <= '0'; + OldNMI_n := '0'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + BusReq_s <= not BUSRQ_n; + INT_s <= not INT_n; + if NMICycle = '1' then + NMI_s <= '0'; + elsif NMI_n = '0' and OldNMI_n = '1' then + NMI_s <= '1'; + end if; + OldNMI_n := NMI_n; + end if; + end if; + end process; + +------------------------------------------------------------------------- +-- +-- Main state machine +-- +------------------------------------------------------------------------- + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + MCycle <= "001"; + TState <= "000"; + Pre_XY_F_M <= "000"; + Halt_FF <= '0'; + BusAck <= '0'; + NMICycle <= '0'; + IntCycle <= '0'; + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + No_BTR <= '0'; + Auto_Wait_t1 <= '0'; + Auto_Wait_t2 <= '0'; + M1_n <= '1'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + Auto_Wait_t1 <= Auto_Wait; + Auto_Wait_t2 <= Auto_Wait_t1; + No_BTR <= (I_BT and (not IR(4) or not F(Flag_P))) or + (I_BC and (not IR(4) or F(Flag_Z) or not F(Flag_P))) or + (I_BTR and (not IR(4) or F(Flag_Z))); + if TState = 2 then + if SetEI = '1' then + IntE_FF1 <= '1'; + IntE_FF2 <= '1'; + end if; + if I_RETN = '1' then + IntE_FF1 <= IntE_FF2; + end if; + end if; + if TState = 3 then + if SetDI = '1' then + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + end if; + end if; + if IntCycle = '1' or NMICycle = '1' then + Halt_FF <= '0'; + end if; + if MCycle = "001" and TState = 2 and Wait_n = '1' then + M1_n <= '1'; + end if; + if BusReq_s = '1' and BusAck = '1' then + else + BusAck <= '0'; + if TState = 2 and Wait_n = '0' then + elsif T_Res = '1' then + if Halt = '1' then + Halt_FF <= '1'; + end if; + if BusReq_s = '1' then + BusAck <= '1'; + else + TState <= "001"; + if NextIs_XY_Fetch = '1' then + MCycle <= "110"; + Pre_XY_F_M <= MCycle; + if IR = "00110110" and Mode = 0 then + Pre_XY_F_M <= "010"; + end if; + elsif (MCycle = "111") or + (MCycle = "110" and Mode = 1 and ISet /= "01") then + MCycle <= std_logic_vector(unsigned(Pre_XY_F_M) + 1); + elsif (MCycle = MCycles) or + No_BTR = '1' or + (MCycle = "010" and I_DJNZ = '1' and IncDecZ = '1') then + M1_n <= '0'; + MCycle <= "001"; + IntCycle <= '0'; + NMICycle <= '0'; + if NMI_s = '1' and Prefix = "00" then + NMICycle <= '1'; + IntE_FF1 <= '0'; + elsif (IntE_FF1 = '1' and INT_s = '1') and Prefix = "00" and SetEI = '0' then + IntCycle <= '1'; + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + end if; + else + MCycle <= std_logic_vector(unsigned(MCycle) + 1); + end if; + end if; + else + if Auto_Wait = '1' nand Auto_Wait_t2 = '0' then + + TState <= TState + 1; + end if; + end if; + end if; + if TState = 0 then + M1_n <= '0'; + end if; + end if; + end if; + end process; + + process (IntCycle, NMICycle, MCycle) + begin + Auto_Wait <= '0'; + if IntCycle = '1' or NMICycle = '1' then + if MCycle = "001" then + Auto_Wait <= '1'; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T8080se.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T8080se.vhd new file mode 100644 index 00000000..f51c885e --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T8080se.vhd @@ -0,0 +1,199 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T8080se.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- 8080 compatible microprocessor core, synchronous top level with clock enable +-- Different timing than the original 8080 +-- Inputs needs to be synchronous and outputs may glitch +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- STACK status output not supported +-- +-- File history : +-- +-- 0237 : First version +-- +-- 0238 : Updated for T80 interface change +-- +-- 0240 : Updated for T80 interface change +-- +-- 0242 : Updated for T80 interface change +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T8080se is + generic( + Mode : integer := 2; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + T2Write : integer := 1 -- 0 => WR_n active in T3, /=0 => WR_n active in T2 + ); + port( + RESET_n : in std_logic; + CLK : in std_logic; + CLKEN : in std_logic; + READY : in std_logic; + HOLD : in std_logic; + INT : in std_logic; + INTE : out std_logic; + DBIN : out std_logic; + SYNC : out std_logic; + VAIT : out std_logic; + HLDA : out std_logic; + RD_n : out std_logic; + WR_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0) + ); +end T8080se; + +architecture rtl of T8080se is + + signal IntCycle_n : std_logic; + signal NoRead : std_logic; + signal Write : std_logic; + signal IORQ : std_logic; + signal INT_n : std_logic; + signal HALT_n : std_logic; + signal BUSRQ_n : std_logic; + signal BUSAK_n : std_logic; + signal DO_i : std_logic_vector(7 downto 0); + signal DI_Reg : std_logic_vector(7 downto 0); + signal MCycle : std_logic_vector(2 downto 0); + signal TState : std_logic_vector(2 downto 0); + signal One : std_logic; + +begin + + INT_n <= not INT; + BUSRQ_n <= HOLD; + HLDA <= not BUSAK_n; + SYNC <= '1' when TState = "001" else '0'; + VAIT <= '1' when TState = "010" else '0'; + One <= '1'; + + DO(0) <= not IntCycle_n when TState = "001" else DO_i(0); -- INTA + DO(1) <= Write when TState = "001" else DO_i(1); -- WO_n + DO(2) <= DO_i(2); -- STACK not supported !!!!!!!!!! + DO(3) <= not HALT_n when TState = "001" else DO_i(3); -- HLTA + DO(4) <= IORQ and Write when TState = "001" else DO_i(4); -- OUT + DO(5) <= DO_i(5) when TState /= "001" else '1' when MCycle = "001" else '0'; -- M1 + DO(6) <= IORQ and not Write when TState = "001" else DO_i(6); -- INP + DO(7) <= not IORQ and not Write and IntCycle_n when TState = "001" else DO_i(7); -- MEMR + + u0 : T80 + generic map( + Mode => Mode, + IOWait => 0) + port map( + CEN => CLKEN, + M1_n => open, + IORQ => IORQ, + NoRead => NoRead, + Write => Write, + RFSH_n => open, + HALT_n => HALT_n, + WAIT_n => READY, + INT_n => INT_n, + NMI_n => One, + RESET_n => RESET_n, + BUSRQ_n => One, + BUSAK_n => BUSAK_n, + CLK_n => CLK, + A => A, + DInst => DI, + DI => DI_Reg, + DO => DO_i, + MC => MCycle, + TS => TState, + IntCycle_n => IntCycle_n, + IntE => INTE); + + process (RESET_n, CLK) + begin + if RESET_n = '0' then + DBIN <= '0'; + RD_n <= '0'; + WR_n <= '1'; + DI_Reg <= "00000000"; + elsif CLK'event and CLK = '1' then + if CLKEN = '1' then + DBIN <= '0'; + RD_n <= '0'; + WR_n <= '1'; + if MCycle = "001" then + if TState = "001" or (TState = "010" and READY = '0') then + DBIN <= IntCycle_n; + end if; + else + if (TState = "001" or (TState = "010" and READY = '0')) and NoRead = '0' and Write = '0' then + DBIN <= '1'; + end if; + if T2Write = 0 then + if TState = "010" and Write = '1' then + WR_n <= '0'; + RD_n <= '1'; + end if; + else + if (TState = "001" or (TState = "010" and READY = '0')) and Write = '1' then + WR_n <= '0'; + RD_n <= '1'; + end if; + end if; + end if; + if TState = "010" and READY = '1' then + DI_Reg <= DI; + end if; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_ALU.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_ALU.vhd new file mode 100644 index 00000000..96e689f1 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_ALU.vhd @@ -0,0 +1,371 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 301 parity flag is just parity for 8080, also overflow for Z80, by Sean Riddle +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80_ALU.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0238 : Fixed zero flag for 16 bit SBC and ADC +-- +-- 0240 : Added GB operations +-- +-- 0242 : Cleanup +-- +-- 0247 : Cleanup +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; + +entity T80_ALU is + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) + ); +end T80_ALU; + +architecture rtl of T80_ALU is + + procedure AddSub(A : std_logic_vector; + B : std_logic_vector; + Sub : std_logic; + Carry_In : std_logic; + signal Res : out std_logic_vector; + signal Carry : out std_logic) is + + variable B_i : unsigned(A'length - 1 downto 0); + variable Res_i : unsigned(A'length + 1 downto 0); + begin + if Sub = '1' then + B_i := not unsigned(B); + else + B_i := unsigned(B); + end if; + + Res_i := unsigned("0" & A & Carry_In) + unsigned("0" & B_i & "1"); + Carry <= Res_i(A'length + 1); + Res <= std_logic_vector(Res_i(A'length downto 1)); + end; + + -- AddSub variables (temporary signals) + signal UseCarry : std_logic; + signal Carry7_v : std_logic; + signal Overflow_v : std_logic; + signal HalfCarry_v : std_logic; + signal Carry_v : std_logic; + signal Q_v : std_logic_vector(7 downto 0); + + signal BitMask : std_logic_vector(7 downto 0); + +begin + + with IR(5 downto 3) select BitMask <= "00000001" when "000", + "00000010" when "001", + "00000100" when "010", + "00001000" when "011", + "00010000" when "100", + "00100000" when "101", + "01000000" when "110", + "10000000" when others; + + UseCarry <= not ALU_Op(2) and ALU_Op(0); + AddSub(BusA(3 downto 0), BusB(3 downto 0), ALU_Op(1), ALU_Op(1) xor (UseCarry and F_In(Flag_C)), Q_v(3 downto 0), HalfCarry_v); + AddSub(BusA(6 downto 4), BusB(6 downto 4), ALU_Op(1), HalfCarry_v, Q_v(6 downto 4), Carry7_v); + AddSub(BusA(7 downto 7), BusB(7 downto 7), ALU_Op(1), Carry7_v, Q_v(7 downto 7), Carry_v); + + -- bug fix - parity flag is just parity for 8080, also overflow for Z80 + process (Carry_v, Carry7_v, Q_v) + begin + if(Mode=2) then + OverFlow_v <= not (Q_v(0) xor Q_v(1) xor Q_v(2) xor Q_v(3) xor + Q_v(4) xor Q_v(5) xor Q_v(6) xor Q_v(7)); else + OverFlow_v <= Carry_v xor Carry7_v; + end if; + end process; + + process (Arith16, ALU_OP, F_In, BusA, BusB, IR, Q_v, Carry_v, HalfCarry_v, OverFlow_v, BitMask, ISet, Z16) + variable Q_t : std_logic_vector(7 downto 0); + variable DAA_Q : unsigned(8 downto 0); + begin + Q_t := "--------"; + F_Out <= F_In; + DAA_Q := "---------"; + case ALU_Op is + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" | "0110" | "0111" => + F_Out(Flag_N) <= '0'; + F_Out(Flag_C) <= '0'; + case ALU_OP(2 downto 0) is + when "000" | "001" => -- ADD, ADC + Q_t := Q_v; + F_Out(Flag_C) <= Carry_v; + F_Out(Flag_H) <= HalfCarry_v; + F_Out(Flag_P) <= OverFlow_v; + when "010" | "011" | "111" => -- SUB, SBC, CP + Q_t := Q_v; + F_Out(Flag_N) <= '1'; + F_Out(Flag_C) <= not Carry_v; + F_Out(Flag_H) <= not HalfCarry_v; + F_Out(Flag_P) <= OverFlow_v; + when "100" => -- AND + Q_t(7 downto 0) := BusA and BusB; + F_Out(Flag_H) <= '1'; + when "101" => -- XOR + Q_t(7 downto 0) := BusA xor BusB; + F_Out(Flag_H) <= '0'; + when others => -- OR "110" + Q_t(7 downto 0) := BusA or BusB; + F_Out(Flag_H) <= '0'; + end case; + if ALU_Op(2 downto 0) = "111" then -- CP + F_Out(Flag_X) <= BusB(3); + F_Out(Flag_Y) <= BusB(5); + else + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + end if; + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + if Z16 = '1' then + F_Out(Flag_Z) <= F_In(Flag_Z); -- 16 bit ADC,SBC + end if; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= Q_t(7); + case ALU_Op(2 downto 0) is + when "000" | "001" | "010" | "011" | "111" => -- ADD, ADC, SUB, SBC, CP + when others => + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + end case; + if Arith16 = '1' then + F_Out(Flag_S) <= F_In(Flag_S); + F_Out(Flag_Z) <= F_In(Flag_Z); + F_Out(Flag_P) <= F_In(Flag_P); + end if; + when "1100" => + -- DAA + F_Out(Flag_H) <= F_In(Flag_H); + F_Out(Flag_C) <= F_In(Flag_C); + DAA_Q(7 downto 0) := unsigned(BusA); + DAA_Q(8) := '0'; + if F_In(Flag_N) = '0' then + -- After addition + -- Alow > 9 or H = 1 + if DAA_Q(3 downto 0) > 9 or F_In(Flag_H) = '1' then + if (DAA_Q(3 downto 0) > 9) then + F_Out(Flag_H) <= '1'; + else + F_Out(Flag_H) <= '0'; + end if; + DAA_Q := DAA_Q + 6; + end if; + -- new Ahigh > 9 or C = 1 + if DAA_Q(8 downto 4) > 9 or F_In(Flag_C) = '1' then + DAA_Q := DAA_Q + 96; -- 0x60 + end if; + else + -- After subtraction + if DAA_Q(3 downto 0) > 9 or F_In(Flag_H) = '1' then + if DAA_Q(3 downto 0) > 5 then + F_Out(Flag_H) <= '0'; + end if; + DAA_Q(7 downto 0) := DAA_Q(7 downto 0) - 6; + end if; + if unsigned(BusA) > 153 or F_In(Flag_C) = '1' then + DAA_Q := DAA_Q - 352; -- 0x160 + end if; + end if; + F_Out(Flag_X) <= DAA_Q(3); + F_Out(Flag_Y) <= DAA_Q(5); + F_Out(Flag_C) <= F_In(Flag_C) or DAA_Q(8); + Q_t := std_logic_vector(DAA_Q(7 downto 0)); + if DAA_Q(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= DAA_Q(7); + F_Out(Flag_P) <= not (DAA_Q(0) xor DAA_Q(1) xor DAA_Q(2) xor DAA_Q(3) xor + DAA_Q(4) xor DAA_Q(5) xor DAA_Q(6) xor DAA_Q(7)); + when "1101" | "1110" => + -- RLD, RRD + Q_t(7 downto 4) := BusA(7 downto 4); + if ALU_Op(0) = '1' then + Q_t(3 downto 0) := BusB(7 downto 4); + else + Q_t(3 downto 0) := BusB(3 downto 0); + end if; + F_Out(Flag_H) <= '0'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= Q_t(7); + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + when "1001" => + -- BIT + Q_t(7 downto 0) := BusB and BitMask; + F_Out(Flag_S) <= Q_t(7); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + F_Out(Flag_P) <= '1'; + else + F_Out(Flag_Z) <= '0'; + F_Out(Flag_P) <= '0'; + end if; + F_Out(Flag_H) <= '1'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= '0'; + F_Out(Flag_Y) <= '0'; + if IR(2 downto 0) /= "110" then + F_Out(Flag_X) <= BusB(3); + F_Out(Flag_Y) <= BusB(5); + end if; + when "1010" => + -- SET + Q_t(7 downto 0) := BusB or BitMask; + when "1011" => + -- RES + Q_t(7 downto 0) := BusB and not BitMask; + when "1000" => + -- ROT + case IR(5 downto 3) is + when "000" => -- RLC + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := BusA(7); + F_Out(Flag_C) <= BusA(7); + when "010" => -- RL + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := F_In(Flag_C); + F_Out(Flag_C) <= BusA(7); + when "001" => -- RRC + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := BusA(0); + F_Out(Flag_C) <= BusA(0); + when "011" => -- RR + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := F_In(Flag_C); + F_Out(Flag_C) <= BusA(0); + when "100" => -- SLA + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := '0'; + F_Out(Flag_C) <= BusA(7); + when "110" => -- SLL (Undocumented) / SWAP + if Mode = 3 then + Q_t(7 downto 4) := BusA(3 downto 0); + Q_t(3 downto 0) := BusA(7 downto 4); + F_Out(Flag_C) <= '0'; + else + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := '1'; + F_Out(Flag_C) <= BusA(7); + end if; + when "101" => -- SRA + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := BusA(7); + F_Out(Flag_C) <= BusA(0); + when others => -- SRL + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := '0'; + F_Out(Flag_C) <= BusA(0); + end case; + F_Out(Flag_H) <= '0'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + F_Out(Flag_S) <= Q_t(7); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + if ISet = "00" then + F_Out(Flag_P) <= F_In(Flag_P); + F_Out(Flag_S) <= F_In(Flag_S); + F_Out(Flag_Z) <= F_In(Flag_Z); + end if; + when others => + null; + end case; + Q <= Q_t; + end process; +end; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_MCode.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_MCode.vhd new file mode 100644 index 00000000..6fc66bc1 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_MCode.vhd @@ -0,0 +1,2030 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 304 synthesis/simulation fixes +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 302 fixed IO cycle timing, tested thanks to Alessandro. +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80_MCode.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- Wolfgang Scherr 2011-2015 (email: WoS pin4 at) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0211 : Fixed IM 1 +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0235 : Added IM 2 fix by Mike Johnson +-- +-- 0238 : Added NoRead signal +-- +-- 0238b: Fixed instruction timing for POP and DJNZ +-- +-- 0240 : Added (IX/IY+d) states, removed op-codes from mode 2 and added all remaining mode 3 op-codes + +-- 0240mj1 fix for HL inc/dec for INI, IND, INIR, INDR, OUTI, OUTD, OTIR, OTDR +-- +-- 0242 : Fixed I/O instruction timing, cleanup +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80_MCode is + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + XY_State : in std_logic_vector(1 downto 0); + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,CB,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); + -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + XYbit_undoc : out std_logic + ); +end T80_MCode; + +architecture rtl of T80_MCode is + + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aZI : std_logic_vector(2 downto 0) := "110"; + + function is_cc_true( + F : std_logic_vector(7 downto 0); + cc : bit_vector(2 downto 0) + ) return boolean is + begin + if Mode = 3 then + case cc is + when "000" => return F(7) = '0'; -- NZ + when "001" => return F(7) = '1'; -- Z + when "010" => return F(4) = '0'; -- NC + when "011" => return F(4) = '1'; -- C + when "100" => return false; + when "101" => return false; + when "110" => return false; + when "111" => return false; + end case; + else + case cc is + when "000" => return F(6) = '0'; -- NZ + when "001" => return F(6) = '1'; -- Z + when "010" => return F(0) = '0'; -- NC + when "011" => return F(0) = '1'; -- C + when "100" => return F(2) = '0'; -- PO + when "101" => return F(2) = '1'; -- PE + when "110" => return F(7) = '0'; -- P + when "111" => return F(7) = '1'; -- M + end case; + end if; + end; + +begin + + process (IR, ISet, MCycle, F, NMICycle, IntCycle, XY_State) + variable DDD : std_logic_vector(2 downto 0); + variable SSS : std_logic_vector(2 downto 0); + variable DPair : std_logic_vector(1 downto 0); + variable IRB : bit_vector(7 downto 0); + begin + DDD := IR(5 downto 3); + SSS := IR(2 downto 0); + DPair := IR(5 downto 4); + IRB := to_bitvector(IR); + + MCycles <= "001"; + if MCycle = "001" then + TStates <= "100"; + else + TStates <= "011"; + end if; + Prefix <= "00"; + Inc_PC <= '0'; + Inc_WZ <= '0'; + IncDec_16 <= "0000"; + Read_To_Acc <= '0'; + Read_To_Reg <= '0'; + Set_BusB_To <= "0000"; + Set_BusA_To <= "0000"; + ALU_Op <= "0" & IR(5 downto 3); + Save_ALU <= '0'; + PreserveC <= '0'; + Arith16 <= '0'; + IORQ <= '0'; + Set_Addr_To <= aNone; + Jump <= '0'; + JumpE <= '0'; + JumpXY <= '0'; + Call <= '0'; + RstP <= '0'; + LDZ <= '0'; + LDW <= '0'; + LDSPHL <= '0'; + Special_LD <= "000"; + ExchangeDH <= '0'; + ExchangeRp <= '0'; + ExchangeAF <= '0'; + ExchangeRS <= '0'; + I_DJNZ <= '0'; + I_CPL <= '0'; + I_CCF <= '0'; + I_SCF <= '0'; + I_RETN <= '0'; + I_BT <= '0'; + I_BC <= '0'; + I_BTR <= '0'; + I_RLD <= '0'; + I_RRD <= '0'; + I_INRC <= '0'; + SetDI <= '0'; + SetEI <= '0'; + IMode <= "11"; + Halt <= '0'; + NoRead <= '0'; + Write <= '0'; + XYbit_undoc <= '0'; + + case ISet is + when "00" => + +------------------------------------------------------------------------------ +-- +-- Unprefixed instructions +-- +------------------------------------------------------------------------------ + + case IRB is +-- 8 BIT LOAD GROUP + when "01000000"|"01000001"|"01000010"|"01000011"|"01000100"|"01000101"|"01000111" + |"01001000"|"01001001"|"01001010"|"01001011"|"01001100"|"01001101"|"01001111" + |"01010000"|"01010001"|"01010010"|"01010011"|"01010100"|"01010101"|"01010111" + |"01011000"|"01011001"|"01011010"|"01011011"|"01011100"|"01011101"|"01011111" + |"01100000"|"01100001"|"01100010"|"01100011"|"01100100"|"01100101"|"01100111" + |"01101000"|"01101001"|"01101010"|"01101011"|"01101100"|"01101101"|"01101111" + |"01111000"|"01111001"|"01111010"|"01111011"|"01111100"|"01111101"|"01111111" => + -- LD r,r' + Set_BusB_To(2 downto 0) <= SSS; + ExchangeRp <= '1'; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when "00000110"|"00001110"|"00010110"|"00011110"|"00100110"|"00101110"|"00111110" => + -- LD r,n + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when others => null; + end case; + when "01000110"|"01001110"|"01010110"|"01011110"|"01100110"|"01101110"|"01111110" => + -- LD r,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when others => null; + end case; + when "01110000"|"01110001"|"01110010"|"01110011"|"01110100"|"01110101"|"01110111" => + -- LD (HL),r + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00110110" => + -- LD (HL),n + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aXY; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + when 3 => + Write <= '1'; + when others => null; + end case; + when "00001010" => + -- LD A,(BC) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "00011010" => + -- LD A,(DE) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aDE; + when 2 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "00111010" => + if Mode = 3 then + -- LDD A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Acc <= '1'; + IncDec_16 <= "1110"; + when others => null; + end case; + else + -- LD A,(nn) + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + when 4 => + Read_To_Acc <= '1'; + when others => null; + end case; + end if; + when "00000010" => + -- LD (BC),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00010010" => + -- LD (DE),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aDE; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00110010" => + if Mode = 3 then + -- LDD (HL),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IncDec_16 <= "1110"; + when others => null; + end case; + else + -- LD (nn),A + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + Set_BusB_To <= "0111"; + when 4 => + Write <= '1'; + when others => null; + end case; + end if; + +-- 16 BIT LOAD GROUP + when "00000001"|"00010001"|"00100001"|"00110001" => + -- LD dd,nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1000"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '1'; + end if; + when 3 => + Inc_PC <= '1'; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1001"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + when "00101010" => + if Mode = 3 then + -- LDI A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Acc <= '1'; + IncDec_16 <= "0110"; + when others => null; + end case; + else + -- LD HL,(nn) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Set_BusA_To(2 downto 0) <= "101"; -- L + Read_To_Reg <= '1'; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Set_BusA_To(2 downto 0) <= "100"; -- H + Read_To_Reg <= '1'; + when others => null; + end case; + end if; + when "00100010" => + if Mode = 3 then + -- LDI (HL),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IncDec_16 <= "0110"; + when others => null; + end case; + else + -- LD (nn),HL + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + Set_BusB_To <= "0101"; -- L + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + Set_BusB_To <= "0100"; -- H + when 5 => + Write <= '1'; + when others => null; + end case; + end if; + when "11111001" => + -- LD SP,HL + TStates <= "110"; + LDSPHL <= '1'; + when "11000101"|"11010101"|"11100101"|"11110101" => + -- PUSH qq + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_TO <= aSP; + if DPAIR = "11" then + Set_BusB_To <= "0111"; + else + Set_BusB_To(2 downto 1) <= DPAIR; + Set_BusB_To(0) <= '0'; + Set_BusB_To(3) <= '0'; + end if; + when 2 => + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + if DPAIR = "11" then + Set_BusB_To <= "1011"; + else + Set_BusB_To(2 downto 1) <= DPAIR; + Set_BusB_To(0) <= '1'; + Set_BusB_To(3) <= '0'; + end if; + Write <= '1'; + when 3 => + Write <= '1'; + when others => null; + end case; + when "11000001"|"11010001"|"11100001"|"11110001" => + -- POP qq + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1011"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '1'; + end if; + when 3 => + IncDec_16 <= "0111"; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "0111"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + +-- EXCHANGE, BLOCK TRANSFER AND SEARCH GROUP + when "11101011" => + if Mode /= 3 then + -- EX DE,HL + ExchangeDH <= '1'; + end if; + when "00001000" => + if Mode = 3 then + -- LD (nn),SP + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + Set_BusB_To <= "1000"; + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + Set_BusB_To <= "1001"; + when 5 => + Write <= '1'; + when others => null; + end case; + elsif Mode < 2 then + -- EX AF,AF' + ExchangeAF <= '1'; + end if; + when "11011001" => + if Mode = 3 then + -- RETI + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + I_RETN <= '1'; + SetEI <= '1'; + when others => null; + end case; + elsif Mode < 2 then + -- EXX + ExchangeRS <= '1'; + end if; + when "11100011" => + if Mode /= 3 then + -- EX (SP),HL + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aSP; + when 2 => + Read_To_Reg <= '1'; + Set_BusA_To <= "0101"; + Set_BusB_To <= "0101"; + Set_Addr_To <= aSP; + when 3 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + TStates <= "100"; + Write <= '1'; + when 4 => + Read_To_Reg <= '1'; + Set_BusA_To <= "0100"; + Set_BusB_To <= "0100"; + Set_Addr_To <= aSP; + when 5 => + IncDec_16 <= "1111"; + TStates <= "101"; + Write <= '1'; + when others => null; + end case; + end if; + +-- 8 BIT ARITHMETIC AND LOGICAL GROUP + when "10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011111" + |"10100000"|"10100001"|"10100010"|"10100011"|"10100100"|"10100101"|"10100111" + |"10101000"|"10101001"|"10101010"|"10101011"|"10101100"|"10101101"|"10101111" + |"10110000"|"10110001"|"10110010"|"10110011"|"10110100"|"10110101"|"10110111" + |"10111000"|"10111001"|"10111010"|"10111011"|"10111100"|"10111101"|"10111111" => + -- ADD A,r + -- ADC A,r + -- SUB A,r + -- SBC A,r + -- AND A,r + -- OR A,r + -- XOR A,r + -- CP A,r + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + when "10000110"|"10001110"|"10010110"|"10011110"|"10100110"|"10101110"|"10110110"|"10111110" => + -- ADD A,(HL) + -- ADC A,(HL) + -- SUB A,(HL) + -- SBC A,(HL) + -- AND A,(HL) + -- OR A,(HL) + -- XOR A,(HL) + -- CP A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + when others => null; + end case; + when "11000110"|"11001110"|"11010110"|"11011110"|"11100110"|"11101110"|"11110110"|"11111110" => + -- ADD A,n + -- ADC A,n + -- SUB A,n + -- SBC A,n + -- AND A,n + -- OR A,n + -- XOR A,n + -- CP A,n + MCycles <= "010"; + if MCycle = "010" then + Inc_PC <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + end if; + when "00000100"|"00001100"|"00010100"|"00011100"|"00100100"|"00101100"|"00111100" => + -- INC r + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0000"; + when "00110100" => + -- INC (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + TStates <= "100"; + Set_Addr_To <= aXY; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0000"; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + when 3 => + Write <= '1'; + when others => null; + end case; + when "00000101"|"00001101"|"00010101"|"00011101"|"00100101"|"00101101"|"00111101" => + -- DEC r + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0010"; + when "00110101" => + -- DEC (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + TStates <= "100"; + Set_Addr_To <= aXY; + ALU_Op <= "0010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + when 3 => + Write <= '1'; + when others => null; + end case; + +-- GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS + when "00100111" => + -- DAA + Set_BusA_To(2 downto 0) <= "111"; + Read_To_Reg <= '1'; + ALU_Op <= "1100"; + Save_ALU <= '1'; + when "00101111" => + -- CPL + I_CPL <= '1'; + when "00111111" => + -- CCF + I_CCF <= '1'; + when "00110111" => + -- SCF + I_SCF <= '1'; + when "00000000" => + if NMICycle = '1' then + -- NMI + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + TStates <= "100"; + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + TStates <= "100"; + Write <= '1'; + when others => null; + end case; + elsif IntCycle = '1' then + -- INT (IM 2) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 1 => + LDZ <= '1'; + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + TStates <= "100"; + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + TStates <= "100"; + Write <= '1'; + when 4 => + Inc_PC <= '1'; + LDZ <= '1'; + when 5 => + Jump <= '1'; + when others => null; + end case; + else + -- NOP + end if; + when "01110110" => + -- HALT + Halt <= '1'; + when "11110011" => + -- DI + SetDI <= '1'; + when "11111011" => + -- EI + SetEI <= '1'; + +-- 16 BIT ARITHMETIC GROUP + when "00001001"|"00011001"|"00101001"|"00111001" => + -- ADD HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + Arith16 <= '1'; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + when others => + Set_BusB_To <= "1001"; + end case; + Arith16 <= '1'; + when others => + end case; + when "00000011"|"00010011"|"00100011"|"00110011" => + -- INC ss + TStates <= "110"; + IncDec_16(3 downto 2) <= "01"; + IncDec_16(1 downto 0) <= DPair; + when "00001011"|"00011011"|"00101011"|"00111011" => + -- DEC ss + TStates <= "110"; + IncDec_16(3 downto 2) <= "11"; + IncDec_16(1 downto 0) <= DPair; + +-- ROTATE AND SHIFT GROUP + when "00000111" + -- RLCA + |"00010111" + -- RLA + |"00001111" + -- RRCA + |"00011111" => + -- RRA + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + +-- JUMP GROUP + when "11000011" => + -- JP nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + Jump <= '1'; + when others => null; + end case; + when "11000010"|"11001010"|"11010010"|"11011010"|"11100010"|"11101010"|"11110010"|"11111010" => + if IR(5) = '1' and Mode = 3 then + case IRB(4 downto 3) is + when "00" => + -- LD ($FF00+C),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IORQ <= '1'; + when others => + end case; + when "01" => + -- LD (nn),A + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + Set_BusB_To <= "0111"; + when 4 => + Write <= '1'; + when others => null; + end case; + when "10" => + -- LD A,($FF00+C) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + Read_To_Acc <= '1'; + IORQ <= '1'; + when others => + end case; + when "11" => + -- LD A,(nn) + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + when 4 => + Read_To_Acc <= '1'; + when others => null; + end case; + end case; + else + -- JP cc,nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + Jump <= '1'; + end if; + when others => null; + end case; + end if; + when "00011000" => + if Mode /= 2 then + -- JR e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00111000" => + if Mode /= 2 then + -- JR C,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_C) = '0' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00110000" => + if Mode /= 2 then + -- JR NC,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_C) = '1' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00101000" => + if Mode /= 2 then + -- JR Z,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_Z) = '0' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00100000" => + if Mode /= 2 then + -- JR NZ,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_Z) = '1' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "11101001" => + -- JP (HL) + JumpXY <= '1'; + when "00010000" => + if Mode = 3 then + I_DJNZ <= '1'; + elsif Mode < 2 then + -- DJNZ,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + I_DJNZ <= '1'; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= "000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + I_DJNZ <= '1'; + Inc_PC <= '1'; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + +-- CALL AND RETURN GROUP + when "11001101" => + -- CALL nn + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + IncDec_16 <= "1111"; + Inc_PC <= '1'; + TStates <= "100"; + Set_Addr_To <= aSP; + LDW <= '1'; + Set_BusB_To <= "1101"; + when 4 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 5 => + Write <= '1'; + Call <= '1'; + when others => null; + end case; + when "11000100"|"11001100"|"11010100"|"11011100"|"11100100"|"11101100"|"11110100"|"11111100" => + if IR(5) = '0' or Mode /= 3 then + -- CALL cc,nn + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + LDW <= '1'; + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + IncDec_16 <= "1111"; + Set_Addr_TO <= aSP; + TStates <= "100"; + Set_BusB_To <= "1101"; + else + MCycles <= "011"; + end if; + when 4 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 5 => + Write <= '1'; + Call <= '1'; + when others => null; + end case; + end if; + when "11001001" => + -- RET + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + when others => null; + end case; + when "11000000"|"11001000"|"11010000"|"11011000"|"11100000"|"11101000"|"11110000"|"11111000" => + if IR(5) = '1' and Mode = 3 then + case IRB(4 downto 3) is + when "00" => + -- LD ($FF00+nn),A + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + Set_BusB_To <= "0111"; + when 3 => + Write <= '1'; + when others => null; + end case; + when "01" => + -- ADD SP,n + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + ALU_Op <= "0000"; + Inc_PC <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To <= "1000"; + Set_BusB_To <= "0110"; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To <= "1001"; + Set_BusB_To <= "1110"; -- Incorrect unsigned !!!!!!!!!!!!!!!!!!!!! + when others => + end case; + when "10" => + -- LD A,($FF00+nn) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + when 3 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "11" => + -- LD HL,SP+n -- Not correct !!!!!!!!!!!!!!!!!!! + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Set_BusA_To(2 downto 0) <= "101"; -- L + Read_To_Reg <= '1'; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Set_BusA_To(2 downto 0) <= "100"; -- H + Read_To_Reg <= '1'; + when others => null; + end case; + end case; + else + -- RET cc + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + Set_Addr_TO <= aSP; + else + MCycles <= "001"; + end if; + TStates <= "101"; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + when others => null; + end case; + end if; + when "11000111"|"11001111"|"11010111"|"11011111"|"11100111"|"11101111"|"11110111"|"11111111" => + -- RST p + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + Write <= '1'; + RstP <= '1'; + when others => null; + end case; + +-- INPUT AND OUTPUT GROUP + when "11011011" => + if Mode /= 3 then + -- IN A,(n) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + when 3 => + Read_To_Acc <= '1'; + IORQ <= '1'; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + when others => null; + end case; + end if; + when "11010011" => + if Mode /= 3 then + -- OUT (n),A + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + Set_BusB_To <= "0111"; + when 3 => + Write <= '1'; + IORQ <= '1'; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + when others => null; + end case; + end if; + +------------------------------------------------------------------------------ +------------------------------------------------------------------------------ +-- MULTIBYTE INSTRUCTIONS +------------------------------------------------------------------------------ +------------------------------------------------------------------------------ + + when "11001011" => + if Mode /= 2 then + Prefix <= "01"; + end if; + + when "11101101" => + if Mode < 2 then + Prefix <= "10"; + end if; + + when "11011101"|"11111101" => + if Mode < 2 then + Prefix <= "11"; + end if; + + end case; + + when "01" => + +------------------------------------------------------------------------------ +-- +-- CB prefixed instructions +-- +------------------------------------------------------------------------------ + + Set_BusA_To(2 downto 0) <= IR(2 downto 0); + Set_BusB_To(2 downto 0) <= IR(2 downto 0); + + case IRB is + when "00000000"|"00000001"|"00000010"|"00000011"|"00000100"|"00000101"|"00000111" + |"00010000"|"00010001"|"00010010"|"00010011"|"00010100"|"00010101"|"00010111" + |"00001000"|"00001001"|"00001010"|"00001011"|"00001100"|"00001101"|"00001111" + |"00011000"|"00011001"|"00011010"|"00011011"|"00011100"|"00011101"|"00011111" + |"00100000"|"00100001"|"00100010"|"00100011"|"00100100"|"00100101"|"00100111" + |"00101000"|"00101001"|"00101010"|"00101011"|"00101100"|"00101101"|"00101111" + |"00110000"|"00110001"|"00110010"|"00110011"|"00110100"|"00110101"|"00110111" + |"00111000"|"00111001"|"00111010"|"00111011"|"00111100"|"00111101"|"00111111" => + -- RLC r + -- RL r + -- RRC r + -- RR r + -- SLA r + -- SRA r + -- SRL r + -- SLL r (Undocumented) / SWAP r + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- R/S (IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end if; + + + when "00000110"|"00010110"|"00001110"|"00011110"|"00101110"|"00111110"|"00100110"|"00110110" => + -- RLC (HL) + -- RL (HL) + -- RRC (HL) + -- RR (HL) + -- SRA (HL) + -- SRL (HL) + -- SLA (HL) + -- SLL (HL) (Undocumented) / SWAP (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => + end case; + when "01000000"|"01000001"|"01000010"|"01000011"|"01000100"|"01000101"|"01000111" + |"01001000"|"01001001"|"01001010"|"01001011"|"01001100"|"01001101"|"01001111" + |"01010000"|"01010001"|"01010010"|"01010011"|"01010100"|"01010101"|"01010111" + |"01011000"|"01011001"|"01011010"|"01011011"|"01011100"|"01011101"|"01011111" + |"01100000"|"01100001"|"01100010"|"01100011"|"01100100"|"01100101"|"01100111" + |"01101000"|"01101001"|"01101010"|"01101011"|"01101100"|"01101101"|"01101111" + |"01110000"|"01110001"|"01110010"|"01110011"|"01110100"|"01110101"|"01110111" + |"01111000"|"01111001"|"01111010"|"01111011"|"01111100"|"01111101"|"01111111" => + -- BIT b,r + if XY_State="00" then + if MCycle = "001" then + Set_BusB_To(2 downto 0) <= IR(2 downto 0); + ALU_Op <= "1001"; + end if; + else + -- BIT b,(IX+d), undocumented + MCycles <= "010"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1001"; + TStates <= "100"; + when others => null; + end case; + end if; + when "01000110"|"01001110"|"01010110"|"01011110"|"01100110"|"01101110"|"01110110"|"01111110" => + -- BIT b,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1001"; + TStates <= "100"; + when others => null; + end case; + when "11000000"|"11000001"|"11000010"|"11000011"|"11000100"|"11000101"|"11000111" + |"11001000"|"11001001"|"11001010"|"11001011"|"11001100"|"11001101"|"11001111" + |"11010000"|"11010001"|"11010010"|"11010011"|"11010100"|"11010101"|"11010111" + |"11011000"|"11011001"|"11011010"|"11011011"|"11011100"|"11011101"|"11011111" + |"11100000"|"11100001"|"11100010"|"11100011"|"11100100"|"11100101"|"11100111" + |"11101000"|"11101001"|"11101010"|"11101011"|"11101100"|"11101101"|"11101111" + |"11110000"|"11110001"|"11110010"|"11110011"|"11110100"|"11110101"|"11110111" + |"11111000"|"11111001"|"11111010"|"11111011"|"11111100"|"11111101"|"11111111" => + -- SET b,r + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- SET b,(IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end if; + when "11000110"|"11001110"|"11010110"|"11011110"|"11100110"|"11101110"|"11110110"|"11111110" => + -- SET b,(HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + when "10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011111" + |"10100000"|"10100001"|"10100010"|"10100011"|"10100100"|"10100101"|"10100111" + |"10101000"|"10101001"|"10101010"|"10101011"|"10101100"|"10101101"|"10101111" + |"10110000"|"10110001"|"10110010"|"10110011"|"10110100"|"10110101"|"10110111" + |"10111000"|"10111001"|"10111010"|"10111011"|"10111100"|"10111101"|"10111111" => + -- RES b,r + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- RES b,(IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end if; + + when "10000110"|"10001110"|"10010110"|"10011110"|"10100110"|"10101110"|"10110110"|"10111110" => + -- RES b,(HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end case; + + when others => + +------------------------------------------------------------------------------ +-- +-- ED prefixed instructions +-- +------------------------------------------------------------------------------ + + case IRB is + when "00000000"|"00000001"|"00000010"|"00000011"|"00000100"|"00000101"|"00000110"|"00000111" + |"00001000"|"00001001"|"00001010"|"00001011"|"00001100"|"00001101"|"00001110"|"00001111" + |"00010000"|"00010001"|"00010010"|"00010011"|"00010100"|"00010101"|"00010110"|"00010111" + |"00011000"|"00011001"|"00011010"|"00011011"|"00011100"|"00011101"|"00011110"|"00011111" + |"00100000"|"00100001"|"00100010"|"00100011"|"00100100"|"00100101"|"00100110"|"00100111" + |"00101000"|"00101001"|"00101010"|"00101011"|"00101100"|"00101101"|"00101110"|"00101111" + |"00110000"|"00110001"|"00110010"|"00110011"|"00110100"|"00110101"|"00110110"|"00110111" + |"00111000"|"00111001"|"00111010"|"00111011"|"00111100"|"00111101"|"00111110"|"00111111" + + + |"10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000110"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001110"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010110"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011110"|"10011111" + | "10100100"|"10100101"|"10100110"|"10100111" + | "10101100"|"10101101"|"10101110"|"10101111" + | "10110100"|"10110101"|"10110110"|"10110111" + | "10111100"|"10111101"|"10111110"|"10111111" + |"11000000"|"11000001"|"11000010"|"11000011"|"11000100"|"11000101"|"11000110"|"11000111" + |"11001000"|"11001001"|"11001010"|"11001011"|"11001100"|"11001101"|"11001110"|"11001111" + |"11010000"|"11010001"|"11010010"|"11010011"|"11010100"|"11010101"|"11010110"|"11010111" + |"11011000"|"11011001"|"11011010"|"11011011"|"11011100"|"11011101"|"11011110"|"11011111" + |"11100000"|"11100001"|"11100010"|"11100011"|"11100100"|"11100101"|"11100110"|"11100111" + |"11101000"|"11101001"|"11101010"|"11101011"|"11101100"|"11101101"|"11101110"|"11101111" + |"11110000"|"11110001"|"11110010"|"11110011"|"11110100"|"11110101"|"11110110"|"11110111" + |"11111000"|"11111001"|"11111010"|"11111011"|"11111100"|"11111101"|"11111110"|"11111111" => + null; -- NOP, undocumented + when "01111110"|"01111111" => + -- NOP, undocumented + null; +-- 8 BIT LOAD GROUP + when "01010111" => + -- LD A,I + Special_LD <= "100"; + TStates <= "101"; + when "01011111" => + -- LD A,R + Special_LD <= "101"; + TStates <= "101"; + when "01000111" => + -- LD I,A + Special_LD <= "110"; + TStates <= "101"; + when "01001111" => + -- LD R,A + Special_LD <= "111"; + TStates <= "101"; +-- 16 BIT LOAD GROUP + when "01001011"|"01011011"|"01101011"|"01111011" => + -- LD dd,(nn) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Read_To_Reg <= '1'; + if IR(5 downto 4) = "11" then + Set_BusA_To <= "1000"; + else + Set_BusA_To(2 downto 1) <= IR(5 downto 4); + Set_BusA_To(0) <= '1'; + end if; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Read_To_Reg <= '1'; + if IR(5 downto 4) = "11" then + Set_BusA_To <= "1001"; + else + Set_BusA_To(2 downto 1) <= IR(5 downto 4); + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + when "01000011"|"01010011"|"01100011"|"01110011" => + -- LD (nn),dd + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + if IR(5 downto 4) = "11" then + Set_BusB_To <= "1000"; + else + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + Set_BusB_To(3) <= '0'; + end if; + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + if IR(5 downto 4) = "11" then + Set_BusB_To <= "1001"; + else + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '0'; + Set_BusB_To(3) <= '0'; + end if; + when 5 => + Write <= '1'; + when others => null; + end case; + when "10100000" | "10101000" | "10110000" | "10111000" => + -- LDI, LDD, LDIR, LDDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + IncDec_16 <= "1100"; -- BC + when 2 => + Set_BusB_To <= "0110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "0000"; + Set_Addr_To <= aDE; + if IR(3) = '0' then + IncDec_16 <= "0110"; -- IX + else + IncDec_16 <= "1110"; + end if; + when 3 => + I_BT <= '1'; + TStates <= "101"; + Write <= '1'; + if IR(3) = '0' then + IncDec_16 <= "0101"; -- DE + else + IncDec_16 <= "1101"; + end if; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "10100001" | "10101001" | "10110001" | "10111001" => + -- CPI, CPD, CPIR, CPDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + IncDec_16 <= "1100"; -- BC + when 2 => + Set_BusB_To <= "0110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "0111"; + Save_ALU <= '1'; + PreserveC <= '1'; + if IR(3) = '0' then + IncDec_16 <= "0110"; + else + IncDec_16 <= "1110"; + end if; + when 3 => + NoRead <= '1'; + I_BC <= '1'; + TStates <= "101"; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "01000100"|"01001100"|"01010100"|"01011100"|"01100100"|"01101100"|"01110100"|"01111100" => + -- NEG + Alu_OP <= "0010"; + Set_BusB_To <= "0111"; + Set_BusA_To <= "1010"; + Read_To_Acc <= '1'; + Save_ALU <= '1'; + when "01000110"|"01001110"|"01100110"|"01101110" => + -- IM 0 + IMode <= "00"; + when "01010110"|"01110110" => + -- IM 1 + IMode <= "01"; + when "01011110"|"01110111" => + -- IM 2 + IMode <= "10"; +-- 16 bit arithmetic + when "01001010"|"01011010"|"01101010"|"01111010" => + -- ADC HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0001"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '0'; + when others => + Set_BusB_To <= "1001"; + end case; + when others => + end case; + when "01000010"|"01010010"|"01100010"|"01110010" => + -- SBC HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + when 3 => + NoRead <= '1'; + ALU_Op <= "0011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + when others => + Set_BusB_To <= "1001"; + end case; + when others => + end case; + when "01101111" => + -- RLD + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + Set_Addr_To <= aXY; + when 3 => + Read_To_Reg <= '1'; + Set_BusB_To(2 downto 0) <= "110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1101"; + TStates <= "100"; + Set_Addr_To <= aXY; + Save_ALU <= '1'; + when 4 => + I_RLD <= '1'; + Write <= '1'; + when others => + end case; + when "01100111" => + -- RRD + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Set_Addr_To <= aXY; + when 3 => + Read_To_Reg <= '1'; + Set_BusB_To(2 downto 0) <= "110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1110"; + TStates <= "100"; + Set_Addr_To <= aXY; + Save_ALU <= '1'; + when 4 => + I_RRD <= '1'; + Write <= '1'; + when others => + end case; + when "01000101"|"01001101"|"01010101"|"01011101"|"01100101"|"01101101"|"01110101"|"01111101" => + -- RETI, RETN + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + I_RETN <= '1'; + when others => null; + end case; + when "01000000"|"01001000"|"01010000"|"01011000"|"01100000"|"01101000"|"01110000"|"01111000" => + -- IN r,(C) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + IORQ <= '1'; + if IR(5 downto 3) /= "110" then + Read_To_Reg <= '1'; + Set_BusA_To(2 downto 0) <= IR(5 downto 3); + end if; + I_INRC <= '1'; + when others => + end case; + when "01000001"|"01001001"|"01010001"|"01011001"|"01100001"|"01101001"|"01110001"|"01111001" => + -- OUT (C),r + -- OUT (C),0 + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To(2 downto 0) <= IR(5 downto 3); + if IR(5 downto 3) = "110" then + Set_BusB_To(3) <= '1'; + end if; + when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + Write <= '1'; + IORQ <= '1'; + when others => + end case; + when "10100010" | "10101010" | "10110010" | "10111010" => + -- INI, IND, INIR, INDR + -- note B is decremented AFTER being put on the bus + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "1010"; + Set_BusA_To <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + IORQ <= '1'; + Set_BusB_To <= "0110"; + Set_Addr_To <= aXY; + when 3 => + if IR(3) = '0' then + --IncDec_16 <= "0010"; + IncDec_16 <= "0110"; + else + --IncDec_16 <= "1010"; + IncDec_16 <= "1110"; + end if; + TStates <= "100"; + Write <= '1'; + I_BTR <= '1'; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "10100011" | "10101011" | "10110011" | "10111011" => + -- OUTI, OUTD, OTIR, OTDR + -- note B is decremented BEFORE being put on the bus. + -- mikej fix for hl inc + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + Set_Addr_To <= aXY; + Set_BusB_To <= "1010"; + Set_BusA_To <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + Set_BusB_To <= "0110"; + Set_Addr_To <= aBC; + when 3 => + if IR(3) = '0' then + IncDec_16 <= "0110"; -- mikej + else + IncDec_16 <= "1110"; -- mikej + end if; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + IORQ <= '1'; + Write <= '1'; + I_BTR <= '1'; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + end case; + + end case; + + if Mode = 1 then + if MCycle = "001" then +-- TStates <= "100"; + else + TStates <= "011"; + end if; + end if; + + if Mode = 3 then + if MCycle = "001" then +-- TStates <= "100"; + else + TStates <= "100"; + end if; + end if; + + if Mode < 2 then + if MCycle = "110" then + Inc_PC <= '1'; + if Mode = 1 then + Set_Addr_To <= aXY; + TStates <= "100"; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + end if; + if IRB = "00110110" or IRB = "11001011" then + Set_Addr_To <= aNone; + end if; + end if; + if MCycle = "111" then + if Mode = 0 then + TStates <= "101"; + end if; + if ISet /= "01" then + Set_Addr_To <= aXY; + end if; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + if IRB = "00110110" or ISet = "01" then + -- LD (HL),n + Inc_PC <= '1'; + else + NoRead <= '1'; + end if; + end if; + end if; + + end process; + +end; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_Pack.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_Pack.vhd new file mode 100644 index 00000000..b1de7a83 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_Pack.vhd @@ -0,0 +1,220 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80_Pack.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- + +library IEEE; +use IEEE.std_logic_1164.all; + +package T80_Pack is + + component T80 + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic + ); + end component; + + component T80_Reg + port( + Clk : in std_logic; + CEN : in std_logic; + WEH : in std_logic; + WEL : in std_logic; + AddrA : in std_logic_vector(2 downto 0); + AddrB : in std_logic_vector(2 downto 0); + AddrC : in std_logic_vector(2 downto 0); + DIH : in std_logic_vector(7 downto 0); + DIL : in std_logic_vector(7 downto 0); + DOAH : out std_logic_vector(7 downto 0); + DOAL : out std_logic_vector(7 downto 0); + DOBH : out std_logic_vector(7 downto 0); + DOBL : out std_logic_vector(7 downto 0); + DOCH : out std_logic_vector(7 downto 0); + DOCL : out std_logic_vector(7 downto 0) + ); + end component; + + component T80_MCode + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + XY_State : in std_logic_vector(1 downto 0); + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,BC,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); + -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + XYbit_undoc : out std_logic + ); + end component; + + component T80_ALU + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) + ); + end component; + +end; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_Reg.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_Reg.vhd new file mode 100644 index 00000000..61626b59 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80_Reg.vhd @@ -0,0 +1,116 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 304 init values of registers on first startup (better simulation) +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80_Reg.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- T80 Registers, technology independent +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- Wolfgang Scherr 2011-2015 (email: WoS pin4 at) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t51/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0242 : Initial release +-- +-- 0244 : Changed to single register file +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; + +entity T80_Reg is + port( + Clk : in std_logic; + CEN : in std_logic; + WEH : in std_logic; + WEL : in std_logic; + AddrA : in std_logic_vector(2 downto 0); + AddrB : in std_logic_vector(2 downto 0); + AddrC : in std_logic_vector(2 downto 0); + DIH : in std_logic_vector(7 downto 0); + DIL : in std_logic_vector(7 downto 0); + DOAH : out std_logic_vector(7 downto 0); + DOAL : out std_logic_vector(7 downto 0); + DOBH : out std_logic_vector(7 downto 0); + DOBL : out std_logic_vector(7 downto 0); + DOCH : out std_logic_vector(7 downto 0); + DOCL : out std_logic_vector(7 downto 0) + ); +end T80_Reg; + +architecture rtl of T80_Reg is + + type Register_Image is array (natural range <>) of std_logic_vector(7 downto 0); + signal RegsH : Register_Image(0 to 7) := (others => (others => '0')); + signal RegsL : Register_Image(0 to 7) := (others => (others => '0')); + +begin + + process (Clk) + begin + if Clk'event and Clk = '1' then + if CEN = '1' then + if WEH = '1' then + RegsH(to_integer(unsigned(AddrA))) <= DIH; + end if; + if WEL = '1' then + RegsL(to_integer(unsigned(AddrA))) <= DIL; + end if; + end if; + end if; + end process; + + DOAH <= RegsH(to_integer(unsigned(AddrA))); + DOAL <= RegsL(to_integer(unsigned(AddrA))); + DOBH <= RegsH(to_integer(unsigned(AddrB))); + DOBL <= RegsL(to_integer(unsigned(AddrB))); + DOCH <= RegsH(to_integer(unsigned(AddrC))); + DOCL <= RegsL(to_integer(unsigned(AddrC))); + +end; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80a.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80a.vhd new file mode 100644 index 00000000..11396dbc --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80a.vhd @@ -0,0 +1,262 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80a.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- Z80 compatible microprocessor core, asynchronous top level +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0211 : Fixed interrupt cycle +-- +-- 0235 : Updated for T80 interface change +-- +-- 0238 : Updated for T80 interface change +-- +-- 0240 : Updated for T80 interface change +-- +-- 0242 : Updated for T80 interface change +-- +-- 0247 : Fixed bus req/ack cycle +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80a is + generic( + Mode : integer := 0 -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + MREQ_n : out std_logic; + IORQ_n : out std_logic; + RD_n : out std_logic; + WR_n : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + D : inout std_logic_vector(7 downto 0) + ); +end T80a; + +architecture rtl of T80a is + + signal CEN : std_logic; + signal Reset_s : std_logic; + signal IntCycle_n : std_logic; + signal IORQ : std_logic; + signal NoRead : std_logic; + signal Write : std_logic; + signal MREQ : std_logic; + signal MReq_Inhibit : std_logic; + signal Req_Inhibit : std_logic; + signal RD : std_logic; + signal MREQ_n_i : std_logic; + signal IORQ_n_i : std_logic; + signal RD_n_i : std_logic; + signal WR_n_i : std_logic; + signal RFSH_n_i : std_logic; + signal BUSAK_n_i : std_logic; + signal A_i : std_logic_vector(15 downto 0); + signal DO : std_logic_vector(7 downto 0); + signal DI_Reg : std_logic_vector (7 downto 0); -- Input synchroniser + signal Wait_s : std_logic; + signal MCycle : std_logic_vector(2 downto 0); + signal TState : std_logic_vector(2 downto 0); + +begin + + CEN <= '1'; + + BUSAK_n <= BUSAK_n_i; + MREQ_n_i <= not MREQ or (Req_Inhibit and MReq_Inhibit); + RD_n_i <= not RD or Req_Inhibit; + + MREQ_n <= MREQ_n_i when BUSAK_n_i = '1' else 'Z'; + IORQ_n <= IORQ_n_i when BUSAK_n_i = '1' else 'Z'; + RD_n <= RD_n_i when BUSAK_n_i = '1' else 'Z'; + WR_n <= WR_n_i when BUSAK_n_i = '1' else 'Z'; + RFSH_n <= RFSH_n_i when BUSAK_n_i = '1' else 'Z'; + A <= A_i when BUSAK_n_i = '1' else (others => 'Z'); + D <= DO when Write = '1' and BUSAK_n_i = '1' else (others => 'Z'); + + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + Reset_s <= '0'; + elsif CLK_n'event and CLK_n = '1' then + Reset_s <= '1'; + end if; + end process; + + u0 : T80 + generic map( + Mode => Mode, + IOWait => 1) + port map( + CEN => CEN, + M1_n => M1_n, + IORQ => IORQ, + NoRead => NoRead, + Write => Write, + RFSH_n => RFSH_n_i, + HALT_n => HALT_n, + WAIT_n => Wait_s, + INT_n => INT_n, + NMI_n => NMI_n, + RESET_n => Reset_s, + BUSRQ_n => BUSRQ_n, + BUSAK_n => BUSAK_n_i, + CLK_n => CLK_n, + A => A_i, + DInst => D, + DI => DI_Reg, + DO => DO, + MC => MCycle, + TS => TState, + IntCycle_n => IntCycle_n); + + process (CLK_n) + begin + if CLK_n'event and CLK_n = '0' then + Wait_s <= WAIT_n; + if TState = "011" and BUSAK_n_i = '1' then + DI_Reg <= to_x01(D); + end if; + end if; + end process; + + process (Reset_s,CLK_n) + begin + if Reset_s = '0' then + WR_n_i <= '1'; + elsif CLK_n'event and CLK_n = '1' then + WR_n_i <= '1'; + if TState = "001" then -- To short for IO writes !!!!!!!!!!!!!!!!!!! + WR_n_i <= not Write; + end if; + end if; + end process; + + process (Reset_s,CLK_n) + begin + if Reset_s = '0' then + Req_Inhibit <= '0'; + elsif CLK_n'event and CLK_n = '1' then + if MCycle = "001" and TState = "010" then + Req_Inhibit <= '1'; + else + Req_Inhibit <= '0'; + end if; + end if; + end process; + + process (Reset_s,CLK_n) + begin + if Reset_s = '0' then + MReq_Inhibit <= '0'; + elsif CLK_n'event and CLK_n = '0' then + if MCycle = "001" and TState = "010" then + MReq_Inhibit <= '1'; + else + MReq_Inhibit <= '0'; + end if; + end if; + end process; + + process(Reset_s,CLK_n) + begin + if Reset_s = '0' then + RD <= '0'; + IORQ_n_i <= '1'; + MREQ <= '0'; + elsif CLK_n'event and CLK_n = '0' then + + if MCycle = "001" then + if TState = "001" then + RD <= IntCycle_n; + MREQ <= IntCycle_n; + IORQ_n_i <= IntCycle_n; + end if; + if TState = "011" then + RD <= '0'; + IORQ_n_i <= '1'; + MREQ <= '1'; + end if; + if TState = "100" then + MREQ <= '0'; + end if; + else + if TState = "001" and NoRead = '0' then + RD <= not Write; + IORQ_n_i <= not IORQ; + MREQ <= not IORQ; + end if; + if TState = "011" then + RD <= '0'; + IORQ_n_i <= '1'; + MREQ <= '0'; + end if; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80se.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80se.vhd new file mode 100644 index 00000000..5240e62b --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80se.vhd @@ -0,0 +1,193 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80se.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- Z80 compatible microprocessor core, synchronous top level with clock enable +-- Different timing than the original z80 +-- Inputs needs to be synchronous and outputs may glitch +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0235 : First release +-- +-- 0236 : Added T2Write generic +-- +-- 0237 : Fixed T2Write with wait state +-- +-- 0238 : Updated for T80 interface change +-- +-- 0240 : Updated for T80 interface change +-- +-- 0242 : Updated for T80 interface change +-- +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80se is + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + T2Write : integer := 0; -- 0 => WR_n active in T3, /=0 => WR_n active in T2 + IOWait : integer := 1 -- 0 => Single cycle I/O, 1 => Std I/O cycle + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CLKEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + MREQ_n : out std_logic; + IORQ_n : out std_logic; + RD_n : out std_logic; + WR_n : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0) + ); +end T80se; + +architecture rtl of T80se is + + signal IntCycle_n : std_logic; + signal NoRead : std_logic; + signal Write : std_logic; + signal IORQ : std_logic; + signal DI_Reg : std_logic_vector(7 downto 0); + signal MCycle : std_logic_vector(2 downto 0); + signal TState : std_logic_vector(2 downto 0); + +begin + + u0 : T80 + generic map( + Mode => Mode, + IOWait => IOWait) + port map( + CEN => CLKEN, + M1_n => M1_n, + IORQ => IORQ, + NoRead => NoRead, + Write => Write, + RFSH_n => RFSH_n, + HALT_n => HALT_n, + WAIT_n => Wait_n, + INT_n => INT_n, + NMI_n => NMI_n, + RESET_n => RESET_n, + BUSRQ_n => BUSRQ_n, + BUSAK_n => BUSAK_n, + CLK_n => CLK_n, + A => A, + DInst => DI, + DI => DI_Reg, + DO => DO, + MC => MCycle, + TS => TState, + IntCycle_n => IntCycle_n); + + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + RD_n <= '1'; + WR_n <= '1'; + IORQ_n <= '1'; + MREQ_n <= '1'; + DI_Reg <= "00000000"; + elsif CLK_n'event and CLK_n = '1' then + if CLKEN = '1' then + RD_n <= '1'; + WR_n <= '1'; + IORQ_n <= '1'; + MREQ_n <= '1'; + if MCycle = "001" then + if TState = "001" or (TState = "010" and Wait_n = '0') then + RD_n <= not IntCycle_n; + MREQ_n <= not IntCycle_n; + IORQ_n <= IntCycle_n; + end if; + if TState = "011" then + MREQ_n <= '0'; + end if; + else + if (TState = "001" or (TState = "010" and Wait_n = '0')) and NoRead = '0' and Write = '0' then + RD_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + if T2Write = 0 then + if TState = "010" and Write = '1' then + WR_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + else + if (TState = "001" or (TState = "010" and Wait_n = '0')) and Write = '1' then + WR_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + end if; + end if; + if TState = "010" and Wait_n = '1' then + DI_Reg <= DI; + end if; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80sed.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80sed.vhd new file mode 100644 index 00000000..243f550c --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/T80/T80sed.vhd @@ -0,0 +1,177 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 300 started tidyup +-- +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- $Id: T80sed.vhd 1330 2015-05-22 19:55:46Z wolfgang.scherr $ +-- +-- **** +-- +-- ** CUSTOM 2 CLOCK MEMORY ACCESS FOR PACMAN, MIKEJ ** +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0235 : First release +-- +-- 0236 : Added T2Write generic +-- +-- 0237 : Fixed T2Write with wait state +-- +-- 0238 : Updated for T80 interface change +-- +-- 0242 : Updated for T80 interface change +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80sed is + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CLKEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + MREQ_n : out std_logic; + IORQ_n : out std_logic; + RD_n : out std_logic; + WR_n : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0) + ); +end T80sed; + +architecture rtl of T80sed is + + signal IntCycle_n : std_logic; + signal NoRead : std_logic; + signal Write : std_logic; + signal IORQ : std_logic; + signal DI_Reg : std_logic_vector(7 downto 0); + signal MCycle : std_logic_vector(2 downto 0); + signal TState : std_logic_vector(2 downto 0); + +begin + + u0 : T80 + generic map( + Mode => 0, + IOWait => 1) + port map( + CEN => CLKEN, + M1_n => M1_n, + IORQ => IORQ, + NoRead => NoRead, + Write => Write, + RFSH_n => RFSH_n, + HALT_n => HALT_n, + WAIT_n => Wait_n, + INT_n => INT_n, + NMI_n => NMI_n, + RESET_n => RESET_n, + BUSRQ_n => BUSRQ_n, + BUSAK_n => BUSAK_n, + CLK_n => CLK_n, + A => A, + DInst => DI, + DI => DI_Reg, + DO => DO, + MC => MCycle, + TS => TState, + IntCycle_n => IntCycle_n); + + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + RD_n <= '1'; + WR_n <= '1'; + IORQ_n <= '1'; + MREQ_n <= '1'; + DI_Reg <= "00000000"; + elsif CLK_n'event and CLK_n = '1' then + if CLKEN = '1' then + RD_n <= '1'; + WR_n <= '1'; + IORQ_n <= '1'; + MREQ_n <= '1'; + if MCycle = "001" then + if TState = "001" or (TState = "010" and Wait_n = '0') then + RD_n <= not IntCycle_n; + MREQ_n <= not IntCycle_n; + IORQ_n <= IntCycle_n; + end if; + if TState = "011" then + MREQ_n <= '0'; + end if; + else + if (TState = "001" or TState = "010") and NoRead = '0' and Write = '0' then + RD_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + if ((TState = "001") or (TState = "010")) and Write = '1' then + WR_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + end if; + if TState = "010" and Wait_n = '1' then + DI_Reg <= DI; + end if; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk.vhd new file mode 100644 index 00000000..c31c9b42 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk.vhd @@ -0,0 +1,612 @@ +---------------------------------------------------------------------------------- +-- berzerk by Dar (darfpga@aol.fr) (June 2018) +-- http://darfpga.blogspot.fr +---------------------------------------------------------------------------------- +-- Educational use only +-- Do not redistribute synthetized file with roms +-- Do not redistribute roms whatever the form +-- Use at your own risk +--------------------------------------------------------------------------------- +-- T80/T80se - Version : 0304 /!\ (0247 has some interrupt vector problems) +----------------------------- +-- Z80 compatible microprocessor core +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- MikeJ March 2005 +-- Wolfgang Scherr 2011-2015 (email: WoS pin4 at) +--------------------------------------------------------------------------------- +-- gen_ram.vhd & io_ps2_keyboard +-------------------------------- +-- Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +-- http://www.syntiac.com/fpga64.html +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +-- Use berzerk_de10_lite.sdc to compile (Timequest constraints) +-- /!\ +-- Don't forget to set device configuration mode with memory initialization +-- (Assignments/Device/Pin options/Configuration mode) +--------------------------------------------------------------------------------- +--------------------------------------------------------------------------------- +-- +-- Berzerk has not graphics tile nor sprite. Instead berzerk use a 1 pixel video +-- buffer and a color map buffer. +-- +-- Video buffer is 256 pixels x 224 lines : 32 x 224 bytes +-- +-- Video buffer can be written by cpu @4000-5fff (normal write : cpu_do => vram_di) +-- video buffer and working ram share the same ram. +-- +-- Video buffer can be written by cpu @6000-7fff +-- in that case the written cpu data can be shifted and completed with previous written data +-- then the result can be bit reversed 0..7 => 7..0 (flopper) +-- then the result can be combined (alu) with the current video data at that address +-- shift/flop and alu function are controled by data written at I/O 0x4B +-- during such write flopper output is compared with current video data to detect +-- pixel colision (called intercept) +-- +-- color buffer is @8000-87ff :32x64 area of 1 byte +-- one byte covers 2x4 pixels and 4 lines. +-- bits 7-4 => 4 pixels of color1 +-- bits 3-0 => 4 pixels of color2 +-- color 4bits : intensity/blue/green/red +-- +-- Sound effects uses a ptm6840 timer (3 channel) + noise generator and volume control +-- +-- TODO : speech synthesis. +-- +----------------------------------------------------------------------------------------------- +-- Problème rencontré : cpu_int acquitée par iorq durant le cylce de capture du vecteur +-- d'interruption => mauvais vecteur lu => plantage un peu plus tard. +-- +-- Solution : ajouter m1_n dans l'equation d'acquitement de int. +----------------------------------------------------------------------------------------------- +-- Mame command reminder +-- wpiset 40,1,w,1,{printf "a:%08x d:%02X",wpaddr,wpdata; g} +-- wpiset 40,1,w,(wpdata!=0) && (wpdata!=90) && (wpdata!=92),{printf "a:%08x d:%02X",wpaddr,wpdata; g} +----------------------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; +use ieee.numeric_std.all; + +entity berzerk is +port( + clock_10 : in std_logic; + reset : in std_logic; + tv15Khz_mode : in std_logic; + + video_r : out std_logic; + video_g : out std_logic; + video_b : out std_logic; + video_hi : out std_logic; + video_clk : out std_logic; + video_csync : out std_logic; + video_hs : out std_logic; + video_vs : out std_logic; + audio_out : out std_logic_vector(15 downto 0); + + start2 : in std_logic; + start1 : in std_logic; + coin1 : in std_logic; + cocktail : in std_logic; + + right1 : in std_logic; + left1 : in std_logic; + down1 : in std_logic; + up1 : in std_logic; + fire1 : in std_logic; + + right2 : in std_logic; + left2 : in std_logic; + down2 : in std_logic; + up2 : in std_logic; + fire2 : in std_logic; + + ledr : out std_logic_vector(9 downto 0); + dbg_cpu_di : out std_logic_vector( 7 downto 0); + dbg_cpu_addr : out std_logic_vector(15 downto 0); + dbg_cpu_addr_latch : out std_logic_vector(15 downto 0) + +); +end berzerk; + +architecture struct of berzerk is + +-- clocks +signal clock_10n : std_logic; +signal reset_n : std_logic; + +-- video syncs +signal hsync : std_logic; +signal vsync : std_logic; +signal csync : std_logic; +signal blank : std_logic; + +-- global synchronisation +signal ena_pixel : std_logic := '0'; +signal hcnt : std_logic_vector(8 downto 0); +signal vcnt : std_logic_vector(8 downto 0); +signal hcnt_r : std_logic_vector(8 downto 0); +signal vcnt_r : std_logic_vector(8 downto 0); + +-- Z80 interface +signal cpu_clock : std_logic; +signal cpu_wr_n : std_logic; +signal cpu_addr : std_logic_vector(15 downto 0); +signal cpu_do : std_logic_vector(7 downto 0); +signal cpu_di : std_logic_vector(7 downto 0); +signal cpu_di_r : std_logic_vector(7 downto 0); +signal cpu_mreq_n : std_logic; +signal cpu_m1_n : std_logic; +signal cpu_int_n : std_logic := '1'; +signal cpu_nmi_n : std_logic := '1'; +signal cpu_iorq_n : std_logic; +signal cpu_di_mem : std_logic_vector(7 downto 0); +signal cpu_di_io : std_logic_vector(7 downto 0); + +-- rom/ram addr/we/do +signal prog2_rom_addr : std_logic_vector(15 downto 0); +signal prog1_do : std_logic_vector(7 downto 0); +signal prog2_do : std_logic_vector(7 downto 0); +signal mosram_do : std_logic_vector(7 downto 0); +signal mosram_we : std_logic; +signal vram_addr : std_logic_vector(12 downto 0); +signal vram_di : std_logic_vector( 7 downto 0); +signal vram_do : std_logic_vector( 7 downto 0); +signal vram_we : std_logic; +signal cram_addr : std_logic_vector(10 downto 0); +signal cram_do : std_logic_vector(7 downto 0); +signal cram_we : std_logic; + +-- I/O chip seclect +signal io1_cs : std_logic; +signal io2_cs : std_logic; + +-- misc +signal int_enable : std_logic; +signal nmi_enable : std_logic; +signal inta : std_logic; +signal vcnt_int : std_logic; +signal vcnt_int_r : std_logic; +signal led_on : std_logic; +--signal intercept : std_logic; +signal intercept_latch : std_logic; + +-- grapihcs computation +signal shifter_flopper_alu_cmd : std_logic_vector(7 downto 0); +signal last_data_written : std_logic_vector(6 downto 0); +signal shifter_do : std_logic_vector(7 downto 0); +signal flopper_do : std_logic_vector(7 downto 0); +signal alu_do : std_logic_vector(7 downto 0); +signal vram_do_latch : std_logic_vector(7 downto 0); + +-- graphics data +signal graphx : std_logic_vector (7 downto 0); +signal colors : std_logic_vector (7 downto 0); +signal color : std_logic_vector (3 downto 0); + +-- player I/O +signal player1 : std_logic_vector(7 downto 0); +signal player2 : std_logic_vector(7 downto 0); +signal system : std_logic_vector(7 downto 0); + +-- line doubler I/O +signal video : std_logic_vector (3 downto 0); +signal video_i : std_logic_vector (3 downto 0); +signal video_o : std_logic_vector (3 downto 0); +signal video_s : std_logic_vector (3 downto 0); +signal hsync_o : std_logic; +signal vsync_o : std_logic; + +begin + +clock_10n <= not clock_10; +reset_n <= not reset; + +ledr(0) <= led_on; + +---------- +-- debug +---------- +dbg_cpu_addr <= cpu_addr; +process(cpu_clock, reset) +begin + if rising_edge(cpu_clock) then + if cpu_m1_n = '0' then + dbg_cpu_addr_latch <= cpu_addr; + end if; + end if; +end process; + +----------------------- +-- Enable pixel counter +-- and cpu clock +----------------------- +process(clock_10, reset) +begin + if reset = '1' then + ena_pixel <= '0'; + else + if rising_edge(clock_10) then + ena_pixel <= not ena_pixel; + end if; + end if; +end process; + +cpu_clock <= hcnt(0); + +------------------ +-- video output +------------------ +-- demux color nibbles +color <= colors(7 downto 4) when hcnt(2) = '0' else colors(3 downto 0); + +-- serialize video byte +video <= color when graphx(to_integer(unsigned(not hcnt(2 downto 0)))) = '1' else "0000"; + +-- apply blanking +process(clock_10) +begin + if rising_edge(clock_10) then + if ena_pixel = '1' then + if blank = '0' then + video_i <= video; + else + video_i <= (others => '0'); + end if; + end if; + end if; +end process; + +-- output +video_s <= video_i;--video_o when tv15Khz_mode = '0' else video_i; + +video_r <= video_s(0); +video_g <= video_s(1); +video_b <= video_s(2); +video_hi <= video_s(3); + + +video_clk <= clock_10; +video_csync <= csync; +video_hs <= hsync;--hsync_o; +video_vs <= vsync;--vsync_o; + +------------------ +-- player controls +------------------ +player1 <= not( "000" & fire1 & down1 & up1 & right1 & left1); +player2 <= not(cocktail & "00" & fire2 & down2 & up2 & right2 & left2); +system <= not(coin1 & "00000" & start2 & start1 ); + +----------------------- +-- cpu write addressing +-- cpu I/O chips select +----------------------- +mosram_we <= '1' when cpu_mreq_n = '0' and cpu_wr_n = '0' and cpu_addr(15 downto 10) = "000010" else '0'; -- 0800-0bff +vram_we <= '1' when cpu_mreq_n = '0' and cpu_wr_n = '0' and cpu_addr(15 downto 14) = "01" and cpu_clock = '0' else '0'; -- 4000-5fff mirror 6000-7fff +cram_we <= '1' when cpu_mreq_n = '0' and cpu_wr_n = '0' and cpu_addr(15 downto 11) = "10000" and cpu_clock = '0' else '0'; -- 8000-87ff + +io1_cs <= '1' when cpu_iorq_n ='0' and cpu_m1_n = '1' and cpu_addr(7 downto 4) = "0100" else '0'; -- x40-x4f +io2_cs <= '1' when cpu_iorq_n ='0' and cpu_m1_n = '1' and cpu_addr(7 downto 5) = "011" else '0'; -- x60-x7f + +--------------------------- +-- enable/disable interrupt +-- latch/clear interrupt +-- led +--------------------------- +vcnt_int <= (not(vcnt(6)) and vcnt(7)) or vcnt(8); + +process (cpu_clock, reset) +begin + if reset = '1' then + nmi_enable <= '0'; + int_enable <= '0'; + led_on <= '0'; + else + if rising_edge(cpu_clock) then + if io1_cs ='1' then + if cpu_addr(3 downto 0) = "1100" then nmi_enable <= '1'; end if; -- 4c + if cpu_addr(3 downto 0) = "1101" then nmi_enable <= '0'; end if; -- 4d + if cpu_addr(3 downto 0) = "1111" and cpu_wr_n = '0' then int_enable <= cpu_do(0); end if; -- 4f + end if; + + if io2_cs ='1' then + if cpu_addr(2 downto 0) = "110" then led_on <= '0'; end if; -- 66 + if cpu_addr(2 downto 0) = "111" then led_on <= '1'; end if; -- 67 + end if; + end if; + end if; +end process; + +process (clock_10, cpu_iorq_n, cpu_addr) +begin + if reset = '1' then + cpu_int_n <= '1'; + cpu_nmi_n <= '1'; + else + + if rising_edge(clock_10) then + + vcnt_r <= vcnt; + vcnt_int_r <= vcnt_int; + + if nmi_enable = '1' then + if vcnt_r(4) = '0' and vcnt(4) = '1' then cpu_nmi_n <= '0';end if; + if hcnt_r(0) = '0' and hcnt(0) = '1' then cpu_nmi_n <= '1';end if; + else + cpu_nmi_n <= '1'; + end if; + + end if; + + if rising_edge(clock_10) then + if cpu_iorq_n ='0' then + -- m1_n avoid clear interrupt during vector reading + if cpu_addr(7 downto 0) = X"4e" and cpu_m1_n = '1' then cpu_int_n <= '1'; end if; + end if; + if int_enable = '1' then + if vcnt_int_r = '0' and vcnt_int = '1' then cpu_int_n <= '0';end if; + end if; + end if; + + end if; +end process; + +------------------------------------ +-- mux cpu data mem read and io read +------------------------------------ +-- memory mux +with cpu_addr(15 downto 11) select + cpu_di_mem <= + prog1_do when "00000", -- 0000-07ff + mosram_do when "00001", -- 0800-0fff + prog2_do when "00010", -- 1000-17ff + prog2_do when "00011", -- 1800-1fff + prog2_do when "00100", -- 2000-27ff + prog2_do when "00101", -- 2800-2fff + prog2_do when "00110", -- 3000-37ff +-- prog2_do when "00111", -- 3800-3fff + vram_do when "01000", -- 4000-47ff + vram_do when "01001", -- 4800-4fff + vram_do when "01010", -- 5000-57ff + vram_do when "01011", -- 5800-5fff + vram_do when "01100", -- 6000-67ff + vram_do when "01101", -- 6800-6fff + vram_do when "01110", -- 7000-77ff + vram_do when "01111", -- 7800-7fff + cram_do when "10000", -- 8000-87ff + x"FF" when others; + +-- I/O-2 mux +with cpu_addr(2 downto 0) select + cpu_di_io <= + X"BC" when "000", -- 60 (F3) (normal : BC, hatch test : BE, input test BD ) + X"FC" when "001", -- 61 (F2) (normal : FC, signature analisys FF) + X"F0" when "010", -- 62 (F6) + X"F0" when "011", -- 63 (F5) + X"F0" when "100", -- 64 (F4) + X"00" when "101", -- 65 (SW2) + X"00" when "110", -- 66 (led on ) + X"00" when "111", -- 67 (led off) + X"00" when others; + +-- I/O-1 and final mux +-- pull up on ZPU board +cpu_di <= "111111" & cpu_int_n & '0' when cpu_iorq_n = '0' and cpu_m1_n = '0' -- interrupt vector + else player1 when io1_cs = '1' and cpu_addr(3 downto 0) = X"8" -- P1 + else system when io1_cs = '1' and cpu_addr(3 downto 0) = X"9" -- sys + else player2 when io1_cs = '1' and cpu_addr(3 downto 0) = X"a" -- P2 + else intercept_latch & "111111" & vcnt(8) when io1_cs = '1' and cpu_addr(3 downto 0) = X"e" + else cpu_di_io when io2_cs = '1' + else cpu_di_mem; + +-- video memory computation +process(clock_10, reset) +begin + if reset = '1' then + shifter_flopper_alu_cmd <= (others => '0'); + else + if rising_edge(clock_10) then + + if cpu_clock = '0' and ena_pixel = '1' then + vram_do_latch <= vram_do; + end if; + + if vram_we = '1' and cpu_addr(13) = '1' then + if ena_pixel = '1' then + last_data_written <= cpu_do(6 downto 0); + + if (vram_do_latch and flopper_do) /= X"00" then + intercept_latch <= '1'; + end if; + end if; + end if; + + if io1_cs = '1' then + if cpu_addr(3 downto 0) = "1011" then -- 4b + shifter_flopper_alu_cmd <= cpu_do; + last_data_written <= (others => '0'); + intercept_latch <= '0'; + end if; + end if; + end if; + end if; +end process; + +-- shifter - flopper +with shifter_flopper_alu_cmd(2 downto 0) select + shifter_do <= cpu_do(7 downto 0) when "000", + last_data_written( 0) & cpu_do(7 downto 1) when "001", + last_data_written(1 downto 0) & cpu_do(7 downto 2) when "010", + last_data_written(2 downto 0) & cpu_do(7 downto 3) when "011", + last_data_written(3 downto 0) & cpu_do(7 downto 4) when "100", + last_data_written(4 downto 0) & cpu_do(7 downto 5) when "101", + last_data_written(5 downto 0) & cpu_do(7 downto 6) when "110", + last_data_written(6 downto 0) & cpu_do(7 ) when others; + +with shifter_flopper_alu_cmd(3) select + flopper_do <= shifter_do when '0', + shifter_do(0)&shifter_do(1)&shifter_do(2)&shifter_do(3)& + shifter_do(4)&shifter_do(5)&shifter_do(6)&shifter_do(7) when others; + +-- 74181 - alu (logical computation only) +with not(shifter_flopper_alu_cmd(7 downto 4)) select + alu_do <= not flopper_do when "0000", + not(flopper_do or vram_do_latch) when "0001", + not(flopper_do) and vram_do_latch when "0010", + X"00" when "0011", + not(flopper_do and vram_do_latch) when "0100", + not(vram_do_latch) when "0101", + flopper_do xor vram_do_latch when "0110", + flopper_do and not(vram_do_latch) when "0111", + not(flopper_do) or vram_do_latch when "1000", + not(flopper_do xor vram_do_latch) when "1001", + vram_do_latch when "1010", + flopper_do and vram_do_latch when "1011", + X"FF" when "1100", + flopper_do or not(vram_do_latch) when "1101", + flopper_do or vram_do_latch when "1110", + flopper_do when others; + +------------------------------------------------------ +-- video & color ram address/data mux +------------------------------------------------------ +with cpu_addr(13) select + vram_di <= cpu_do when '0', + alu_do when others; + +vram_addr <= cpu_addr(12 downto 0) when cpu_clock = '0' + else vcnt(7 downto 0) & hcnt(7 downto 3); + +cram_addr <= cpu_addr(10 downto 0) when cpu_clock = '0' + else vcnt(7 downto 2) & hcnt(7 downto 3); + +------------------------------------------------------- +-- video & color ram read +------------------------------------------------------- +process(clock_10) +begin + if rising_edge(clock_10) then + if hcnt(2 downto 0) = "111" and ena_pixel = '1' then + graphx <= vram_do; + colors <= cram_do; + end if; + end if; +end process; + +-- Sync and video counters +video_gen : entity work.video_gen +port map ( + clock => clock_10, + reset => reset, + ena_pixel => ena_pixel, + hsync => hsync, + vsync => vsync, + csync => csync, + blank => blank, + + hcnt_o => hcnt, + vcnt_o => vcnt +); + +-- line doubler +line_doubler : entity work.line_doubler +port map( + clock => clock_10, + video_i => video_i, + hsync_i => hsync, + vsync_i => vsync, + video_o => video_o, + hsync_o => hsync_o, + vsync_o => vsync_o +); + +-- Z80 +Z80 : entity work.T80se +generic map(Mode => 0, T2Write => 1, IOWait => 1) +port map( + RESET_n => reset_n, + CLK_n => cpu_clock, + CLKEN => '1', + WAIT_n => '1', + INT_n => cpu_int_n, + NMI_n => cpu_nmi_n, + BUSRQ_n => '1', + M1_n => cpu_m1_n, + MREQ_n => cpu_mreq_n, + IORQ_n => cpu_iorq_n, + RD_n => open, + WR_n => cpu_wr_n, + RFSH_n => open, + HALT_n => open, + BUSAK_n => open, + A => cpu_addr, + DI => cpu_di, + DO => cpu_do +); + + +-- program roms +program1 : entity work.berzerk_program1 +port map ( + addr => cpu_addr(10 downto 0), + clk => clock_10n, + data => prog1_do +); + +prog2_rom_addr <= cpu_addr-X"1000"; + +program2 : entity work.berzerk_program2 +port map ( + addr => prog2_rom_addr(13 downto 0), + clk => clock_10n, + data => prog2_do +); + +-- working ram - 0800-0bff +mosram : entity work.gen_ram +generic map( dWidth => 8, aWidth => 10) +port map( + clk => clock_10n, + we => mosram_we, + addr => cpu_addr( 9 downto 0), + d => cpu_do, + q => mosram_do +); + +-- video/working ram - 4000-5fff mirrored 6000-7fff +vram : entity work.gen_ram +generic map( dWidth => 8, aWidth => 13) +port map( + clk => clock_10n, + we => vram_we, + addr => vram_addr, + d => vram_di, + q => vram_do +); + +-- color ram - 8000-87ff +cram : entity work.gen_ram +generic map( dWidth => 8, aWidth => 11) +port map( + clk => clock_10n, + we => cram_we, + addr => cram_addr, + d => cpu_do, + q => cram_do +); + + +-- sound effects +berzerk_sound_fx : entity work.berzerk_sound_fx +port map( + clock => cpu_clock, + reset => reset, + cs => io1_cs, + addr => cpu_addr(4 downto 0), + di => cpu_do, + sample => audio_out +); +------------------------------------------ +end architecture; \ No newline at end of file diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_mist.sv b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_mist.sv new file mode 100644 index 00000000..c90b999e --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_mist.sv @@ -0,0 +1,168 @@ +module berzerk_mist +( + output LED, + output [5:0] VGA_R, + output [5:0] VGA_G, + output [5:0] VGA_B, + output VGA_HS, + output VGA_VS, + output AUDIO_L, + output AUDIO_R, + input SPI_SCK, + output SPI_DO, + input SPI_DI, + input SPI_SS2, + input SPI_SS3, + input CONF_DATA0, + input CLOCK_27 +); + +`include "rtl\build_id.v" + +localparam CONF_STR = { + "Berzerk;;", +// "O2,Joystick Control,Upright,Normal;", + "O34,Scandoubler Fx,None,HQ2x,CRT 25%,CRT 50%;", + "T6,Reset;", + "V,v1.00.",`BUILD_DATE +}; + +wire [31:0] status; +wire [1:0] buttons; +wire [1:0] switches; +wire [9:0] kbjoy; +wire [7:0] joystick_0; +wire [7:0] joystick_1; +wire scandoubler_disable; +wire ypbpr; +wire ps2_kbd_clk, ps2_kbd_data; + +assign LED = 1; + +wire clk_40, clk_10; + +pll pll +( + .inclk0(CLOCK_27), + .areset(0), + .c0(clk_40), + .c1(clk_10) +); + +wire m_up = status[2] ? kbjoy[6] | joystick_0[1] | joystick_1[1] : kbjoy[4] | joystick_0[3] | joystick_1[3]; +wire m_down = status[2] ? kbjoy[7] | joystick_0[0] | joystick_1[0] : kbjoy[5] | joystick_0[2] | joystick_1[2]; +wire m_left = status[2] ? kbjoy[5] | joystick_0[2] | joystick_1[2] : kbjoy[6] | joystick_0[1] | joystick_1[1]; +wire m_right = status[2] ? kbjoy[4] | joystick_0[3] | joystick_1[3] : kbjoy[7] | joystick_0[0] | joystick_1[0]; + +wire m_fire = kbjoy[0] | joystick_0[4] | joystick_1[4]; +wire m_start1 = kbjoy[1]; +wire m_start2 = kbjoy[2]; +wire m_coin = kbjoy[3]; + +berzerk berzerk( + .clock_10(clk_10), + .reset(status[0] | status[6] | buttons[1]), + .tv15Khz_mode(1'b1), + .video_r(r), + .video_g(g), + .video_b(b), + .video_hi(), + .video_clk(), + .video_csync(), + .video_hs(hs), + .video_vs(vs), + .audio_out(audio), + .start2(m_start2), + .start1(m_start1), + .coin1(m_coin), + .cocktail(1'b0), + .right1(m_right), + .left1(m_left), + .down1(m_down), + .up1(m_up), + .fire1(m_fire), + .right2(m_right), + .left2(m_left), + .down2(m_down), + .up2(m_up), + .fire2(m_fire), + .ledr(), + .dbg_cpu_di(), + .dbg_cpu_addr(), + .dbg_cpu_addr_latch() +); + +wire [15:0] audio; + +dac dac ( + .clk_i(clk_40), + .res_n_i(1), + .dac_i(audio[15:4]), + .dac_o(AUDIO_L) + ); + +assign AUDIO_R = AUDIO_L; + +wire hs, vs; +wire r, g, b; + +video_mixer #(.LINE_LENGTH(480), .HALF_DEPTH(1)) video_mixer +( + .clk_sys(clk_40), + .ce_pix(clk_10), + .ce_pix_actual(clk_10), + .SPI_SCK(SPI_SCK), + .SPI_SS3(SPI_SS3), + .SPI_DI(SPI_DI), + .R({r,r,r,r,r,r}), + .G({g,g,g,g,g,g}), + .B({b,b,b,b,b,b}), + .HSync(hs), + .VSync(vs), + .VGA_R(VGA_R), + .VGA_G(VGA_G), + .VGA_B(VGA_B), + .VGA_VS(VGA_VS), + .VGA_HS(VGA_HS), + .scandoubler_disable(scandoubler_disable), + .scanlines(scandoubler_disable ? 2'b00 : {status[4:3] == 3, status[4:3] == 2}), + .hq2x(status[4:3]==1), + .ypbpr_full(1), + .line_start(0), + .mono(0) +); + +mist_io #(.STRLEN(($size(CONF_STR)>>3))) mist_io +( + .clk_sys (clk_40 ), + .conf_str (CONF_STR ), + .SPI_SCK (SPI_SCK ), + .CONF_DATA0 (CONF_DATA0 ), + .SPI_SS2 (SPI_SS2 ), + .SPI_DO (SPI_DO ), + .SPI_DI (SPI_DI ), + .buttons (buttons ), + .switches (switches ), + .scandoubler_disable(scandoubler_disable), + .ypbpr (ypbpr ), + .ps2_kbd_clk (ps2_kbd_clk ), + .ps2_kbd_data (ps2_kbd_data ), + .joystick_0 (joystick_0 ), + .joystick_1 (joystick_1 ), + .status (status ) +); + +keyboard keyboard( + .clk(clk_40), + .reset(), + .ps2_kbd_clk(ps2_kbd_clk), + .ps2_kbd_data(ps2_kbd_data), + .joystick(kbjoy) + ); + + +endmodule + + + + diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_program1.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_program1.vhd new file mode 100644 index 00000000..2827e99a --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_program1.vhd @@ -0,0 +1,150 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity berzerk_program1 is +port ( + clk : in std_logic; + addr : in std_logic_vector(10 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of berzerk_program1 is + type rom is array(0 to 2047) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"F3",X"AF",X"D3",X"4D",X"ED",X"47",X"DB",X"61",X"CB",X"47",X"C2",X"00",X"02",X"DB",X"60", + X"CB",X"47",X"C2",X"31",X"05",X"DD",X"21",X"41",X"01",X"18",X"68",X"CD",X"7B",X"29",X"90",X"20", + X"08",X"43",X"6F",X"6E",X"67",X"72",X"61",X"74",X"75",X"6C",X"61",X"74",X"69",X"6F",X"6E",X"73", + X"20",X"50",X"6C",X"61",X"79",X"65",X"72",X"20",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"10",X"08", + X"46",X"65",X"6C",X"69",X"63",X"69",X"74",X"61",X"74",X"69",X"6F",X"6E",X"73",X"20",X"61",X"75", + X"20",X"6A",X"6F",X"75",X"65",X"75",X"72",X"20",X"00",X"C9",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"D3",X"4D",X"F5",X"3A",X"00",X"40",X"B7",X"C2",X"1D",X"05", + X"F1",X"C3",X"21",X"17",X"05",X"00",X"08",X"A3",X"00",X"01",X"00",X"00",X"0D",X"20",X"FD",X"10", + X"FB",X"DB",X"66",X"3E",X"01",X"01",X"41",X"01",X"11",X"47",X"82",X"ED",X"41",X"0D",X"ED",X"51", + X"0C",X"0C",X"ED",X"41",X"0C",X"ED",X"41",X"0C",X"0C",X"0C",X"ED",X"59",X"0E",X"51",X"3D",X"28", + X"EA",X"01",X"00",X"00",X"0D",X"20",X"FD",X"10",X"FB",X"DB",X"67",X"AF",X"D3",X"40",X"D3",X"50", + X"DD",X"E9",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"18",X"3B",X"01",X"C0",X"08",X"21",X"00",X"00",X"16",X"08",X"7E",X"09",X"AF",X"ED",X"4F",X"32", + X"00",X"10",X"15",X"20",X"F5",X"0E",X"7F",X"16",X"20",X"7B",X"E6",X"20",X"47",X"ED",X"78",X"CB", + X"0B",X"0D",X"15",X"20",X"F4",X"3E",X"80",X"01",X"57",X"80",X"ED",X"79",X"05",X"0D",X"CB",X"0F", + X"30",X"F8",X"0E",X"47",X"ED",X"79",X"0D",X"CB",X"0F",X"30",X"F9",X"18",X"C5",X"3E",X"01",X"ED", + X"47",X"1E",X"06",X"DD",X"21",X"00",X"10",X"01",X"00",X"08",X"26",X"00",X"2E",X"FF",X"DD",X"7E", + X"00",X"57",X"A5",X"6F",X"7A",X"84",X"67",X"DD",X"23",X"0D",X"20",X"F2",X"10",X"F0",X"3A",X"74", + X"00",X"FE",X"FF",X"28",X"25",X"83",X"D6",X"07",X"F2",X"6F",X"01",X"7D",X"3C",X"28",X"05",X"3E", + X"FF",X"BC",X"20",X"16",X"7B",X"CB",X"07",X"DA",X"92",X"01",X"1D",X"20",X"CA",X"ED",X"57",X"A7", + X"20",X"17",X"DD",X"21",X"00",X"00",X"1E",X"80",X"18",X"BD",X"ED",X"57",X"A7",X"C2",X"02",X"01", + X"18",X"FE",X"DD",X"21",X"99",X"01",X"C3",X"79",X"00",X"2A",X"75",X"00",X"ED",X"4B",X"77",X"00", + X"36",X"55",X"2B",X"ED",X"A1",X"E2",X"AB",X"01",X"23",X"18",X"F5",X"16",X"AA",X"31",X"FF",X"FF", + X"ED",X"4B",X"77",X"00",X"7A",X"2F",X"AE",X"20",X"16",X"72",X"2B",X"ED",X"A1",X"EA",X"CC",X"01", + X"7A",X"FE",X"55",X"28",X"25",X"31",X"01",X"00",X"16",X"55",X"18",X"E4",X"39",X"18",X"E5",X"57", + X"ED",X"57",X"CB",X"0F",X"38",X"01",X"76",X"1E",X"12",X"7A",X"E6",X"0F",X"CA",X"02",X"01",X"1D", + X"7A",X"E6",X"F0",X"CA",X"02",X"01",X"1D",X"C3",X"02",X"01",X"ED",X"57",X"CB",X"0F",X"1E",X"20", + X"D2",X"B1",X"02",X"C3",X"02",X"01",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"01",X"48",X"10",X"ED",X"78",X"0C",X"ED",X"78",X"0C",X"ED",X"78",X"0C",X"0C",X"ED",X"78",X"0C", + X"ED",X"78",X"0C",X"ED",X"78",X"0C",X"3E",X"01",X"ED",X"79",X"01",X"48",X"00",X"ED",X"78",X"0C", + X"ED",X"78",X"0C",X"ED",X"78",X"21",X"00",X"50",X"11",X"00",X"70",X"06",X"10",X"78",X"3D",X"D3", + X"4B",X"3E",X"80",X"77",X"12",X"4E",X"CB",X"0F",X"30",X"F9",X"AF",X"DB",X"4E",X"3E",X"08",X"32", + X"00",X"50",X"32",X"00",X"70",X"AF",X"DB",X"4E",X"23",X"13",X"10",X"E1",X"06",X"0D",X"11",X"00", + X"A0",X"21",X"FE",X"5F",X"3E",X"80",X"25",X"77",X"4E",X"24",X"37",X"CB",X"15",X"CB",X"14",X"19", + X"CB",X"0F",X"10",X"F2",X"21",X"11",X"11",X"11",X"11",X"11",X"31",X"00",X"88",X"0E",X"10",X"06", + X"10",X"E5",X"E5",X"E5",X"E5",X"10",X"FA",X"19",X"F1",X"3B",X"3B",X"0D",X"20",X"F1",X"DB",X"4C", + X"AF",X"DB",X"4E",X"AF",X"DB",X"61",X"E6",X"02",X"28",X"FE",X"21",X"00",X"50",X"11",X"00",X"70", + X"3E",X"F0",X"ED",X"47",X"01",X"4B",X"00",X"ED",X"57",X"ED",X"79",X"0E",X"00",X"79",X"70",X"12", + X"48",X"2F",X"46",X"47",X"B1",X"20",X"F6",X"ED",X"57",X"D6",X"10",X"ED",X"47",X"20",X"E5",X"18", + X"FE",X"DD",X"21",X"B8",X"02",X"C3",X"79",X"00",X"21",X"FF",X"5F",X"11",X"00",X"00",X"DD",X"21", + X"C5",X"02",X"C3",X"95",X"03",X"01",X"00",X"00",X"21",X"00",X"40",X"DD",X"21",X"D2",X"02",X"C3", + X"76",X"03",X"21",X"00",X"40",X"11",X"55",X"00",X"DD",X"21",X"DF",X"02",X"C3",X"95",X"03",X"21", + X"FF",X"5F",X"11",X"AA",X"55",X"DD",X"21",X"EC",X"02",X"C3",X"95",X"03",X"21",X"00",X"40",X"11", + X"FF",X"AA",X"DD",X"21",X"F9",X"02",X"C3",X"95",X"03",X"21",X"FF",X"5F",X"11",X"00",X"FF",X"DD", + X"21",X"06",X"03",X"C3",X"95",X"03",X"79",X"B0",X"C2",X"C1",X"03",X"DD",X"21",X"12",X"03",X"C3", + X"79",X"00",X"21",X"FF",X"87",X"11",X"00",X"00",X"DD",X"21",X"1F",X"03",X"C3",X"95",X"03",X"01", + X"00",X"00",X"21",X"00",X"80",X"DD",X"21",X"2C",X"03",X"C3",X"76",X"03",X"21",X"00",X"84",X"DD", + X"21",X"36",X"03",X"C3",X"76",X"03",X"21",X"00",X"80",X"11",X"55",X"00",X"DD",X"21",X"43",X"03", + X"C3",X"8F",X"03",X"21",X"FF",X"87",X"11",X"AA",X"55",X"DD",X"21",X"50",X"03",X"C3",X"8F",X"03", + X"21",X"00",X"80",X"11",X"FF",X"AA",X"DD",X"21",X"5D",X"03",X"C3",X"8F",X"03",X"21",X"FF",X"87", + X"11",X"00",X"FF",X"DD",X"21",X"6A",X"03",X"C3",X"8F",X"03",X"79",X"B0",X"C2",X"6C",X"03",X"DD", + X"21",X"42",X"04",X"C3",X"79",X"00",X"16",X"00",X"72",X"7E",X"AA",X"B0",X"47",X"23",X"72",X"7E", + X"AA",X"B1",X"4F",X"2B",X"15",X"C2",X"78",X"03",X"36",X"00",X"23",X"36",X"00",X"DD",X"E9",X"D9", + X"01",X"00",X"08",X"18",X"04",X"D9",X"01",X"00",X"20",X"D9",X"7E",X"AA",X"B0",X"47",X"73",X"7E", + X"AB",X"B0",X"47",X"CB",X"43",X"C2",X"AA",X"03",X"2B",X"3E",X"23",X"78",X"41",X"4F",X"D9",X"0D", + X"C2",X"B7",X"03",X"05",X"CA",X"BB",X"03",X"D9",X"C3",X"9A",X"03",X"D9",X"78",X"41",X"4F",X"DD", + X"E9",X"21",X"22",X"04",X"11",X"01",X"00",X"78",X"A2",X"C2",X"E8",X"03",X"79",X"A3",X"C3",X"E8", + X"03",X"EB",X"29",X"EB",X"D2",X"C7",X"03",X"11",X"00",X"40",X"1D",X"FD",X"7E",X"00",X"C2",X"DA", + X"03",X"15",X"C2",X"DA",X"03",X"C3",X"B8",X"02",X"08",X"7E",X"23",X"D9",X"6F",X"D9",X"7E",X"23", + X"D9",X"67",X"11",X"1F",X"00",X"06",X"03",X"08",X"B7",X"28",X"07",X"36",X"FC",X"23",X"36",X"3F", + X"18",X"05",X"36",X"84",X"23",X"36",X"21",X"19",X"10",X"EE",X"06",X"24",X"B7",X"28",X"07",X"36", + X"FF",X"23",X"36",X"FF",X"18",X"05",X"36",X"80",X"23",X"36",X"01",X"19",X"10",X"EE",X"D9",X"C3", + X"D1",X"03",X"8D",X"50",X"4D",X"4A",X"0D",X"44",X"CD",X"56",X"15",X"44",X"55",X"4A",X"95",X"50", + X"D5",X"56",X"89",X"50",X"49",X"4A",X"09",X"44",X"C9",X"56",X"11",X"44",X"51",X"4A",X"91",X"50", + X"D1",X"56",X"21",X"00",X"60",X"16",X"01",X"42",X"AF",X"4F",X"5F",X"ED",X"47",X"ED",X"57",X"D3", + X"4B",X"36",X"FF",X"72",X"36",X"00",X"7E",X"BB",X"20",X"FE",X"ED",X"57",X"3C",X"ED",X"47",X"FE", + X"10",X"20",X"0B",X"CB",X"12",X"30",X"E0",X"DD",X"21",X"87",X"04",X"C3",X"79",X"00",X"79",X"CB", + X"1F",X"CB",X"18",X"CB",X"19",X"59",X"ED",X"57",X"FE",X"08",X"38",X"D1",X"3E",X"08",X"CB",X"08", + X"CB",X"13",X"3D",X"20",X"F9",X"18",X"C6",X"1E",X"00",X"DD",X"21",X"CA",X"04",X"21",X"00",X"60", + X"01",X"01",X"01",X"7B",X"D3",X"4B",X"78",X"32",X"00",X"40",X"71",X"79",X"DD",X"E9",X"AE",X"20", + X"FE",X"77",X"78",X"A1",X"28",X"02",X"3E",X"80",X"57",X"DB",X"4E",X"AA",X"17",X"38",X"FE",X"CB", + X"00",X"30",X"E0",X"CB",X"01",X"30",X"DC",X"DD",X"23",X"DD",X"23",X"DD",X"23",X"3E",X"10",X"83", + X"5F",X"30",X"D0",X"DD",X"21",X"FA",X"04",X"C3",X"79",X"00",X"00",X"18",X"D1",X"B0",X"18",X"CE", + X"2F",X"18",X"18",X"AF",X"18",X"21",X"A0",X"18",X"C5",X"78",X"18",X"C2",X"A8",X"18",X"18",X"2F", + X"18",X"EB",X"2F",X"18",X"0F",X"A8",X"18",X"B6",X"78",X"18",X"0C",X"A0",X"18",X"09",X"AF",X"18", + X"AD",X"2F",X"18",X"E2",X"B0",X"18",X"00",X"2F",X"18",X"A4",X"ED",X"5E",X"3E",X"07",X"ED",X"47", + X"DD",X"21",X"02",X"16",X"3E",X"FF",X"D3",X"4F",X"47",X"31",X"FF",X"43",X"DB",X"4E",X"1F",X"CB", + X"10",X"78",X"EE",X"55",X"28",X"03",X"FB",X"18",X"FE",X"D3",X"4F",X"06",X"FF",X"31",X"FF",X"43", + X"DB",X"4D",X"DB",X"4E",X"1F",X"CB",X"10",X"78",X"EE",X"20",X"CA",X"79",X"00",X"DB",X"4C",X"18", + X"FE",X"31",X"00",X"44",X"CD",X"4E",X"1A",X"CD",X"F8",X"35",X"21",X"B9",X"05",X"11",X"20",X"00", + X"CD",X"91",X"05",X"11",X"20",X"80",X"CD",X"91",X"05",X"11",X"08",X"10",X"CD",X"91",X"05",X"11", + X"10",X"D0",X"CD",X"91",X"05",X"21",X"A0",X"47",X"CD",X"45",X"1A",X"21",X"A0",X"55",X"CD",X"45", + X"1A",X"11",X"08",X"20",X"DB",X"61",X"CD",X"97",X"05",X"DB",X"60",X"CD",X"97",X"05",X"DB",X"62", + X"CD",X"97",X"05",X"DB",X"63",X"CD",X"97",X"05",X"DB",X"64",X"CD",X"97",X"05",X"11",X"08",X"90", + X"DB",X"48",X"CD",X"96",X"05",X"DB",X"49",X"CD",X"96",X"05",X"DB",X"4A",X"CD",X"96",X"05",X"18", + X"D0",X"06",X"00",X"C3",X"B8",X"06",X"2F",X"0E",X"08",X"21",X"01",X"06",X"1F",X"38",X"03",X"21", + X"03",X"06",X"F5",X"D5",X"C5",X"CD",X"91",X"05",X"C1",X"D1",X"F1",X"21",X"20",X"00",X"19",X"EB", + X"0D",X"20",X"E6",X"21",X"00",X"0F",X"19",X"EB",X"C9",X"5A",X"50",X"55",X"20",X"44",X"49",X"50", + X"20",X"53",X"57",X"49",X"54",X"43",X"48",X"45",X"53",X"00",X"56",X"46",X"42",X"20",X"53",X"57", + X"49",X"54",X"43",X"48",X"45",X"53",X"00",X"31",X"20",X"20",X"20",X"32",X"20",X"20",X"20",X"33", + X"20",X"20",X"20",X"34",X"20",X"20",X"20",X"35",X"20",X"20",X"20",X"36",X"20",X"20",X"20",X"37", + X"20",X"20",X"20",X"38",X"00",X"30",X"3D",X"4F",X"46",X"46",X"20",X"20",X"7F",X"3D",X"4F",X"4E", + X"00",X"7F",X"00",X"30",X"00",X"AF",X"D3",X"4F",X"DB",X"4E",X"31",X"00",X"43",X"DB",X"65",X"CB", + X"7F",X"20",X"FA",X"CD",X"4E",X"1A",X"CD",X"3D",X"36",X"F3",X"21",X"CC",X"06",X"7E",X"B7",X"CA", + X"02",X"16",X"CD",X"9A",X"06",X"06",X"00",X"11",X"00",X"CF",X"CD",X"B8",X"06",X"CD",X"9A",X"06", + X"E5",X"5E",X"23",X"56",X"23",X"46",X"23",X"E5",X"21",X"00",X"00",X"E5",X"E5",X"E5",X"39",X"CD", + X"73",X"06",X"11",X"CF",X"00",X"CD",X"8D",X"06",X"E1",X"E1",X"E1",X"E1",X"E3",X"DB",X"65",X"CB", + X"7F",X"20",X"16",X"DB",X"48",X"CB",X"67",X"20",X"F4",X"E5",X"5E",X"23",X"56",X"23",X"46",X"AF", + X"12",X"13",X"10",X"FC",X"E1",X"D1",X"C3",X"30",X"06",X"E1",X"DB",X"65",X"CB",X"7F",X"20",X"FA", + X"C3",X"1D",X"06",X"E5",X"D5",X"C5",X"1A",X"13",X"E6",X"F0",X"4F",X"1A",X"13",X"07",X"07",X"07", + X"07",X"E6",X"0F",X"B1",X"77",X"23",X"05",X"10",X"ED",X"C1",X"D1",X"E1",X"C9",X"C5",X"D5",X"E5", + X"53",X"1E",X"00",X"CD",X"40",X"2A",X"E1",X"D1",X"C1",X"C9",X"C5",X"D5",X"E5",X"01",X"C0",X"19", + X"11",X"00",X"44",X"21",X"00",X"46",X"ED",X"B0",X"01",X"00",X"02",X"AF",X"12",X"13",X"0D",X"C2", + X"AC",X"06",X"10",X"F8",X"E1",X"D1",X"C1",X"C9",X"EB",X"CD",X"A3",X"29",X"EB",X"4E",X"CD",X"DB", + X"29",X"13",X"23",X"47",X"7E",X"B7",X"78",X"C2",X"BD",X"06",X"23",X"C9",X"43",X"72",X"65",X"64", + X"69",X"74",X"73",X"00",X"A4",X"08",X"02",X"43",X"68",X"75",X"74",X"65",X"20",X"31",X"00",X"A6", + X"08",X"08",X"43",X"68",X"75",X"74",X"65",X"20",X"32",X"00",X"AE",X"08",X"08",X"43",X"68",X"75", + X"74",X"65",X"20",X"33",X"00",X"B6",X"08",X"08",X"50",X"6C",X"61",X"79",X"73",X"00",X"BE",X"08", + X"06",X"54",X"6F",X"74",X"61",X"6C",X"20",X"53",X"63",X"6F",X"72",X"65",X"00",X"C4",X"08",X"0C", + X"54",X"6F",X"74",X"61",X"6C",X"20",X"53",X"65",X"63",X"6F",X"6E",X"64",X"73",X"20",X"6F",X"66", + X"20",X"50",X"6C",X"61",X"79",X"00",X"D0",X"08",X"0C",X"48",X"69",X"67",X"68",X"20",X"53",X"63", + X"6F",X"72",X"65",X"73",X"00",X"DC",X"08",X"06",X"00",X"F3",X"21",X"00",X"44",X"54",X"5D",X"36", + X"01",X"23",X"73",X"23",X"01",X"FD",X"1B",X"EB",X"ED",X"B0",X"21",X"00",X"45",X"54",X"5D",X"06", + X"20",X"36",X"FF",X"23",X"10",X"FB",X"01",X"80",X"02",X"09",X"EB",X"01",X"7F",X"18",X"ED",X"B0", + X"CD",X"F8",X"35",X"CD",X"86",X"07",X"21",X"00",X"44",X"11",X"01",X"44",X"01",X"FF",X"1B",X"36", + X"FF",X"ED",X"B0",X"21",X"00",X"81",X"11",X"01",X"81",X"01",X"FF",X"06",X"36",X"11",X"ED",X"B0", + X"CD",X"86",X"07",X"C3",X"3A",X"07",X"DB",X"48",X"CB",X"67",X"20",X"FA",X"DB",X"48",X"CB",X"67", + X"28",X"FA",X"C9",X"CD",X"7B",X"29",X"90",X"08",X"20",X"59",X"6F",X"75",X"20",X"68",X"61",X"76", + X"65",X"20",X"6A",X"6F",X"69",X"6E",X"65",X"64",X"20",X"74",X"68",X"65",X"20",X"69",X"6D",X"6D", + X"6F",X"72",X"74",X"61",X"6C",X"73",X"00",X"CD",X"7B",X"29",X"90",X"0C",X"30",X"69",X"6E",X"20", + X"74",X"68",X"65",X"20",X"42",X"45",X"52",X"5A",X"45",X"52",X"4B",X"20",X"68",X"61",X"6C",X"6C", + X"20",X"6F",X"66",X"20",X"66",X"61",X"6D",X"65",X"00",X"CD",X"7B",X"29",X"90",X"18",X"50",X"45", + X"6E",X"74",X"65",X"72",X"20",X"79",X"6F",X"75",X"72",X"20",X"69",X"6E",X"69",X"74",X"69",X"61", + X"6C",X"73",X"3A",X"00",X"C9",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"09",X"05",X"17",X"05"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_program2.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_program2.vhd new file mode 100644 index 00000000..52f9aee5 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_program2.vhd @@ -0,0 +1,662 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity berzerk_program2 is +port ( + clk : in std_logic; + addr : in std_logic_vector(13 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of berzerk_program2 is + type rom is array(0 to 10239) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"10",X"D1",X"10",X"DE",X"10",X"EB",X"10",X"F8",X"10",X"F8",X"10",X"F8",X"11",X"05",X"11",X"12", + X"00",X"00",X"10",X"11",X"2C",X"11",X"1F",X"11",X"1F",X"00",X"13",X"10",X"10",X"D1",X"11",X"39", + X"10",X"D1",X"11",X"47",X"00",X"1C",X"10",X"11",X"55",X"11",X"62",X"11",X"62",X"00",X"27",X"10", + X"11",X"6F",X"11",X"7C",X"11",X"6F",X"11",X"8A",X"00",X"30",X"10",X"11",X"98",X"11",X"BC",X"11", + X"E0",X"12",X"08",X"00",X"41",X"10",X"10",X"BF",X"00",X"46",X"10",X"10",X"AD",X"10",X"9B",X"10", + X"89",X"10",X"9B",X"00",X"4B",X"10",X"13",X"B5",X"13",X"A3",X"13",X"91",X"13",X"A3",X"00",X"56", + X"10",X"13",X"09",X"00",X"61",X"10",X"13",X"1A",X"00",X"66",X"10",X"13",X"2B",X"00",X"6B",X"10", + X"13",X"3C",X"00",X"70",X"10",X"13",X"4D",X"00",X"75",X"10",X"13",X"5E",X"00",X"7A",X"10",X"13", + X"6F",X"00",X"7F",X"10",X"13",X"80",X"00",X"84",X"10",X"01",X"10",X"18",X"18",X"00",X"3C",X"5A", + X"99",X"58",X"18",X"18",X"24",X"22",X"41",X"41",X"81",X"81",X"00",X"01",X"10",X"00",X"18",X"18", + X"00",X"3C",X"5C",X"5C",X"3E",X"18",X"18",X"14",X"12",X"F2",X"82",X"02",X"03",X"01",X"10",X"18", + X"18",X"00",X"3C",X"5C",X"5C",X"5A",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"1C",X"10",X"01", + X"10",X"18",X"18",X"00",X"3C",X"5A",X"5A",X"5A",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"1C", + X"10",X"01",X"0B",X"3C",X"66",X"FF",X"BD",X"BD",X"BD",X"3C",X"24",X"24",X"24",X"66",X"01",X"0B", + X"3C",X"4E",X"FF",X"BD",X"BD",X"BD",X"3C",X"24",X"24",X"24",X"66",X"01",X"0B",X"3C",X"1E",X"FF", + X"BD",X"BD",X"BD",X"3C",X"24",X"24",X"24",X"66",X"01",X"0B",X"3C",X"7E",X"FF",X"BD",X"BD",X"BD", + X"3C",X"24",X"24",X"24",X"66",X"01",X"0B",X"3C",X"78",X"FF",X"BD",X"BD",X"BD",X"3C",X"24",X"24", + X"24",X"66",X"01",X"0B",X"3C",X"71",X"FF",X"BD",X"BD",X"BD",X"3C",X"24",X"24",X"24",X"66",X"01", + X"0B",X"3C",X"78",X"FF",X"BD",X"BD",X"BD",X"3C",X"18",X"18",X"18",X"1C",X"01",X"0B",X"3C",X"78", + X"FF",X"BD",X"BD",X"BD",X"3C",X"24",X"24",X"24",X"36",X"01",X"0C",X"3C",X"66",X"FF",X"BD",X"BD", + X"BD",X"3C",X"24",X"24",X"26",X"20",X"60",X"01",X"0C",X"3C",X"66",X"FF",X"BD",X"BD",X"BD",X"3C", + X"24",X"24",X"64",X"04",X"06",X"01",X"0B",X"3C",X"1E",X"FF",X"BD",X"BD",X"BD",X"3C",X"24",X"24", + X"24",X"6C",X"01",X"0B",X"3C",X"1E",X"FF",X"BD",X"BD",X"BD",X"3C",X"18",X"18",X"18",X"38",X"01", + X"0B",X"3C",X"7E",X"FF",X"BD",X"BD",X"BD",X"3C",X"24",X"24",X"24",X"66",X"01",X"0C",X"3C",X"7E", + X"FF",X"BD",X"BD",X"BD",X"3C",X"24",X"24",X"26",X"20",X"60",X"01",X"0C",X"3C",X"7E",X"FF",X"BD", + X"BD",X"BD",X"3C",X"24",X"24",X"64",X"04",X"06",X"02",X"11",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"03",X"C0",X"07",X"E0",X"0F",X"F0",X"13",X"C8",X"22",X"C4", + X"03",X"40",X"03",X"C0",X"02",X"40",X"02",X"40",X"02",X"40",X"06",X"60",X"02",X"11",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"03",X"C0",X"06",X"60",X"12",X"48",X"08",X"10",X"10",X"08", + X"22",X"44",X"44",X"42",X"02",X"10",X"03",X"C0",X"02",X"40",X"04",X"20",X"02",X"40",X"06",X"60", + X"02",X"13",X"00",X"00",X"02",X"00",X"00",X"40",X"00",X"08",X"10",X"00",X"03",X"00",X"00",X"12", + X"08",X"01",X"80",X"00",X"08",X"02",X"40",X"02",X"04",X"10",X"23",X"C0",X"40",X"04",X"20",X"02", + X"00",X"00",X"80",X"00",X"10",X"08",X"18",X"0C",X"01",X"01",X"00",X"12",X"2E",X"12",X"34",X"12", + X"3B",X"12",X"43",X"12",X"4C",X"12",X"56",X"12",X"A7",X"12",X"6D",X"12",X"79",X"12",X"85",X"12", + X"91",X"12",X"9D",X"12",X"91",X"12",X"85",X"12",X"79",X"12",X"6D",X"00",X"17",X"12",X"84",X"00", + X"01",X"02",X"18",X"18",X"84",X"00",X"01",X"03",X"10",X"38",X"10",X"84",X"00",X"01",X"04",X"18", + X"3C",X"3C",X"18",X"84",X"00",X"01",X"05",X"38",X"7C",X"7C",X"7C",X"38",X"84",X"00",X"01",X"06", + X"3C",X"7E",X"7E",X"7E",X"7E",X"3C",X"84",X"00",X"01",X"07",X"38",X"7C",X"FE",X"FE",X"FE",X"7C", + X"38",X"84",X"00",X"01",X"08",X"3C",X"7E",X"FF",X"FF",X"FF",X"FF",X"7E",X"3C",X"82",X"00",X"01", + X"08",X"3C",X"7E",X"DB",X"FF",X"FF",X"BD",X"42",X"3C",X"81",X"00",X"01",X"08",X"3C",X"7E",X"DB", + X"FF",X"FF",X"BD",X"42",X"3C",X"80",X"80",X"01",X"08",X"3C",X"7E",X"DB",X"FF",X"FF",X"BD",X"42", + X"3C",X"80",X"40",X"01",X"08",X"3C",X"7E",X"DB",X"FF",X"FF",X"BD",X"42",X"3C",X"01",X"08",X"3C", + X"7E",X"DB",X"FF",X"FF",X"BD",X"42",X"3C",X"84",X"00",X"01",X"08",X"00",X"00",X"00",X"3C",X"7E", + X"DB",X"FF",X"7E",X"12",X"D0",X"12",X"BE",X"12",X"E3",X"12",X"F6",X"00",X"B3",X"12",X"01",X"10", + X"00",X"18",X"18",X"00",X"3C",X"5A",X"5A",X"5A",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"3C", + X"01",X"11",X"18",X"24",X"24",X"42",X"81",X"81",X"81",X"81",X"81",X"42",X"24",X"24",X"24",X"24", + X"24",X"42",X"3C",X"01",X"11",X"3C",X"24",X"24",X"7E",X"C3",X"A5",X"A5",X"A5",X"E7",X"66",X"24", + X"24",X"24",X"24",X"66",X"42",X"7E",X"01",X"11",X"3C",X"3C",X"3C",X"7E",X"FF",X"FF",X"FF",X"FF", + X"FF",X"7E",X"3C",X"3C",X"3C",X"3C",X"7E",X"7E",X"7E",X"01",X"0F",X"18",X"19",X"04",X"1C",X"18", + X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"1C",X"01",X"0F",X"18",X"18",X"00",X"1F", + X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"1C",X"01",X"0F",X"18",X"18",X"00", + X"18",X"18",X"1C",X"1A",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"1C",X"01",X"0F",X"18",X"18", + X"00",X"3C",X"3C",X"3A",X"3A",X"3A",X"18",X"18",X"18",X"18",X"18",X"18",X"1C",X"01",X"0F",X"18", + X"18",X"00",X"3C",X"3C",X"5C",X"9C",X"1C",X"18",X"18",X"18",X"18",X"18",X"18",X"38",X"01",X"0F", + X"18",X"18",X"00",X"F8",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"38",X"01", + X"0F",X"98",X"58",X"20",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"38", + X"01",X"0F",X"18",X"18",X"00",X"1D",X"1B",X"19",X"18",X"18",X"18",X"18",X"18",X"18",X"18",X"18", + X"38",X"01",X"10",X"18",X"18",X"00",X"3C",X"5A",X"99",X"9A",X"18",X"18",X"24",X"44",X"42",X"42", + X"41",X"41",X"80",X"01",X"10",X"00",X"18",X"18",X"00",X"3C",X"3A",X"3A",X"7C",X"18",X"18",X"28", + X"48",X"4F",X"41",X"40",X"80",X"01",X"10",X"18",X"18",X"00",X"3C",X"3A",X"3A",X"7A",X"18",X"18", + X"18",X"18",X"18",X"18",X"18",X"18",X"38",X"72",X"20",X"62",X"6F",X"75",X"74",X"6F",X"6E",X"20", + X"73",X"74",X"61",X"72",X"74",X"20",X"31",X"20",X"6F",X"75",X"20",X"32",X"00",X"C9",X"CD",X"7B", + X"29",X"90",X"20",X"BE",X"53",X"74",X"61",X"72",X"74",X"6B",X"6E",X"6F",X"65",X"70",X"66",X"65", + X"20",X"64",X"72",X"75",X"65",X"63",X"6B",X"65",X"6E",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"44", + X"BE",X"50",X"75",X"6C",X"73",X"61",X"72",X"20",X"53",X"74",X"61",X"72",X"74",X"00",X"C9",X"CD", + X"7B",X"29",X"90",X"58",X"BE",X"49",X"6E",X"73",X"65",X"72",X"74",X"20",X"43",X"6F",X"69",X"6E", + X"00",X"C9",X"CD",X"7B",X"29",X"90",X"30",X"BE",X"49",X"6E",X"74",X"72",X"6F",X"64",X"75",X"69", + X"72",X"65",X"20",X"6C",X"61",X"20",X"6D",X"6F",X"6E",X"6E",X"61",X"69",X"65",X"00",X"C9",X"CD", + X"7B",X"29",X"90",X"48",X"BE",X"4D",X"75",X"6E",X"7A",X"65",X"20",X"65",X"69",X"6E",X"77",X"65", + X"72",X"66",X"65",X"6E",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"48",X"BE",X"50",X"6F",X"6E",X"67", + X"61",X"20",X"6C",X"61",X"20",X"6D",X"6F",X"6E",X"65",X"64",X"61",X"00",X"C9",X"00",X"C5",X"F5", + X"FD",X"2A",X"76",X"08",X"FD",X"66",X"07",X"FD",X"6E",X"09",X"CD",X"E7",X"1C",X"D5",X"DD",X"66", + X"07",X"DD",X"6E",X"09",X"2D",X"2D",X"2D",X"2D",X"25",X"25",X"25",X"25",X"CD",X"E7",X"1C",X"D9", + X"47",X"D9",X"C1",X"79",X"BB",X"20",X"03",X"F1",X"C1",X"C9",X"7C",X"E5",X"C6",X"10",X"67",X"CD", + X"E7",X"1C",X"D9",X"4F",X"D9",X"7D",X"C6",X"13",X"6F",X"CD",X"E7",X"1C",X"D9",X"57",X"D9",X"7D", + X"E1",X"6F",X"CD",X"E7",X"1C",X"D9",X"5F",X"F1",X"67",X"2E",X"00",X"CB",X"5C",X"28",X"06",X"78", + X"B1",X"E6",X"08",X"B5",X"6F",X"CB",X"54",X"28",X"06",X"7A",X"B3",X"E6",X"04",X"B5",X"6F",X"CB", + X"4C",X"28",X"06",X"78",X"B3",X"E6",X"02",X"B5",X"6F",X"CB",X"44",X"28",X"06",X"79",X"B2",X"E6", + X"01",X"B5",X"6F",X"2F",X"A4",X"C1",X"C9",X"7D",X"1E",X"00",X"FE",X"46",X"38",X"08",X"1E",X"05", + X"FE",X"8A",X"EA",X"06",X"02",X"CD",X"05",X"15",X"3A",X"7A",X"43",X"C6",X"02",X"E6",X"07",X"47", + X"CD",X"05",X"15",X"06",X"07",X"FD",X"21",X"7B",X"43",X"C5",X"FD",X"E5",X"CD",X"1A",X"15",X"FD", + X"E1",X"C1",X"11",X"08",X"00",X"FD",X"19",X"10",X"F0",X"C9",X"FD",X"7E",X"00",X"B7",X"28",X"0C", + X"FD",X"34",X"01",X"CD",X"53",X"15",X"DC",X"A0",X"15",X"CD",X"7E",X"15",X"01",X"04",X"00",X"FD", + X"09",X"FD",X"35",X"01",X"C0",X"FD",X"34",X"01",X"AF",X"FD",X"B6",X"FD",X"C8",X"AF",X"FD",X"B6", + X"00",X"CA",X"4A",X"15",X"CD",X"53",X"15",X"CD",X"7E",X"15",X"FD",X"35",X"FD",X"C0",X"FD",X"36", + X"00",X"00",X"C9",X"0F",X"D2",X"5A",X"15",X"FD",X"35",X"02",X"0F",X"D2",X"61",X"15",X"FD",X"34", + X"02",X"0F",X"D2",X"68",X"15",X"FD",X"35",X"03",X"0F",X"D2",X"6F",X"15",X"FD",X"34",X"03",X"FD", + X"66",X"03",X"FD",X"6E",X"02",X"CD",X"A1",X"29",X"36",X"80",X"DB",X"4E",X"07",X"C9",X"FD",X"7E", + X"02",X"FD",X"46",X"00",X"11",X"FF",X"03",X"CD",X"97",X"15",X"FD",X"7E",X"03",X"11",X"D0",X"0C", + X"CD",X"97",X"15",X"FD",X"70",X"00",X"C9",X"FE",X"00",X"28",X"02",X"BB",X"C0",X"06",X"00",X"C9", + X"FD",X"36",X"00",X"00",X"DD",X"2A",X"76",X"08",X"CD",X"CB",X"15",X"ED",X"4B",X"70",X"08",X"78", + X"B1",X"28",X"17",X"C5",X"DD",X"E1",X"CD",X"CB",X"15",X"DD",X"66",X"FF",X"DD",X"6E",X"FE",X"E5", + X"DD",X"E1",X"7D",X"B9",X"20",X"F0",X"7C",X"B8",X"20",X"EC",X"C9",X"DD",X"CB",X"00",X"56",X"C8", + X"DD",X"66",X"0B",X"DD",X"6E",X"0A",X"56",X"23",X"5E",X"EB",X"56",X"23",X"5E",X"1C",X"FD",X"7E", + X"03",X"DD",X"96",X"09",X"3C",X"F8",X"BB",X"D0",X"FD",X"7E",X"02",X"DD",X"96",X"07",X"F8",X"CB", + X"22",X"CB",X"22",X"CB",X"22",X"14",X"BA",X"D0",X"DD",X"CB",X"00",X"FE",X"DD",X"CB",X"FA",X"C6", + X"E1",X"C9",X"F3",X"31",X"00",X"43",X"DB",X"60",X"CB",X"4F",X"C2",X"3A",X"07",X"21",X"70",X"08", + X"06",X"34",X"36",X"00",X"23",X"10",X"FB",X"21",X"00",X"40",X"01",X"00",X"04",X"AF",X"77",X"23", + X"0D",X"20",X"FB",X"10",X"F9",X"CD",X"21",X"17",X"21",X"DC",X"08",X"11",X"02",X"43",X"06",X"1E", + X"7E",X"23",X"E6",X"F0",X"4F",X"7E",X"23",X"0F",X"0F",X"0F",X"0F",X"E6",X"0F",X"B1",X"12",X"13", + X"10",X"EE",X"DB",X"49",X"2F",X"21",X"9F",X"08",X"77",X"23",X"77",X"CD",X"66",X"16",X"CD",X"AC", + X"19",X"CD",X"8B",X"18",X"CD",X"98",X"1A",X"CD",X"8B",X"18",X"CD",X"85",X"16",X"CA",X"4B",X"16", + X"CD",X"66",X"16",X"CD",X"B2",X"18",X"F3",X"E1",X"22",X"00",X"44",X"32",X"02",X"44",X"31",X"00", + X"43",X"CD",X"22",X"1E",X"FD",X"2A",X"72",X"08",X"CD",X"F1",X"22",X"CD",X"AB",X"26",X"2A",X"00", + X"44",X"3A",X"02",X"44",X"E9",X"2A",X"3E",X"43",X"22",X"73",X"43",X"3A",X"40",X"43",X"32",X"75", + X"43",X"21",X"00",X"00",X"22",X"3E",X"43",X"22",X"3F",X"43",X"2A",X"5C",X"43",X"E5",X"21",X"D9", + X"16",X"22",X"6F",X"43",X"3E",X"FF",X"32",X"6E",X"43",X"01",X"0C",X"00",X"11",X"44",X"43",X"21", + X"CD",X"16",X"ED",X"B0",X"CD",X"9D",X"20",X"E1",X"F5",X"22",X"5C",X"43",X"CD",X"78",X"26",X"2A", + X"73",X"43",X"22",X"3E",X"43",X"2A",X"74",X"43",X"22",X"3F",X"43",X"F1",X"C9",X"01",X"02",X"02", + X"1E",X"64",X"01",X"70",X"00",X"01",X"1E",X"02",X"00",X"0A",X"8F",X"12",X"8F",X"14",X"8F",X"19", + X"8F",X"02",X"9F",X"19",X"8F",X"06",X"8F",X"18",X"8F",X"02",X"FF",X"00",X"FF",X"02",X"FF",X"BF", + X"08",X"AF",X"09",X"BF",X"01",X"BF",X"09",X"FF",X"09",X"C1",X"12",X"8F",X"00",X"FF",X"01",X"D4", + X"08",X"BF",X"18",X"BF",X"18",X"8F",X"08",X"FF",X"08",X"B6",X"02",X"C0",X"06",X"9C",X"12",X"8F", + X"08",X"BF",X"00",X"FF",X"14",X"8F",X"14",X"8F",X"14",X"8F",X"14",X"8F",X"14",X"8F",X"00",X"FF", + X"FF",X"ED",X"73",X"5E",X"08",X"31",X"5E",X"08",X"F5",X"C5",X"D5",X"E5",X"DD",X"E5",X"DB",X"65", + X"CB",X"7F",X"C2",X"05",X"06",X"3A",X"6E",X"43",X"B7",X"CC",X"12",X"1D",X"CD",X"76",X"17",X"3A", + X"6E",X"43",X"B7",X"20",X"1D",X"2A",X"98",X"08",X"7C",X"B5",X"28",X"19",X"DB",X"44",X"E6",X"C0", + X"FE",X"40",X"20",X"11",X"7E",X"CB",X"7F",X"20",X"09",X"23",X"D3",X"44",X"CB",X"77",X"28",X"05", + X"18",X"E6",X"21",X"00",X"00",X"22",X"98",X"08",X"DD",X"E1",X"E1",X"D1",X"C1",X"F1",X"ED",X"7B", + X"5E",X"08",X"D3",X"4C",X"ED",X"45",X"21",X"78",X"08",X"46",X"23",X"56",X"23",X"5E",X"23",X"0E", + X"41",X"CB",X"80",X"CB",X"C2",X"ED",X"51",X"0D",X"ED",X"41",X"0C",X"CB",X"82",X"ED",X"51",X"0D", + X"ED",X"59",X"0C",X"0C",X"06",X"03",X"79",X"0C",X"51",X"5E",X"23",X"4F",X"7E",X"23",X"ED",X"79", + X"79",X"4A",X"ED",X"59",X"14",X"14",X"10",X"F1",X"0D",X"3E",X"00",X"06",X"04",X"B6",X"23",X"ED", + X"79",X"E6",X"C0",X"C6",X"40",X"10",X"F6",X"C9",X"06",X"06",X"21",X"BE",X"08",X"CD",X"B3",X"2D", + X"3A",X"76",X"43",X"FE",X"02",X"CC",X"B3",X"2D",X"CD",X"51",X"18",X"01",X"0C",X"00",X"11",X"44", + X"43",X"21",X"7F",X"18",X"ED",X"B0",X"CD",X"78",X"26",X"2A",X"5C",X"43",X"22",X"45",X"43",X"AF", + X"32",X"6E",X"43",X"32",X"9A",X"08",X"3C",X"32",X"9B",X"08",X"CD",X"A7",X"33",X"21",X"44",X"43", + X"11",X"50",X"43",X"01",X"0C",X"00",X"ED",X"B0",X"3E",X"02",X"77",X"3A",X"76",X"43",X"FE",X"02", + X"28",X"04",X"AF",X"32",X"55",X"43",X"FB",X"21",X"1E",X"64",X"22",X"47",X"43",X"3A",X"44",X"43", + X"3D",X"28",X"0B",X"DB",X"4A",X"CB",X"7F",X"28",X"05",X"3E",X"E0",X"32",X"47",X"43",X"CD",X"9D", + X"20",X"CD",X"78",X"26",X"2A",X"5C",X"43",X"22",X"45",X"43",X"3E",X"5A",X"CD",X"6D",X"1E",X"CD", + X"F1",X"22",X"21",X"49",X"43",X"35",X"08",X"CD",X"6A",X"18",X"7E",X"B7",X"C2",X"06",X"18",X"08", + X"20",X"F5",X"CD",X"6A",X"18",X"CD",X"51",X"2C",X"CD",X"6A",X"18",X"CD",X"51",X"2C",X"C3",X"4B", + X"16",X"21",X"00",X"00",X"22",X"3E",X"43",X"22",X"40",X"43",X"22",X"42",X"43",X"22",X"A1",X"08", + X"22",X"A2",X"08",X"21",X"DB",X"1A",X"22",X"98",X"08",X"C9",X"E5",X"21",X"44",X"43",X"11",X"50", + X"43",X"06",X"0C",X"1A",X"4E",X"EB",X"12",X"71",X"EB",X"23",X"13",X"10",X"F6",X"E1",X"C9",X"01", + X"00",X"00",X"1E",X"64",X"03",X"60",X"00",X"05",X"5A",X"00",X"00",X"06",X"03",X"2A",X"72",X"08", + X"23",X"36",X"3C",X"2B",X"CB",X"CE",X"DB",X"65",X"CB",X"47",X"28",X"04",X"3E",X"01",X"18",X"21", + X"CD",X"7B",X"19",X"CD",X"97",X"19",X"20",X"0A",X"2A",X"72",X"08",X"CB",X"4E",X"20",X"E7",X"10", + X"DC",X"C9",X"6F",X"CD",X"F1",X"18",X"CB",X"4D",X"3E",X"01",X"28",X"05",X"CD",X"F1",X"18",X"3E", + X"02",X"32",X"76",X"43",X"2A",X"72",X"08",X"36",X"01",X"E1",X"C3",X"B8",X"17",X"E5",X"21",X"00", + X"00",X"39",X"CD",X"E0",X"18",X"77",X"06",X"02",X"11",X"78",X"D5",X"CD",X"40",X"2A",X"E1",X"C9", + X"3A",X"A5",X"08",X"0F",X"0F",X"0F",X"0F",X"E6",X"0F",X"4F",X"3A",X"A4",X"08",X"E6",X"F0",X"B1", + X"C9",X"CD",X"E0",X"18",X"C6",X"99",X"27",X"4F",X"E6",X"F0",X"32",X"A4",X"08",X"79",X"07",X"07", + X"07",X"07",X"E6",X"F0",X"32",X"A5",X"08",X"C9",X"7E",X"B7",X"C8",X"C5",X"E5",X"35",X"78",X"3D", + X"87",X"87",X"87",X"5F",X"16",X"00",X"21",X"A6",X"08",X"19",X"06",X"08",X"CD",X"B3",X"2D",X"E1", + X"E5",X"11",X"05",X"00",X"19",X"7E",X"57",X"3C",X"E6",X"03",X"77",X"ED",X"78",X"E6",X"0F",X"CB", + X"1A",X"17",X"4F",X"06",X"00",X"21",X"5B",X"19",X"09",X"7E",X"CB",X"42",X"28",X"04",X"07",X"07", + X"07",X"07",X"E6",X"0F",X"C6",X"00",X"27",X"57",X"CD",X"E0",X"18",X"FE",X"99",X"28",X"09",X"82", + X"27",X"30",X"02",X"3E",X"99",X"CD",X"F7",X"18",X"E1",X"C1",X"C9",X"11",X"11",X"22",X"22",X"33", + X"33",X"44",X"44",X"55",X"55",X"66",X"66",X"77",X"77",X"AA",X"AA",X"EE",X"EE",X"00",X"11",X"11", + X"22",X"00",X"55",X"00",X"77",X"00",X"21",X"11",X"21",X"11",X"32",X"C5",X"21",X"9C",X"08",X"CD", + X"E0",X"18",X"F5",X"01",X"62",X"03",X"CD",X"08",X"19",X"23",X"0C",X"10",X"F9",X"CD",X"E0",X"18", + X"C1",X"B8",X"C4",X"CD",X"18",X"C1",X"C9",X"CD",X"E0",X"18",X"2E",X"00",X"B7",X"28",X"08",X"FE", + X"01",X"2E",X"01",X"28",X"02",X"2E",X"03",X"DB",X"49",X"2F",X"A5",X"C9",X"CD",X"4E",X"1A",X"CD", + X"AF",X"35",X"CD",X"7B",X"29",X"90",X"0C",X"BE",X"1F",X"31",X"39",X"38",X"30",X"20",X"53",X"54", + X"45",X"52",X"4E",X"20",X"45",X"6C",X"65",X"63",X"74",X"72",X"6F",X"6E",X"69",X"63",X"73",X"2C", + X"20",X"49",X"6E",X"63",X"2E",X"00",X"CD",X"CD",X"18",X"CD",X"14",X"23",X"CD",X"ED",X"1A",X"04", + X"1B",X"2D",X"1B",X"17",X"1B",X"45",X"1B",X"21",X"02",X"43",X"3E",X"01",X"32",X"00",X"43",X"11", + X"38",X"18",X"D5",X"E5",X"7E",X"23",X"B6",X"23",X"B6",X"E1",X"E5",X"20",X"04",X"E1",X"D1",X"18", + X"35",X"21",X"00",X"43",X"06",X"02",X"CD",X"40",X"2A",X"13",X"E1",X"06",X"06",X"CD",X"4A",X"2A", + X"13",X"AF",X"4E",X"CD",X"DB",X"29",X"13",X"23",X"4E",X"CD",X"DB",X"29",X"13",X"23",X"4E",X"CD", + X"DB",X"29",X"23",X"D1",X"7A",X"C6",X"10",X"57",X"3A",X"00",X"43",X"C6",X"01",X"27",X"32",X"00", + X"43",X"FE",X"11",X"C2",X"F2",X"19",X"21",X"00",X"46",X"CD",X"45",X"1A",X"21",X"00",X"5B",X"CD", + X"45",X"1A",X"21",X"80",X"5D",X"3E",X"FF",X"06",X"40",X"77",X"23",X"10",X"FC",X"C9",X"21",X"00", + X"81",X"01",X"00",X"07",X"AF",X"77",X"23",X"0D",X"20",X"FB",X"10",X"F9",X"F3",X"ED",X"73",X"00", + X"43",X"31",X"00",X"60",X"06",X"E0",X"11",X"00",X"00",X"D5",X"D5",X"D5",X"D5",X"D5",X"D5",X"D5", + X"D5",X"D5",X"D5",X"D5",X"D5",X"D5",X"D5",X"D5",X"D5",X"10",X"EE",X"ED",X"7B",X"00",X"43",X"FB", + X"DB",X"4A",X"CB",X"7F",X"20",X"0D",X"3A",X"44",X"43",X"FE",X"02",X"20",X"06",X"3E",X"08",X"32", + X"79",X"43",X"C9",X"AF",X"32",X"79",X"43",X"C9",X"CD",X"DD",X"1A",X"CD",X"E0",X"18",X"28",X"21", + X"3D",X"28",X"0F",X"CD",X"13",X"36",X"CD",X"ED",X"1A",X"94",X"1B",X"DE",X"1B",X"BB",X"1B",X"FB", + X"1B",X"C9",X"CD",X"0A",X"36",X"CD",X"ED",X"1A",X"54",X"1B",X"DE",X"1B",X"76",X"1B",X"FB",X"1B", + X"C9",X"CD",X"01",X"36",X"CD",X"ED",X"1A",X"0F",X"1C",X"3F",X"1C",X"22",X"1C",X"56",X"1C",X"21", + X"D6",X"1A",X"22",X"98",X"08",X"C9",X"65",X"10",X"09",X"0B",X"11",X"45",X"FF",X"21",X"C0",X"5B", + X"01",X"C0",X"02",X"AF",X"77",X"23",X"0D",X"C2",X"E4",X"1A",X"10",X"F8",X"C9",X"E1",X"54",X"5D", + X"01",X"08",X"00",X"09",X"E5",X"EB",X"DB",X"60",X"E6",X"C0",X"07",X"07",X"07",X"4F",X"09",X"7E", + X"23",X"66",X"6F",X"E9",X"CD",X"7B",X"29",X"90",X"58",X"00",X"48",X"69",X"67",X"68",X"20",X"53", + X"63",X"6F",X"72",X"65",X"73",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"48",X"00",X"4D",X"65",X"69", + X"6C",X"6C",X"65",X"75",X"72",X"20",X"53",X"63",X"6F",X"72",X"65",X"00",X"C9",X"CD",X"7B",X"29", + X"90",X"40",X"00",X"48",X"6F",X"65",X"63",X"68",X"73",X"74",X"65",X"72",X"20",X"47",X"65",X"62", + X"6E",X"69",X"73",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"5C",X"00",X"52",X"65",X"63",X"6F",X"72", + X"64",X"73",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"14",X"BE",X"50",X"75",X"73",X"68",X"20",X"31", + X"20",X"50",X"6C",X"61",X"79",X"65",X"72",X"20",X"53",X"74",X"61",X"72",X"74",X"20",X"42",X"75", + X"74",X"74",X"6F",X"6E",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"24",X"BE",X"50",X"6F",X"75",X"73", + X"73",X"65",X"72",X"20",X"62",X"6F",X"75",X"74",X"6F",X"6E",X"20",X"73",X"74",X"61",X"72",X"74", + X"20",X"31",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"04",X"BE",X"50",X"75",X"73",X"68",X"20",X"31", + X"20",X"6F",X"72",X"20",X"32",X"20",X"50",X"6C",X"61",X"79",X"65",X"72",X"20",X"53",X"74",X"61", + X"72",X"74",X"20",X"42",X"75",X"74",X"74",X"6F",X"6E",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"10", + X"BE",X"50",X"6F",X"75",X"73",X"73",X"65",X"72",X"20",X"62",X"6F",X"75",X"74",X"6F",X"6E",X"20", + X"73",X"74",X"61",X"72",X"74",X"20",X"31",X"20",X"6F",X"75",X"20",X"32",X"00",X"C9",X"CD",X"7B", + X"29",X"90",X"20",X"BE",X"53",X"74",X"61",X"72",X"74",X"6B",X"6E",X"6F",X"65",X"70",X"66",X"65", + X"20",X"64",X"72",X"75",X"65",X"63",X"6B",X"65",X"6E",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"44", + X"BE",X"50",X"75",X"6C",X"73",X"61",X"72",X"20",X"53",X"74",X"61",X"72",X"74",X"00",X"C9",X"CD", + X"7B",X"29",X"90",X"58",X"BE",X"49",X"6E",X"73",X"65",X"72",X"74",X"20",X"43",X"6F",X"69",X"6E", + X"00",X"C9",X"CD",X"7B",X"29",X"90",X"30",X"BE",X"49",X"6E",X"74",X"72",X"6F",X"64",X"75",X"69", + X"72",X"65",X"20",X"6C",X"61",X"20",X"6D",X"6F",X"6E",X"6E",X"61",X"69",X"65",X"00",X"C9",X"CD", + X"7B",X"29",X"90",X"48",X"BE",X"4D",X"75",X"6E",X"7A",X"65",X"20",X"65",X"69",X"6E",X"77",X"65", + X"72",X"66",X"65",X"6E",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"48",X"BE",X"50",X"6F",X"6E",X"67", + X"61",X"20",X"6C",X"61",X"20",X"6D",X"6F",X"6E",X"65",X"64",X"61",X"00",X"C9",X"A3",X"C5",X"F5", + X"FD",X"2A",X"76",X"08",X"FD",X"66",X"07",X"FD",X"6E",X"09",X"CD",X"E7",X"1C",X"D5",X"DD",X"66", + X"07",X"DD",X"6E",X"09",X"2D",X"2D",X"2D",X"2D",X"25",X"25",X"25",X"25",X"CD",X"E7",X"1C",X"D9", + X"47",X"D9",X"C1",X"79",X"BB",X"20",X"03",X"F1",X"C1",X"C9",X"7C",X"E5",X"C6",X"10",X"67",X"CD", + X"E7",X"1C",X"D9",X"4F",X"D9",X"7D",X"C6",X"13",X"6F",X"CD",X"E7",X"1C",X"D9",X"57",X"D9",X"7D", + X"E1",X"6F",X"CD",X"E7",X"1C",X"D9",X"5F",X"F1",X"67",X"2E",X"00",X"CB",X"5C",X"28",X"06",X"78", + X"B1",X"E6",X"08",X"B5",X"6F",X"CB",X"54",X"28",X"06",X"7A",X"B3",X"E6",X"04",X"B5",X"6F",X"CB", + X"4C",X"28",X"06",X"78",X"B3",X"E6",X"02",X"B5",X"6F",X"CB",X"44",X"28",X"06",X"79",X"B2",X"E6", + X"01",X"B5",X"6F",X"2F",X"A4",X"C1",X"C9",X"7D",X"1E",X"00",X"FE",X"46",X"38",X"08",X"1E",X"05", + X"FE",X"8A",X"38",X"02",X"1E",X"0A",X"7C",X"06",X"05",X"0E",X"3A",X"16",X"30",X"B9",X"38",X"08", + X"1C",X"08",X"79",X"82",X"4F",X"08",X"10",X"F5",X"EB",X"01",X"5E",X"43",X"26",X"00",X"09",X"7E", + X"EB",X"C9",X"DD",X"21",X"22",X"1D",X"ED",X"4B",X"85",X"08",X"CD",X"22",X"1D",X"ED",X"43",X"85", + X"08",X"C9",X"0A",X"03",X"26",X"00",X"87",X"6F",X"11",X"31",X"1D",X"19",X"7E",X"23",X"66",X"6F", + X"E9",X"51",X"1D",X"5C",X"1D",X"5D",X"1D",X"68",X"1D",X"74",X"1D",X"7E",X"1D",X"8A",X"1D",X"96", + X"1D",X"A7",X"1D",X"B1",X"1D",X"BD",X"1D",X"CB",X"1D",X"E4",X"1D",X"F4",X"1D",X"09",X"1E",X"1C", + X"1E",X"0B",X"21",X"00",X"00",X"22",X"87",X"08",X"22",X"89",X"08",X"C9",X"C9",X"0A",X"03",X"6F", + X"87",X"9F",X"67",X"09",X"44",X"4D",X"DD",X"E9",X"0A",X"03",X"6F",X"0A",X"03",X"67",X"35",X"20", + X"EC",X"03",X"DD",X"E9",X"0A",X"03",X"6F",X"0A",X"03",X"67",X"5E",X"C3",X"8D",X"1D",X"0A",X"03", + X"6F",X"0A",X"03",X"67",X"5E",X"23",X"56",X"C3",X"9C",X"1D",X"0A",X"03",X"5F",X"0A",X"03",X"6F", + X"0A",X"03",X"67",X"73",X"DD",X"E9",X"0A",X"03",X"5F",X"0A",X"03",X"57",X"0A",X"03",X"6F",X"0A", + X"03",X"67",X"73",X"23",X"72",X"DD",X"E9",X"0A",X"03",X"6F",X"0A",X"03",X"67",X"5E",X"C3",X"C0", + X"1D",X"0A",X"03",X"6F",X"0A",X"03",X"67",X"5E",X"23",X"56",X"C3",X"D1",X"1D",X"0A",X"03",X"5F", + X"0A",X"03",X"6F",X"0A",X"03",X"67",X"7E",X"83",X"77",X"DD",X"E9",X"0A",X"03",X"5F",X"0A",X"03", + X"57",X"0A",X"03",X"6F",X"0A",X"03",X"67",X"E5",X"7E",X"23",X"66",X"6F",X"19",X"EB",X"E1",X"73", + X"23",X"72",X"DD",X"E9",X"0A",X"03",X"5F",X"0A",X"03",X"6F",X"0A",X"03",X"67",X"CB",X"2E",X"1D", + X"20",X"FB",X"DD",X"E9",X"0A",X"03",X"5F",X"0A",X"03",X"6F",X"0A",X"03",X"67",X"23",X"CB",X"2E", + X"2B",X"CB",X"1E",X"23",X"1D",X"20",X"F7",X"DD",X"E9",X"0A",X"03",X"5F",X"0A",X"03",X"6F",X"0A", + X"03",X"67",X"0A",X"77",X"23",X"03",X"1D",X"C2",X"12",X"1E",X"DD",X"E9",X"0A",X"03",X"87",X"C3", + X"0B",X"1E",X"E1",X"D9",X"21",X"01",X"00",X"E5",X"E5",X"21",X"00",X"00",X"39",X"3A",X"73",X"08", + X"B7",X"20",X"06",X"E5",X"22",X"72",X"08",X"18",X"1E",X"FD",X"E5",X"C1",X"FD",X"2A",X"72",X"08", + X"EB",X"FD",X"66",X"FF",X"FD",X"6E",X"FE",X"E5",X"F3",X"FD",X"72",X"FF",X"FD",X"73",X"FE",X"FB", + X"ED",X"53",X"72",X"08",X"C5",X"FD",X"E1",X"D9",X"E9",X"21",X"00",X"00",X"39",X"EB",X"21",X"E8", + X"FF",X"39",X"F9",X"2A",X"72",X"08",X"23",X"23",X"73",X"23",X"72",X"FD",X"E9",X"FD",X"2A",X"72", + X"08",X"FD",X"77",X"01",X"FD",X"36",X"00",X"82",X"FD",X"2A",X"72",X"08",X"21",X"00",X"00",X"39", + X"31",X"70",X"08",X"FD",X"75",X"02",X"FD",X"74",X"03",X"18",X"04",X"FD",X"2A",X"72",X"08",X"FD", + X"66",X"FF",X"FD",X"6E",X"FE",X"E5",X"FD",X"E1",X"CB",X"46",X"CA",X"8F",X"1E",X"FD",X"6E",X"02", + X"FD",X"66",X"03",X"FD",X"22",X"72",X"08",X"F9",X"C9",X"CD",X"D4",X"1F",X"DD",X"36",X"00",X"16", + X"CD",X"22",X"1E",X"C5",X"FD",X"21",X"8B",X"1E",X"CD",X"59",X"1E",X"C1",X"DD",X"2A",X"76",X"08", + X"DD",X"CB",X"00",X"7E",X"C2",X"A7",X"1F",X"3A",X"6E",X"43",X"B7",X"28",X"14",X"2A",X"6F",X"43", + X"7E",X"23",X"22",X"6F",X"43",X"CB",X"7F",X"28",X"16",X"CB",X"BF",X"C5",X"CD",X"6D",X"1E",X"18", + X"DA",X"3A",X"79",X"43",X"B7",X"28",X"04",X"DB",X"4A",X"18",X"02",X"DB",X"48",X"EE",X"1F",X"CB", + X"67",X"57",X"20",X"0D",X"E6",X"0F",X"B9",X"C4",X"91",X"1F",X"C5",X"CD",X"78",X"1E",X"C3",X"BB", + X"1E",X"FD",X"CB",X"00",X"4E",X"20",X"F3",X"AF",X"FD",X"21",X"7B",X"43",X"FD",X"B6",X"04",X"28", + X"0A",X"FD",X"21",X"83",X"43",X"AF",X"FD",X"B6",X"04",X"20",X"DF",X"7A",X"E6",X"0F",X"CA",X"FA", + X"1E",X"CD",X"BD",X"33",X"4F",X"21",X"42",X"20",X"06",X"00",X"50",X"09",X"5E",X"21",X"67",X"20", + X"19",X"19",X"19",X"DD",X"36",X"06",X"00",X"DD",X"36",X"08",X"00",X"7E",X"23",X"F3",X"DD",X"77", + X"0A",X"7E",X"23",X"DD",X"77",X"0B",X"FB",X"DD",X"36",X"0C",X"01",X"00",X"DD",X"7E",X"0C",X"FE", + X"02",X"20",X"F8",X"0E",X"FF",X"C5",X"46",X"23",X"4E",X"23",X"56",X"DD",X"7E",X"07",X"80",X"6F", + X"DD",X"7E",X"09",X"81",X"67",X"FD",X"75",X"02",X"FD",X"74",X"03",X"FD",X"75",X"06",X"FD",X"74", + X"07",X"F3",X"FD",X"72",X"00",X"FD",X"36",X"01",X"00",X"FD",X"72",X"04",X"FD",X"36",X"05",X"08", + X"FB",X"3E",X"08",X"CD",X"6D",X"1E",X"FD",X"CB",X"00",X"CE",X"FD",X"36",X"01",X"0C",X"C3",X"BB", + X"1E",X"4F",X"E6",X"0F",X"CD",X"3D",X"2B",X"21",X"53",X"20",X"19",X"7E",X"23",X"66",X"F3",X"DD", + X"77",X"0A",X"DD",X"74",X"0B",X"FB",X"C9",X"CD",X"39",X"34",X"3E",X"10",X"CD",X"94",X"1F",X"DD", + X"CB",X"00",X"EE",X"CD",X"1F",X"2C",X"3E",X"2D",X"CD",X"6D",X"1E",X"FD",X"7E",X"01",X"B7",X"28", + X"05",X"CD",X"78",X"1E",X"18",X"F5",X"2A",X"76",X"08",X"36",X"09",X"FD",X"CB",X"00",X"86",X"CD", + X"78",X"1E",X"18",X"FB",X"FD",X"E1",X"21",X"00",X"00",X"06",X"07",X"E5",X"10",X"FD",X"DD",X"21", + X"00",X"00",X"DD",X"39",X"E5",X"DD",X"22",X"76",X"08",X"3A",X"44",X"43",X"FE",X"01",X"3E",X"AA", + X"28",X"02",X"3E",X"DD",X"32",X"78",X"43",X"2A",X"47",X"43",X"DD",X"75",X"07",X"DD",X"74",X"09", + X"AF",X"CD",X"91",X"1F",X"DD",X"36",X"0D",X"02",X"DD",X"36",X"0C",X"01",X"FD",X"E9",X"E1",X"D9", + X"06",X"07",X"11",X"00",X"00",X"D5",X"10",X"FD",X"21",X"00",X"00",X"39",X"EB",X"3A",X"71",X"08", + X"B7",X"20",X"07",X"D5",X"ED",X"53",X"70",X"08",X"18",X"13",X"DD",X"2A",X"70",X"08",X"DD",X"66", + X"FF",X"DD",X"6E",X"FE",X"E5",X"F3",X"DD",X"72",X"FF",X"DD",X"73",X"FE",X"FB",X"D5",X"DD",X"E1", + X"D9",X"E9",X"00",X"0C",X"04",X"00",X"10",X"0E",X"02",X"10",X"08",X"0A",X"06",X"08",X"00",X"0C", + X"04",X"00",X"12",X"46",X"10",X"4B",X"10",X"4B",X"10",X"4B",X"10",X"4B",X"10",X"56",X"10",X"56", + X"10",X"56",X"10",X"4B",X"10",X"B3",X"12",X"46",X"10",X"00",X"00",X"00",X"00",X"61",X"10",X"07", + X"01",X"06",X"00",X"66",X"10",X"07",X"03",X"02",X"00",X"6B",X"10",X"06",X"06",X"0A",X"00",X"70", + X"10",X"06",X"07",X"08",X"00",X"75",X"10",X"00",X"06",X"09",X"00",X"7A",X"10",X"00",X"03",X"01", + X"00",X"7F",X"10",X"00",X"00",X"05",X"00",X"84",X"10",X"07",X"02",X"04",X"00",X"CD",X"4E",X"1A", + X"CD",X"40",X"25",X"3A",X"6E",X"43",X"B7",X"20",X"2E",X"CD",X"D4",X"1F",X"01",X"12",X"18",X"3A", + X"76",X"43",X"FE",X"02",X"28",X"02",X"06",X"08",X"DD",X"71",X"00",X"C5",X"DD",X"E5",X"3E",X"0A", + X"CD",X"6D",X"1E",X"DD",X"E1",X"C1",X"3E",X"1B",X"A9",X"4F",X"10",X"EC",X"21",X"00",X"00",X"22", + X"76",X"08",X"06",X"08",X"D1",X"10",X"FD",X"FB",X"3A",X"4A",X"43",X"C6",X"60",X"27",X"32",X"4A", + X"43",X"3A",X"4C",X"43",X"FE",X"01",X"28",X"04",X"3D",X"32",X"4C",X"43",X"AF",X"32",X"71",X"43", + X"FD",X"2A",X"72",X"08",X"FD",X"77",X"01",X"3A",X"4D",X"43",X"FE",X"14",X"38",X"05",X"D6",X"0A", + X"32",X"4D",X"43",X"FD",X"21",X"17",X"21",X"21",X"F0",X"FF",X"39",X"F9",X"CD",X"59",X"1E",X"21", + X"10",X"00",X"39",X"F9",X"C3",X"57",X"21",X"3E",X"16",X"32",X"00",X"43",X"4F",X"3A",X"4A",X"43", + X"47",X"CD",X"78",X"26",X"B8",X"38",X"1E",X"21",X"A0",X"23",X"06",X"00",X"09",X"46",X"23",X"4E", + X"CD",X"78",X"26",X"E6",X"1F",X"80",X"47",X"CD",X"78",X"26",X"E6",X"1F",X"81",X"4F",X"FD",X"21", + X"45",X"21",X"C3",X"B8",X"23",X"3A",X"00",X"43",X"3D",X"3D",X"32",X"00",X"43",X"4F",X"20",X"CD", + X"FD",X"21",X"A9",X"1E",X"C3",X"8E",X"2A",X"DD",X"2A",X"76",X"08",X"DD",X"CB",X"00",X"56",X"C8", + X"DD",X"7E",X"09",X"32",X"48",X"43",X"47",X"DD",X"7E",X"07",X"32",X"47",X"43",X"DD",X"CB",X"00", + X"7E",X"C2",X"8D",X"21",X"B7",X"F2",X"82",X"21",X"FE",X"FC",X"D2",X"AC",X"22",X"FE",X"F6",X"D2", + X"5D",X"22",X"78",X"FE",X"02",X"DA",X"20",X"22",X"FE",X"BE",X"D2",X"CF",X"21",X"3A",X"6D",X"43", + X"B7",X"28",X"03",X"CD",X"14",X"23",X"3A",X"6E",X"43",X"B7",X"28",X"07",X"CD",X"7B",X"19",X"CD", + X"97",X"19",X"C0",X"FD",X"2A",X"72",X"08",X"FD",X"CB",X"00",X"CE",X"FD",X"7E",X"01",X"B7",X"20", + X"18",X"FD",X"36",X"01",X"3B",X"06",X"0C",X"21",X"D0",X"08",X"3A",X"6E",X"43",X"B7",X"20",X"06", + X"CD",X"B3",X"2D",X"CD",X"97",X"2B",X"CD",X"78",X"26",X"CD",X"78",X"1E",X"C3",X"57",X"21",X"3E", + X"06",X"32",X"48",X"43",X"21",X"46",X"43",X"34",X"CD",X"EB",X"22",X"28",X"09",X"21",X"AD",X"5F", + X"11",X"DF",X"5F",X"C3",X"3D",X"22",X"21",X"2D",X"44",X"11",X"00",X"44",X"E5",X"3E",X"1B",X"21", + X"00",X"01",X"19",X"01",X"00",X"19",X"D5",X"ED",X"B0",X"D1",X"01",X"00",X"01",X"2B",X"36",X"00", + X"0D",X"C2",X"FD",X"21",X"10",X"F7",X"3D",X"20",X"E6",X"CD",X"40",X"25",X"E1",X"11",X"1A",X"00", + X"0E",X"02",X"06",X"06",X"36",X"FF",X"23",X"10",X"FB",X"19",X"0D",X"20",X"F5",X"C3",X"D7",X"20", + X"3E",X"B9",X"32",X"48",X"43",X"21",X"46",X"43",X"35",X"CD",X"EB",X"22",X"28",X"09",X"21",X"2D", + X"46",X"11",X"00",X"46",X"C3",X"EC",X"21",X"21",X"AD",X"5D",X"11",X"FF",X"5D",X"E5",X"3E",X"1A", + X"01",X"00",X"19",X"21",X"00",X"FF",X"19",X"D5",X"ED",X"B8",X"D1",X"01",X"00",X"01",X"23",X"36", + X"00",X"0D",X"C2",X"4E",X"22",X"10",X"F7",X"3D",X"20",X"E6",X"C3",X"09",X"22",X"3E",X"08",X"32", + X"47",X"43",X"21",X"45",X"43",X"34",X"CD",X"EB",X"22",X"28",X"09",X"21",X"1F",X"4F",X"11",X"E0", + X"5F",X"C3",X"C9",X"22",X"21",X"00",X"4D",X"11",X"00",X"44",X"E5",X"3E",X"20",X"01",X"FF",X"19", + X"21",X"01",X"00",X"19",X"D5",X"ED",X"B0",X"06",X"D0",X"11",X"E1",X"FF",X"36",X"00",X"2B",X"36", + X"00",X"19",X"10",X"F8",X"D1",X"3D",X"20",X"E5",X"3E",X"06",X"F5",X"CD",X"40",X"25",X"F1",X"E1", + X"11",X"20",X"00",X"06",X"40",X"77",X"19",X"10",X"FC",X"C3",X"D7",X"20",X"3E",X"E6",X"32",X"47", + X"43",X"21",X"45",X"43",X"35",X"CD",X"EB",X"22",X"28",X"09",X"21",X"00",X"4F",X"11",X"00",X"46", + X"C3",X"7A",X"22",X"21",X"1F",X"4D",X"11",X"00",X"5E",X"E5",X"3E",X"20",X"01",X"00",X"1A",X"21", + X"FF",X"FF",X"19",X"D5",X"ED",X"B8",X"11",X"1F",X"00",X"36",X"00",X"23",X"36",X"00",X"19",X"10", + X"F8",X"D1",X"3D",X"20",X"E7",X"3E",X"60",X"F5",X"C3",X"9B",X"22",X"CD",X"E4",X"2B",X"CD",X"4E", + X"36",X"FD",X"E5",X"E1",X"FD",X"74",X"FF",X"FD",X"75",X"FE",X"21",X"00",X"00",X"F3",X"22",X"70", + X"08",X"22",X"76",X"08",X"AF",X"21",X"7B",X"43",X"06",X"38",X"77",X"23",X"10",X"FC",X"3A",X"79", + X"43",X"B7",X"FB",X"C9",X"AF",X"32",X"6D",X"43",X"11",X"00",X"D5",X"21",X"3E",X"43",X"06",X"06", + X"CD",X"40",X"2A",X"3A",X"76",X"43",X"FE",X"02",X"C0",X"11",X"B0",X"D5",X"21",X"41",X"43",X"06", + X"06",X"C3",X"40",X"2A",X"3A",X"44",X"43",X"FE",X"02",X"21",X"41",X"43",X"C8",X"21",X"3E",X"43", + X"C9",X"3E",X"FF",X"32",X"6D",X"43",X"1E",X"04",X"CD",X"34",X"23",X"23",X"23",X"23",X"CB",X"38", + X"08",X"04",X"2B",X"1D",X"10",X"FC",X"08",X"30",X"08",X"CB",X"21",X"CB",X"21",X"CB",X"21",X"CB", + X"21",X"79",X"86",X"27",X"77",X"30",X"08",X"2B",X"1D",X"28",X"04",X"0E",X"01",X"18",X"F2",X"CD", + X"34",X"23",X"44",X"4D",X"21",X"4F",X"43",X"11",X"49",X"43",X"DB",X"61",X"CB",X"7F",X"28",X"11", + X"0A",X"B7",X"28",X"0D",X"CB",X"4E",X"C0",X"CB",X"CE",X"EB",X"34",X"CD",X"38",X"35",X"C3",X"9A", + X"25",X"DB",X"61",X"CB",X"77",X"C8",X"03",X"0A",X"FE",X"50",X"D8",X"CB",X"46",X"C0",X"CB",X"C6", + X"18",X"E7",X"0C",X"0C",X"40",X"0C",X"A0",X"0C",X"CE",X"0C",X"40",X"50",X"70",X"50",X"9E",X"50", + X"0C",X"96",X"40",X"96",X"A0",X"96",X"CE",X"96",X"C5",X"D1",X"21",X"71",X"43",X"34",X"7E",X"32", + X"72",X"43",X"CD",X"0E",X"20",X"DD",X"72",X"07",X"DD",X"73",X"09",X"AF",X"CD",X"36",X"24",X"DD", + X"36",X"0C",X"01",X"DD",X"36",X"00",X"06",X"CD",X"22",X"1E",X"DD",X"E5",X"CD",X"59",X"1E",X"3A", + X"4D",X"43",X"FE",X"1E",X"30",X"02",X"3E",X"1E",X"CD",X"6D",X"1E",X"DD",X"E1",X"0E",X"00",X"FD", + X"2A",X"76",X"08",X"C5",X"FD",X"7E",X"07",X"DD",X"96",X"07",X"57",X"06",X"00",X"28",X"06",X"06", + X"01",X"38",X"02",X"06",X"02",X"FD",X"7E",X"09",X"C6",X"02",X"DD",X"96",X"09",X"5F",X"0E",X"00", + X"28",X"06",X"0E",X"04",X"38",X"02",X"0E",X"08",X"78",X"81",X"F5",X"4F",X"CD",X"7F",X"28",X"F1", + X"C1",X"CD",X"36",X"24",X"DD",X"E5",X"C5",X"CD",X"78",X"1E",X"C1",X"DD",X"E1",X"DD",X"CB",X"00", + X"7E",X"CA",X"EF",X"23",X"18",X"21",X"E6",X"0F",X"C4",X"6E",X"1C",X"B9",X"C8",X"4F",X"CD",X"3D", + X"2B",X"21",X"2D",X"25",X"19",X"7E",X"23",X"66",X"F3",X"DD",X"77",X"0A",X"DD",X"74",X"0B",X"FB", + X"3A",X"4C",X"43",X"DD",X"77",X"0D",X"C9",X"E5",X"DD",X"E5",X"CD",X"8A",X"34",X"E1",X"11",X"06", + X"00",X"19",X"F3",X"72",X"23",X"7E",X"D6",X"04",X"77",X"23",X"72",X"23",X"7E",X"D6",X"06",X"77", + X"23",X"01",X"3B",X"10",X"71",X"23",X"70",X"FB",X"23",X"36",X"01",X"23",X"36",X"01",X"DD",X"E5", + X"01",X"05",X"01",X"CD",X"41",X"23",X"21",X"4E",X"43",X"34",X"34",X"21",X"71",X"43",X"35",X"20", + X"3A",X"3A",X"72",X"43",X"F5",X"01",X"01",X"01",X"CD",X"41",X"23",X"F1",X"3D",X"20",X"F5",X"CD", + X"7B",X"29",X"00",X"60",X"D5",X"42",X"4F",X"4E",X"55",X"53",X"00",X"F5",X"3A",X"72",X"43",X"C6", + X"00",X"27",X"0F",X"0F",X"0F",X"0F",X"6F",X"E6",X"F0",X"67",X"3E",X"0F",X"A5",X"6F",X"F1",X"22", + X"00",X"43",X"08",X"21",X"00",X"43",X"06",X"04",X"CD",X"4A",X"2A",X"3E",X"1E",X"CD",X"6D",X"1E", + X"DD",X"E1",X"21",X"08",X"12",X"DD",X"7E",X"04",X"BD",X"20",X"06",X"DD",X"7E",X"05",X"BC",X"28", + X"09",X"DD",X"E5",X"CD",X"78",X"1E",X"DD",X"E1",X"18",X"E8",X"CD",X"F7",X"24",X"2A",X"72",X"08", + X"CB",X"86",X"CD",X"78",X"1E",X"18",X"F6",X"DD",X"E5",X"C1",X"50",X"59",X"EB",X"2B",X"56",X"2B", + X"5E",X"78",X"BA",X"20",X"F7",X"79",X"BB",X"20",X"F3",X"F3",X"DD",X"7E",X"FE",X"77",X"23",X"DD", + X"7E",X"FF",X"77",X"23",X"22",X"70",X"08",X"FB",X"C9",X"00",X"00",X"01",X"FF",X"01",X"00",X"01", + X"01",X"00",X"01",X"FF",X"01",X"FF",X"00",X"FF",X"FF",X"00",X"FF",X"00",X"00",X"00",X"10",X"13", + X"10",X"13",X"10",X"13",X"10",X"1C",X"10",X"27",X"10",X"27",X"10",X"27",X"10",X"30",X"10",X"41", + X"2A",X"45",X"43",X"22",X"5C",X"43",X"3A",X"79",X"43",X"B7",X"20",X"05",X"21",X"6A",X"5E",X"18", + X"03",X"21",X"4A",X"44",X"11",X"14",X"00",X"AF",X"0E",X"0C",X"06",X"0C",X"77",X"23",X"10",X"FC", + X"19",X"0D",X"20",X"F6",X"01",X"0F",X"00",X"11",X"5E",X"43",X"21",X"8C",X"26",X"ED",X"B0",X"21", + X"08",X"00",X"CD",X"D4",X"25",X"21",X"08",X"CC",X"CD",X"D4",X"25",X"21",X"04",X"00",X"CD",X"CA", + X"25",X"21",X"F8",X"00",X"CD",X"CA",X"25",X"DD",X"21",X"5E",X"43",X"21",X"38",X"44",X"CD",X"EB", + X"25",X"21",X"38",X"88",X"CD",X"EB",X"25",X"CD",X"9F",X"36",X"3A",X"44",X"43",X"FE",X"02",X"21", + X"38",X"D5",X"20",X"02",X"2E",X"E8",X"06",X"00",X"CD",X"A3",X"29",X"EB",X"08",X"3A",X"49",X"43", + X"47",X"08",X"05",X"28",X"0A",X"C5",X"0E",X"80",X"CD",X"DB",X"29",X"13",X"C1",X"10",X"F6",X"3A", + X"6E",X"43",X"B7",X"C4",X"CD",X"18",X"CD",X"14",X"23",X"C9",X"CD",X"62",X"26",X"3E",X"40",X"84", + X"67",X"C3",X"62",X"26",X"CD",X"4C",X"26",X"CD",X"4C",X"26",X"3E",X"30",X"85",X"6F",X"CD",X"4C", + X"26",X"C3",X"4C",X"26",X"06",X"10",X"CD",X"A3",X"29",X"EB",X"C9",X"CD",X"78",X"26",X"E5",X"CD", + X"78",X"26",X"01",X"06",X"26",X"C5",X"E6",X"03",X"CA",X"30",X"26",X"3D",X"CA",X"40",X"26",X"3D", + X"CA",X"14",X"26",X"C3",X"20",X"26",X"E1",X"DD",X"23",X"3E",X"30",X"85",X"6F",X"FE",X"DC",X"38", + X"DA",X"DD",X"23",X"C9",X"CD",X"4C",X"26",X"DD",X"CB",X"01",X"DE",X"DD",X"CB",X"06",X"D6",X"C9", + X"7D",X"D6",X"30",X"6F",X"CD",X"4C",X"26",X"DD",X"CB",X"00",X"DE",X"DD",X"CB",X"05",X"D6",X"C9", + X"7C",X"D6",X"44",X"67",X"CD",X"62",X"26",X"DD",X"CB",X"00",X"CE",X"DD",X"CB",X"01",X"C6",X"C9", + X"CD",X"62",X"26",X"DD",X"CB",X"05",X"CE",X"DD",X"CB",X"06",X"C6",X"C9",X"06",X"0C",X"C5",X"E5", + X"CD",X"E4",X"25",X"21",X"9B",X"26",X"CD",X"17",X"28",X"E1",X"C1",X"3E",X"04",X"85",X"6F",X"10", + X"ED",X"C9",X"06",X"12",X"C5",X"E5",X"CD",X"E4",X"25",X"21",X"9B",X"26",X"CD",X"17",X"28",X"E1", + X"C1",X"3E",X"04",X"84",X"67",X"10",X"ED",X"C9",X"E5",X"2A",X"5C",X"43",X"54",X"5D",X"29",X"19", + X"29",X"19",X"11",X"53",X"31",X"19",X"22",X"5C",X"43",X"7C",X"E1",X"C9",X"05",X"04",X"04",X"04", + X"06",X"01",X"00",X"00",X"00",X"02",X"09",X"08",X"08",X"08",X"0A",X"01",X"04",X"F0",X"F0",X"F0", + X"F0",X"02",X"04",X"FF",X"F0",X"FF",X"F0",X"FF",X"F0",X"FF",X"F0",X"F3",X"ED",X"73",X"74",X"08", + X"31",X"40",X"08",X"F5",X"DB",X"4E",X"1F",X"38",X"20",X"E5",X"C5",X"21",X"9F",X"08",X"7E",X"23", + X"46",X"A8",X"4F",X"DB",X"49",X"2F",X"77",X"2B",X"70",X"A1",X"E6",X"E0",X"2B",X"87",X"30",X"03", + X"34",X"18",X"F9",X"20",X"F7",X"C1",X"E1",X"18",X"43",X"FD",X"E5",X"DD",X"E5",X"E5",X"D5",X"C5", + X"08",X"F5",X"2A",X"70",X"08",X"E5",X"2A",X"76",X"08",X"CD",X"2D",X"27",X"CD",X"19",X"37",X"E1", + X"E5",X"CD",X"2D",X"27",X"CD",X"F3",X"14",X"2A",X"76",X"08",X"CD",X"A9",X"27",X"E1",X"CD",X"A9", + X"27",X"2A",X"70",X"08",X"7C",X"B5",X"28",X"08",X"2B",X"56",X"2B",X"5E",X"ED",X"53",X"70",X"08", + X"CD",X"F5",X"27",X"F1",X"08",X"C1",X"D1",X"E1",X"DD",X"E1",X"FD",X"E1",X"3E",X"01",X"D3",X"4F", + X"3E",X"37",X"ED",X"47",X"ED",X"5E",X"F1",X"ED",X"7B",X"74",X"08",X"FB",X"C9",X"22",X"70",X"08", + X"E5",X"FD",X"E1",X"CB",X"46",X"CA",X"4D",X"27",X"CB",X"86",X"23",X"7E",X"D3",X"4B",X"23",X"5E", + X"23",X"56",X"23",X"7E",X"23",X"66",X"6F",X"CD",X"17",X"28",X"2A",X"70",X"08",X"CB",X"4E",X"C8", + X"CB",X"8E",X"11",X"07",X"00",X"19",X"5E",X"23",X"23",X"56",X"23",X"06",X"90",X"EB",X"CD",X"A3", + X"29",X"FD",X"77",X"01",X"EB",X"7E",X"23",X"66",X"6F",X"7E",X"23",X"6E",X"67",X"7E",X"CB",X"7F", + X"28",X"19",X"23",X"E6",X"7F",X"47",X"7E",X"23",X"4F",X"EB",X"3A",X"79",X"43",X"B7",X"CA",X"86", + X"27",X"ED",X"42",X"C3",X"8A",X"27",X"09",X"C3",X"8A",X"27",X"EB",X"FD",X"75",X"04",X"FD",X"74", + X"05",X"FD",X"73",X"02",X"FD",X"72",X"03",X"CD",X"17",X"28",X"2A",X"70",X"08",X"DB",X"4E",X"CB", + X"7F",X"C8",X"CB",X"FE",X"FD",X"CB",X"FA",X"C6",X"C9",X"22",X"70",X"08",X"CB",X"56",X"C8",X"E5", + X"FD",X"E1",X"11",X"0C",X"00",X"19",X"35",X"C0",X"23",X"7E",X"2B",X"77",X"11",X"FA",X"FF",X"19", + X"7E",X"23",X"86",X"77",X"23",X"7E",X"23",X"86",X"77",X"23",X"5E",X"23",X"56",X"13",X"13",X"EB", + X"7E",X"B7",X"C2",X"DA",X"27",X"23",X"7E",X"23",X"66",X"6F",X"EB",X"72",X"2B",X"73",X"3E",X"1B", + X"FD",X"B6",X"00",X"FD",X"77",X"00",X"FD",X"CB",X"00",X"6E",X"C8",X"3A",X"78",X"43",X"07",X"EE", + X"11",X"32",X"78",X"43",X"C9",X"2A",X"72",X"08",X"7C",X"B5",X"C8",X"54",X"5D",X"CB",X"4E",X"28", + X"09",X"23",X"35",X"2B",X"20",X"04",X"CB",X"8E",X"CB",X"C6",X"2B",X"7E",X"2B",X"6E",X"67",X"BA", + X"20",X"EB",X"7D",X"BB",X"20",X"E7",X"C9",X"06",X"00",X"7E",X"23",X"3D",X"CA",X"53",X"28",X"3A", + X"79",X"43",X"B7",X"7E",X"23",X"C2",X"3D",X"28",X"01",X"1E",X"00",X"EB",X"08",X"1A",X"13",X"77", + X"23",X"1A",X"13",X"77",X"23",X"70",X"08",X"09",X"3D",X"C2",X"2C",X"28",X"C9",X"01",X"E2",X"FF", + X"EB",X"08",X"1A",X"13",X"77",X"2B",X"1A",X"13",X"77",X"2B",X"36",X"00",X"08",X"09",X"3D",X"C2", + X"41",X"28",X"C9",X"3A",X"79",X"43",X"B7",X"7E",X"23",X"C2",X"6D",X"28",X"01",X"1F",X"00",X"EB", + X"08",X"1A",X"13",X"77",X"23",X"70",X"08",X"09",X"3D",X"C2",X"60",X"28",X"C9",X"01",X"E1",X"FF", + X"EB",X"08",X"1A",X"13",X"77",X"2B",X"36",X"00",X"08",X"09",X"3D",X"C2",X"71",X"28",X"C9",X"2A", + X"72",X"08",X"23",X"7E",X"B7",X"C0",X"C5",X"D5",X"11",X"08",X"00",X"21",X"8F",X"43",X"3A",X"4B", + X"43",X"B7",X"28",X"08",X"47",X"7E",X"B7",X"28",X"06",X"19",X"10",X"F9",X"D1",X"C1",X"C9",X"D1", + X"C1",X"2B",X"2B",X"2B",X"2B",X"7A",X"FE",X"FE",X"D2",X"D8",X"28",X"FE",X"06",X"38",X"29",X"7B", + X"FE",X"FC",X"30",X"1E",X"FE",X"07",X"38",X"1A",X"7A",X"CB",X"41",X"28",X"03",X"ED",X"44",X"57", + X"7B",X"CB",X"51",X"28",X"03",X"ED",X"44",X"5F",X"92",X"FE",X"F6",X"30",X"11",X"FE",X"06",X"D0", + X"18",X"0C",X"79",X"E6",X"03",X"4F",X"18",X"06",X"79",X"E6",X"0C",X"4F",X"18",X"00",X"06",X"00", + X"E5",X"CD",X"E7",X"34",X"21",X"42",X"20",X"09",X"4E",X"21",X"44",X"29",X"09",X"09",X"09",X"DD", + X"70",X"06",X"DD",X"70",X"08",X"7E",X"23",X"F3",X"DD",X"77",X"0A",X"7E",X"DD",X"77",X"0B",X"FB", + X"23",X"DD",X"36",X"0C",X"01",X"46",X"23",X"4E",X"23",X"56",X"DD",X"7E",X"07",X"80",X"47",X"DD", + X"7E",X"09",X"81",X"4F",X"E1",X"F3",X"72",X"23",X"36",X"00",X"23",X"70",X"23",X"71",X"23",X"72", + X"23",X"36",X"05",X"23",X"70",X"23",X"71",X"FB",X"DD",X"E5",X"3E",X"0A",X"CD",X"6D",X"1E",X"DD", + X"E1",X"2A",X"72",X"08",X"23",X"3A",X"4D",X"43",X"77",X"2B",X"CB",X"CE",X"E1",X"23",X"23",X"F1", + X"C1",X"0E",X"10",X"E9",X"00",X"10",X"00",X"00",X"00",X"00",X"00",X"10",X"07",X"06",X"06",X"00", + X"00",X"10",X"07",X"06",X"02",X"00",X"00",X"10",X"07",X"06",X"0A",X"00",X"00",X"10",X"07",X"06", + X"08",X"00",X"00",X"10",X"00",X"06",X"09",X"00",X"00",X"10",X"00",X"06",X"01",X"00",X"00",X"10", + X"00",X"06",X"05",X"00",X"00",X"10",X"07",X"01",X"04",X"00",X"CA",X"E1",X"46",X"23",X"5E",X"23", + X"56",X"23",X"EB",X"CD",X"A3",X"29",X"EB",X"4E",X"CB",X"B9",X"CD",X"DB",X"29",X"47",X"3A",X"79", + X"43",X"B7",X"20",X"03",X"13",X"18",X"01",X"1B",X"23",X"7E",X"B7",X"78",X"C2",X"87",X"29",X"23", + X"E9",X"06",X"90",X"3A",X"79",X"43",X"B7",X"3E",X"07",X"20",X"15",X"A5",X"B0",X"D3",X"4B",X"CB", + X"3C",X"CB",X"1D",X"CB",X"3C",X"CB",X"1D",X"CB",X"3C",X"CB",X"1D",X"01",X"00",X"64",X"09",X"C9", + X"A5",X"B0",X"CB",X"DF",X"D3",X"4B",X"CB",X"3C",X"CB",X"1D",X"CB",X"3C",X"CB",X"1D",X"CB",X"3C", + X"CB",X"1D",X"44",X"4D",X"21",X"FF",X"7F",X"B7",X"ED",X"42",X"C9",X"E5",X"21",X"00",X"00",X"06", + X"00",X"09",X"29",X"29",X"29",X"09",X"01",X"1E",X"2F",X"09",X"D5",X"F5",X"EB",X"3A",X"79",X"43", + X"B7",X"1A",X"20",X"26",X"B7",X"F2",X"FC",X"29",X"01",X"60",X"00",X"09",X"3E",X"09",X"01",X"1F", + X"00",X"08",X"F1",X"F5",X"F3",X"D3",X"4B",X"1A",X"E6",X"7F",X"13",X"77",X"23",X"36",X"00",X"FB", + X"09",X"08",X"3D",X"C2",X"01",X"2A",X"F1",X"D1",X"E1",X"C9",X"B7",X"F2",X"22",X"2A",X"01",X"A0", + X"FF",X"09",X"3E",X"09",X"01",X"E1",X"FF",X"08",X"F1",X"F5",X"F3",X"D3",X"4B",X"1A",X"E6",X"7F", + X"13",X"77",X"2B",X"36",X"00",X"FB",X"09",X"08",X"3D",X"C2",X"27",X"2A",X"F1",X"D1",X"E1",X"C9", + X"C5",X"06",X"00",X"EB",X"CD",X"A3",X"29",X"EB",X"08",X"C1",X"CB",X"81",X"78",X"3D",X"20",X"02", + X"CB",X"C1",X"7E",X"CB",X"40",X"20",X"09",X"CB",X"3F",X"CB",X"3F",X"CB",X"3F",X"CB",X"3F",X"2B", + X"23",X"E6",X"0F",X"20",X"08",X"CB",X"41",X"20",X"06",X"3E",X"20",X"18",X"0A",X"CB",X"C1",X"C6", + X"30",X"FE",X"3A",X"38",X"02",X"C6",X"07",X"E5",X"C5",X"4F",X"08",X"CD",X"DB",X"29",X"08",X"C1", + X"E1",X"3A",X"79",X"43",X"B7",X"20",X"03",X"13",X"18",X"01",X"1B",X"10",X"BF",X"C9",X"C5",X"D1", + X"CD",X"0E",X"20",X"CD",X"22",X"1E",X"DD",X"E5",X"CD",X"59",X"1E",X"DD",X"E1",X"2A",X"47",X"43", + X"7D",X"FE",X"18",X"30",X"04",X"2E",X"02",X"18",X"06",X"FE",X"E6",X"38",X"02",X"2E",X"F8",X"7C", + X"FE",X"B4",X"38",X"02",X"26",X"A0",X"DD",X"75",X"07",X"DD",X"74",X"09",X"3A",X"4C",X"43",X"47", + X"3A",X"72",X"43",X"80",X"47",X"3A",X"4B",X"43",X"80",X"32",X"4E",X"43",X"DD",X"E5",X"3E",X"28", + X"CD",X"6D",X"1E",X"DD",X"E1",X"21",X"4E",X"43",X"35",X"20",X"F1",X"CD",X"DE",X"2B",X"21",X"0B", + X"12",X"DD",X"75",X"0A",X"DD",X"74",X"0B",X"DD",X"36",X"0C",X"01",X"DD",X"36",X"0D",X"02",X"DD", + X"36",X"00",X"06",X"AF",X"CD",X"39",X"2B",X"DD",X"E5",X"C5",X"3E",X"28",X"CD",X"6D",X"1E",X"C1", + X"DD",X"E1",X"FD",X"2A",X"76",X"08",X"C5",X"FD",X"7E",X"07",X"C6",X"02",X"DD",X"96",X"07",X"57", + X"06",X"00",X"28",X"06",X"06",X"01",X"38",X"02",X"06",X"02",X"FD",X"7E",X"09",X"DD",X"96",X"09", + X"5F",X"0E",X"00",X"28",X"06",X"0E",X"04",X"38",X"02",X"0E",X"08",X"78",X"81",X"C1",X"CD",X"39", + X"2B",X"3E",X"04",X"CD",X"54",X"2B",X"C3",X"02",X"2B",X"E6",X"0F",X"B9",X"C8",X"4F",X"06",X"00", + X"50",X"21",X"42",X"20",X"09",X"5E",X"21",X"19",X"25",X"19",X"7E",X"23",X"DD",X"77",X"06",X"7E", + X"DD",X"77",X"08",X"C9",X"2A",X"72",X"08",X"36",X"82",X"23",X"77",X"DD",X"E5",X"E5",X"C5",X"CD", + X"78",X"1E",X"C1",X"E1",X"DD",X"E1",X"DD",X"CB",X"00",X"7E",X"C9",X"D5",X"CD",X"78",X"26",X"D1", + X"07",X"07",X"EE",X"09",X"E6",X"0F",X"90",X"FA",X"7C",X"2B",X"18",X"FA",X"80",X"28",X"0C",X"47", + X"7E",X"CB",X"7F",X"20",X"03",X"23",X"18",X"F8",X"23",X"10",X"F5",X"7E",X"47",X"E6",X"7F",X"12", + X"13",X"CB",X"78",X"23",X"28",X"F5",X"C9",X"2A",X"98",X"08",X"7C",X"B5",X"C0",X"21",X"9B",X"08", + X"35",X"C0",X"CD",X"78",X"26",X"07",X"07",X"E6",X"0C",X"C6",X"04",X"77",X"21",X"18",X"09",X"CD", + X"78",X"26",X"E6",X"1F",X"F6",X"60",X"77",X"23",X"EB",X"21",X"2C",X"2C",X"06",X"06",X"CD",X"6B", + X"2B",X"21",X"25",X"2C",X"06",X"04",X"3A",X"9A",X"08",X"B7",X"20",X"03",X"23",X"23",X"05",X"CD", + X"6B",X"2B",X"EB",X"36",X"47",X"23",X"36",X"FF",X"21",X"18",X"09",X"C3",X"1B",X"2C",X"21",X"4A", + X"2C",X"C3",X"1B",X"2C",X"3A",X"71",X"43",X"B7",X"20",X"29",X"21",X"18",X"09",X"CD",X"78",X"26", + X"E6",X"07",X"F6",X"70",X"77",X"23",X"EB",X"21",X"28",X"2C",X"06",X"02",X"CD",X"6B",X"2B",X"21", + X"32",X"2C",X"06",X"01",X"CD",X"6B",X"2B",X"EB",X"36",X"44",X"23",X"36",X"FF",X"21",X"18",X"09", + X"AF",X"18",X"05",X"21",X"35",X"2C",X"3E",X"FF",X"32",X"9A",X"08",X"22",X"98",X"08",X"C9",X"21", + X"40",X"2C",X"AF",X"18",X"F3",X"0A",X"98",X"8C",X"0A",X"8F",X"0A",X"92",X"86",X"83",X"82",X"95", + X"85",X"81",X"16",X"17",X"94",X"73",X"18",X"47",X"1B",X"73",X"19",X"1A",X"1B",X"1C",X"47",X"FF", + X"7B",X"04",X"0A",X"0F",X"7D",X"04",X"0A",X"12",X"47",X"FF",X"7B",X"12",X"08",X"12",X"08",X"47", + X"FF",X"CD",X"34",X"23",X"E5",X"23",X"23",X"EB",X"21",X"C4",X"08",X"0E",X"03",X"06",X"0C",X"1A", + X"E6",X"0F",X"28",X"06",X"CD",X"B3",X"2D",X"3D",X"20",X"FA",X"05",X"1A",X"E6",X"F0",X"28",X"07", + X"CD",X"B3",X"2D",X"D6",X"10",X"20",X"F9",X"05",X"1B",X"0D",X"20",X"E3",X"0E",X"0A",X"11",X"02", + X"43",X"E1",X"E5",X"D5",X"06",X"03",X"1A",X"BE",X"38",X"11",X"20",X"04",X"13",X"23",X"10",X"F6", + X"D1",X"21",X"06",X"00",X"19",X"EB",X"E1",X"0D",X"20",X"E8",X"C9",X"D1",X"D5",X"06",X"00",X"0D", + X"28",X"14",X"21",X"00",X"00",X"09",X"29",X"09",X"29",X"E5",X"19",X"2B",X"54",X"5D",X"01",X"06", + X"00",X"09",X"EB",X"C1",X"ED",X"B8",X"D1",X"E1",X"06",X"03",X"7E",X"23",X"12",X"13",X"10",X"FA", + X"EB",X"E5",X"CD",X"4E",X"1A",X"CD",X"1C",X"36",X"CD",X"ED",X"1A",X"1B",X"00",X"D8",X"2D",X"3A", + X"00",X"F4",X"2D",X"08",X"06",X"01",X"21",X"44",X"43",X"CD",X"4A",X"2A",X"CD",X"ED",X"1A",X"93", + X"07",X"71",X"2E",X"13",X"2E",X"CB",X"2E",X"CD",X"7B",X"29",X"90",X"78",X"62",X"5F",X"5F",X"5F", + X"00",X"CD",X"ED",X"1A",X"1B",X"2F",X"1B",X"2F",X"61",X"2F",X"BC",X"2F",X"06",X"00",X"21",X"78", + X"60",X"CD",X"A3",X"29",X"EB",X"E1",X"E5",X"06",X"03",X"36",X"20",X"23",X"10",X"FB",X"E1",X"3E", + X"1E",X"32",X"49",X"43",X"06",X"03",X"0E",X"41",X"C5",X"3A",X"79",X"43",X"CD",X"DB",X"29",X"D5", + X"E5",X"3E",X"0F",X"CD",X"6D",X"1E",X"E1",X"D1",X"C1",X"FD",X"CB",X"00",X"CE",X"FD",X"36",X"01", + X"3C",X"FD",X"7E",X"01",X"B7",X"20",X"0B",X"3A",X"49",X"43",X"3D",X"32",X"49",X"43",X"28",X"3A", + X"18",X"E7",X"CD",X"CE",X"2D",X"CB",X"67",X"20",X"46",X"71",X"C5",X"3A",X"79",X"43",X"B7",X"01", + X"40",X"00",X"28",X"03",X"01",X"C0",X"FF",X"D5",X"EB",X"09",X"EB",X"3A",X"79",X"43",X"F6",X"90", + X"0E",X"5F",X"CD",X"DB",X"29",X"D1",X"C1",X"23",X"3A",X"79",X"43",X"B7",X"13",X"28",X"02",X"1B", + X"1B",X"CD",X"CE",X"2D",X"CB",X"67",X"28",X"F9",X"10",X"9E",X"21",X"02",X"43",X"11",X"DC",X"08", + X"06",X"1E",X"7E",X"23",X"12",X"13",X"07",X"07",X"07",X"07",X"12",X"13",X"10",X"F4",X"C9",X"CD", + X"CE",X"2D",X"2F",X"CB",X"47",X"28",X"04",X"3E",X"FF",X"18",X"07",X"CB",X"4F",X"CA",X"31",X"2D", + X"3E",X"01",X"81",X"FE",X"40",X"20",X"02",X"3E",X"5A",X"FE",X"5B",X"20",X"02",X"3E",X"41",X"4F", + X"C3",X"18",X"2D",X"F5",X"C5",X"D5",X"E5",X"16",X"00",X"58",X"1D",X"19",X"0E",X"10",X"7E",X"E6", + X"F0",X"81",X"27",X"77",X"30",X"03",X"2B",X"10",X"F5",X"E1",X"D1",X"C1",X"F1",X"C9",X"3A",X"79", + X"43",X"B7",X"DB",X"48",X"C8",X"DB",X"4A",X"C9",X"CD",X"7B",X"29",X"90",X"20",X"08",X"47",X"72", + X"61",X"74",X"75",X"6C",X"69",X"65",X"72",X"65",X"2C",X"20",X"53",X"70",X"69",X"65",X"6C",X"65", + X"72",X"20",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"20",X"08",X"46",X"65",X"6C",X"69",X"63",X"69", + X"74",X"61",X"63",X"69",X"6F",X"6E",X"65",X"73",X"20",X"6A",X"75",X"67",X"61",X"64",X"6F",X"72", + X"20",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"08",X"20",X"56",X"6F",X"75",X"73",X"20",X"61",X"76", + X"65",X"7A",X"20",X"6A",X"6F",X"69",X"6E",X"74",X"20",X"6C",X"65",X"73",X"20",X"69",X"6D",X"6D", + X"6F",X"72",X"74",X"65",X"6C",X"73",X"00",X"CD",X"7B",X"29",X"90",X"08",X"30",X"64",X"75",X"20", + X"70",X"61",X"6E",X"74",X"68",X"65",X"6F",X"6E",X"20",X"42",X"45",X"52",X"5A",X"45",X"52",X"4B", + X"2E",X"00",X"CD",X"7B",X"29",X"90",X"08",X"50",X"49",X"6E",X"73",X"63",X"72",X"69",X"72",X"65", + X"20",X"76",X"6F",X"73",X"20",X"69",X"6E",X"69",X"74",X"69",X"61",X"6C",X"65",X"73",X"3A",X"00", + X"C9",X"CD",X"7B",X"29",X"90",X"08",X"20",X"44",X"61",X"73",X"20",X"57",X"61",X"72",X"20",X"65", + X"69",X"6E",X"20",X"52",X"75",X"68",X"6D",X"76",X"6F",X"6C",X"6C",X"65",X"72",X"20",X"53",X"69", + X"65",X"67",X"21",X"00",X"CD",X"7B",X"29",X"90",X"08",X"40",X"54",X"72",X"61",X"67",X"20",X"44", + X"65",X"69",X"6E",X"65",X"6E",X"20",X"4E",X"61",X"6D",X"65",X"6E",X"20",X"69",X"6E",X"20",X"64", + X"69",X"65",X"00",X"CD",X"7B",X"29",X"90",X"08",X"50",X"48",X"65",X"6C",X"64",X"65",X"6E",X"6C", + X"69",X"73",X"74",X"65",X"20",X"65",X"69",X"6E",X"21",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"04", + X"20",X"53",X"65",X"20",X"70",X"75",X"6E",X"74",X"61",X"6A",X"65",X"20",X"65",X"73",X"74",X"61", + X"20",X"65",X"6E",X"74",X"72",X"65",X"20",X"6C",X"6F",X"73",X"20",X"64",X"69",X"65",X"7A",X"00", + X"CD",X"7B",X"29",X"90",X"08",X"30",X"6D",X"65",X"6A",X"6F",X"72",X"65",X"73",X"2E",X"00",X"CD", + X"7B",X"29",X"90",X"18",X"50",X"45",X"6E",X"74",X"72",X"65",X"20",X"73",X"75",X"73",X"20",X"69", + X"6E",X"69",X"63",X"69",X"61",X"6C",X"65",X"73",X"3A",X"00",X"C9",X"CD",X"7B",X"29",X"90",X"08", + X"80",X"4D",X"6F",X"76",X"65",X"20",X"73",X"74",X"69",X"63",X"6B",X"20",X"74",X"6F",X"20",X"63", + X"68",X"61",X"6E",X"67",X"65",X"20",X"6C",X"65",X"74",X"74",X"65",X"72",X"00",X"CD",X"7B",X"29", + X"90",X"08",X"90",X"74",X"68",X"65",X"6E",X"20",X"70",X"72",X"65",X"73",X"73",X"20",X"46",X"49", + X"52",X"45",X"20",X"74",X"6F",X"20",X"73",X"74",X"6F",X"72",X"65",X"20",X"69",X"74",X"2E",X"00", + X"C9",X"CD",X"7B",X"29",X"90",X"04",X"80",X"50",X"6F",X"75",X"73",X"73",X"65",X"7A",X"20",X"62", + X"61",X"74",X"6F",X"6E",X"6E",X"65",X"74",X"20",X"70",X"6F",X"75",X"72",X"20",X"76",X"6F",X"73", + X"00",X"CD",X"7B",X"29",X"90",X"04",X"90",X"69",X"6E",X"69",X"74",X"69",X"61",X"6C",X"65",X"73", + X"2E",X"20",X"50",X"6F",X"75",X"73",X"73",X"65",X"7A",X"20",X"46",X"49",X"52",X"45",X"20",X"71", + X"75",X"61",X"6E",X"64",X"00",X"CD",X"7B",X"29",X"90",X"04",X"A0",X"6C",X"65",X"74",X"74",X"72", + X"65",X"20",X"63",X"6F",X"72",X"72",X"65",X"63",X"74",X"65",X"00",X"C9",X"CD",X"7B",X"29",X"90", + X"04",X"80",X"4D",X"6F",X"76",X"69",X"65",X"6E",X"64",X"6F",X"20",X"6C",X"61",X"20",X"70",X"61", + X"6C",X"61",X"6E",X"63",X"61",X"20",X"70",X"61",X"72",X"61",X"00",X"CD",X"7B",X"29",X"90",X"04", + X"90",X"63",X"61",X"6D",X"62",X"69",X"61",X"72",X"20",X"6C",X"61",X"73",X"20",X"6C",X"65",X"74", + X"72",X"61",X"73",X"2C",X"20",X"6C",X"75",X"65",X"67",X"6F",X"00",X"CD",X"7B",X"29",X"90",X"04", + X"A0",X"61",X"70",X"6C",X"61",X"73",X"74",X"65",X"20",X"65",X"6C",X"20",X"62",X"6F",X"74",X"6F", + X"6E",X"20",X"64",X"65",X"20",X"64",X"69",X"73",X"70",X"61",X"72",X"6F",X"00",X"CD",X"7B",X"29", + X"90",X"04",X"B0",X"70",X"61",X"72",X"61",X"20",X"72",X"65",X"74",X"65",X"6E",X"65",X"72",X"6C", + X"61",X"73",X"2E",X"00",X"C9",X"00",X"3E",X"41",X"5D",X"51",X"5D",X"41",X"3E",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"00",X"10", + X"14",X"14",X"14",X"00",X"00",X"00",X"00",X"00",X"00",X"14",X"14",X"14",X"7F",X"14",X"7F",X"14", + X"14",X"14",X"14",X"7F",X"54",X"54",X"7F",X"15",X"15",X"7F",X"14",X"20",X"51",X"22",X"04",X"08", + X"10",X"22",X"45",X"02",X"00",X"18",X"24",X"28",X"10",X"29",X"46",X"46",X"39",X"08",X"08",X"08", + X"00",X"00",X"00",X"00",X"00",X"00",X"04",X"08",X"10",X"10",X"10",X"10",X"10",X"08",X"04",X"10", + X"08",X"04",X"04",X"04",X"04",X"04",X"08",X"10",X"00",X"00",X"08",X"2A",X"1C",X"1C",X"2A",X"08", + X"00",X"00",X"00",X"08",X"08",X"3E",X"08",X"08",X"00",X"00",X"80",X"00",X"00",X"00",X"18",X"18", + X"08",X"10",X"00",X"00",X"00",X"00",X"00",X"3E",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"18",X"18",X"00",X"00",X"01",X"02",X"04",X"08",X"10",X"20",X"40",X"1C",X"22", + X"41",X"41",X"41",X"41",X"41",X"22",X"1C",X"08",X"18",X"08",X"08",X"08",X"08",X"08",X"08",X"1C", + X"3E",X"41",X"01",X"01",X"3E",X"40",X"40",X"40",X"7F",X"3E",X"41",X"01",X"01",X"1E",X"01",X"01", + X"41",X"3E",X"02",X"06",X"0A",X"12",X"22",X"7F",X"02",X"02",X"02",X"7F",X"40",X"40",X"40",X"7E", + X"01",X"01",X"41",X"3E",X"3E",X"41",X"40",X"40",X"7E",X"41",X"41",X"41",X"3E",X"7F",X"01",X"02", + X"02",X"04",X"04",X"08",X"08",X"08",X"3E",X"41",X"41",X"41",X"3E",X"41",X"41",X"41",X"3E",X"3E", + X"41",X"41",X"41",X"3F",X"01",X"01",X"41",X"3E",X"00",X"00",X"00",X"18",X"18",X"00",X"00",X"18", + X"18",X"98",X"18",X"00",X"00",X"18",X"18",X"08",X"10",X"00",X"02",X"04",X"08",X"10",X"20",X"10", + X"08",X"04",X"02",X"00",X"00",X"00",X"3E",X"00",X"3E",X"00",X"00",X"00",X"20",X"10",X"08",X"04", + X"02",X"04",X"08",X"10",X"20",X"1C",X"22",X"02",X"02",X"04",X"08",X"08",X"00",X"08",X"3E",X"41", + X"4F",X"49",X"49",X"4F",X"40",X"40",X"3F",X"3E",X"41",X"41",X"41",X"7F",X"41",X"41",X"41",X"41", + X"7E",X"41",X"41",X"41",X"7E",X"41",X"41",X"41",X"7E",X"3E",X"41",X"40",X"40",X"40",X"40",X"40", + X"41",X"3E",X"7E",X"41",X"41",X"41",X"41",X"41",X"41",X"41",X"7E",X"7F",X"40",X"40",X"40",X"7C", + X"40",X"40",X"40",X"7F",X"7F",X"40",X"40",X"40",X"7C",X"40",X"40",X"40",X"40",X"3E",X"41",X"40", + X"40",X"47",X"41",X"41",X"41",X"3F",X"41",X"41",X"41",X"41",X"7F",X"41",X"41",X"41",X"41",X"1C", + X"08",X"08",X"08",X"08",X"08",X"08",X"08",X"1C",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"41", + X"3E",X"41",X"42",X"44",X"48",X"50",X"68",X"44",X"42",X"41",X"40",X"40",X"40",X"40",X"40",X"40", + X"40",X"40",X"7F",X"41",X"63",X"55",X"49",X"41",X"41",X"41",X"41",X"41",X"41",X"61",X"51",X"49", + X"45",X"43",X"41",X"41",X"41",X"3E",X"41",X"41",X"41",X"41",X"41",X"41",X"41",X"3E",X"7E",X"41", + X"41",X"41",X"7E",X"40",X"40",X"40",X"40",X"3E",X"41",X"41",X"41",X"41",X"41",X"45",X"42",X"3D", + X"7E",X"41",X"41",X"41",X"7E",X"48",X"44",X"42",X"41",X"3E",X"41",X"40",X"40",X"3E",X"01",X"01", + X"41",X"3E",X"7F",X"08",X"08",X"08",X"08",X"08",X"08",X"08",X"08",X"41",X"41",X"41",X"41",X"41", + X"41",X"41",X"41",X"3E",X"41",X"41",X"41",X"22",X"22",X"14",X"14",X"08",X"08",X"41",X"41",X"41", + X"41",X"41",X"49",X"55",X"63",X"41",X"41",X"41",X"22",X"14",X"08",X"14",X"22",X"41",X"41",X"41", + X"41",X"22",X"14",X"08",X"08",X"08",X"08",X"08",X"7F",X"01",X"02",X"04",X"08",X"10",X"20",X"40", + X"7F",X"3C",X"20",X"20",X"20",X"20",X"20",X"20",X"20",X"3C",X"00",X"00",X"40",X"20",X"10",X"08", + X"04",X"02",X"01",X"3C",X"04",X"04",X"04",X"04",X"04",X"04",X"04",X"3C",X"08",X"14",X"22",X"41", + X"00",X"00",X"00",X"00",X"00",X"80",X"00",X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"18",X"18", + X"10",X"08",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"3A",X"46",X"42",X"42",X"46",X"3A", + X"40",X"40",X"40",X"5C",X"62",X"42",X"42",X"62",X"5C",X"00",X"00",X"00",X"3C",X"42",X"40",X"40", + X"42",X"3C",X"02",X"02",X"02",X"3A",X"46",X"42",X"42",X"46",X"3A",X"00",X"00",X"00",X"3C",X"42", + X"7E",X"40",X"40",X"3C",X"0C",X"12",X"10",X"10",X"38",X"10",X"10",X"10",X"10",X"BA",X"46",X"42", + X"42",X"46",X"3A",X"02",X"42",X"3C",X"40",X"40",X"40",X"7C",X"42",X"42",X"42",X"42",X"42",X"00", + X"08",X"00",X"08",X"08",X"08",X"08",X"08",X"08",X"84",X"04",X"04",X"04",X"04",X"04",X"04",X"44", + X"38",X"40",X"40",X"40",X"44",X"48",X"50",X"70",X"48",X"44",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"00",X"00",X"00",X"76",X"49",X"49",X"49",X"49",X"49",X"00",X"00",X"00",X"7C", + X"42",X"42",X"42",X"42",X"42",X"00",X"00",X"00",X"3C",X"42",X"42",X"42",X"42",X"3C",X"DC",X"62", + X"42",X"42",X"62",X"5C",X"40",X"40",X"40",X"BA",X"46",X"42",X"42",X"46",X"3A",X"02",X"02",X"02", + X"00",X"00",X"00",X"5C",X"62",X"40",X"40",X"40",X"40",X"00",X"00",X"00",X"3C",X"42",X"30",X"0C", + X"42",X"3C",X"00",X"10",X"10",X"7C",X"10",X"10",X"10",X"10",X"10",X"00",X"00",X"00",X"42",X"42", + X"42",X"42",X"42",X"3C",X"00",X"00",X"00",X"44",X"44",X"44",X"44",X"28",X"10",X"00",X"00",X"00", + X"41",X"41",X"41",X"49",X"49",X"36",X"00",X"00",X"00",X"42",X"24",X"18",X"18",X"24",X"42",X"C2", + X"42",X"42",X"42",X"46",X"3A",X"02",X"42",X"3C",X"00",X"00",X"00",X"7E",X"04",X"08",X"10",X"20", + X"7E",X"0C",X"10",X"10",X"10",X"20",X"10",X"10",X"10",X"0C",X"08",X"08",X"08",X"00",X"00",X"08", + X"08",X"08",X"00",X"18",X"04",X"04",X"04",X"02",X"04",X"04",X"04",X"18",X"30",X"49",X"06",X"00", + X"00",X"00",X"00",X"00",X"00",X"55",X"2A",X"55",X"2A",X"55",X"2A",X"55",X"2A",X"55",X"08",X"00", + X"1C",X"2A",X"08",X"08",X"14",X"22",X"00",X"21",X"89",X"08",X"F5",X"3E",X"FF",X"BE",X"38",X"09", + X"D3",X"4D",X"77",X"21",X"29",X"34",X"22",X"85",X"08",X"F1",X"D3",X"4C",X"C9",X"21",X"89",X"08", + X"F5",X"3E",X"00",X"BE",X"38",X"09",X"D3",X"4D",X"77",X"21",X"D3",X"33",X"22",X"85",X"08",X"F1", + X"D3",X"4C",X"C9",X"0E",X"04",X"81",X"08",X"00",X"05",X"06",X"06",X"0E",X"03",X"78",X"08",X"92", + X"92",X"92",X"0F",X"03",X"7B",X"08",X"32",X"00",X"32",X"00",X"32",X"00",X"06",X"04",X"95",X"08", + X"06",X"32",X"93",X"08",X"01",X"0B",X"0F",X"00",X"7B",X"08",X"0B",X"11",X"00",X"7D",X"08",X"0B", + X"10",X"00",X"7F",X"08",X"03",X"93",X"08",X"EC",X"07",X"32",X"00",X"7B",X"08",X"03",X"95",X"08", + X"DF",X"06",X"FA",X"93",X"08",X"01",X"0B",X"0A",X"00",X"7B",X"08",X"0B",X"0D",X"00",X"7D",X"08", + X"0B",X"0F",X"00",X"7F",X"08",X"03",X"93",X"08",X"EC",X"0E",X"03",X"78",X"08",X"00",X"00",X"00", + X"0E",X"04",X"82",X"08",X"00",X"00",X"00",X"00",X"00",X"21",X"89",X"08",X"F5",X"3E",X"03",X"BE", + X"38",X"09",X"D3",X"4D",X"77",X"21",X"4F",X"34",X"22",X"85",X"08",X"F1",X"D3",X"4C",X"C9",X"0E", + X"04",X"81",X"08",X"00",X"06",X"07",X"07",X"0E",X"03",X"78",X"08",X"90",X"90",X"90",X"06",X"10", + X"93",X"08",X"07",X"AC",X"00",X"7B",X"08",X"0F",X"02",X"7D",X"08",X"14",X"00",X"0A",X"00",X"06", + X"19",X"95",X"08",X"01",X"0A",X"05",X"7D",X"08",X"0A",X"1E",X"7F",X"08",X"03",X"95",X"08",X"F3", + X"0A",X"FC",X"7B",X"08",X"03",X"93",X"08",X"DF",X"02",X"9F",X"21",X"89",X"08",X"F5",X"3E",X"01", + X"BE",X"38",X"09",X"D3",X"4D",X"77",X"21",X"A0",X"34",X"22",X"85",X"08",X"F1",X"D3",X"4C",X"C9", + X"0E",X"03",X"78",X"08",X"82",X"80",X"80",X"0E",X"04",X"81",X"08",X"03",X"07",X"07",X"07",X"0F", + X"03",X"7B",X"08",X"01",X"00",X"01",X"00",X"05",X"00",X"01",X"0E",X"03",X"78",X"08",X"92",X"90", + X"90",X"06",X"37",X"95",X"08",X"06",X"06",X"93",X"08",X"01",X"03",X"93",X"08",X"FB",X"0B",X"01", + X"00",X"7B",X"08",X"03",X"95",X"08",X"EE",X"0E",X"03",X"78",X"08",X"00",X"00",X"00",X"0E",X"04", + X"81",X"08",X"00",X"00",X"00",X"00",X"00",X"21",X"89",X"08",X"F5",X"3E",X"01",X"BE",X"38",X"09", + X"D3",X"4D",X"77",X"21",X"FD",X"34",X"22",X"85",X"08",X"F1",X"D3",X"4C",X"C9",X"0E",X"03",X"78", + X"08",X"92",X"92",X"92",X"0E",X"04",X"81",X"08",X"00",X"06",X"06",X"07",X"0F",X"03",X"7B",X"08", + X"14",X"00",X"2D",X"00",X"5A",X"00",X"06",X"04",X"95",X"08",X"06",X"50",X"93",X"08",X"01",X"0B", + X"08",X"00",X"7B",X"08",X"0B",X"11",X"00",X"7D",X"08",X"0B",X"2F",X"00",X"7F",X"08",X"03",X"93", + X"08",X"EC",X"03",X"95",X"08",X"E4",X"02",X"9F",X"21",X"89",X"08",X"F5",X"3E",X"02",X"BE",X"38", + X"09",X"D3",X"4D",X"77",X"21",X"4E",X"35",X"22",X"85",X"08",X"F1",X"D3",X"4C",X"C9",X"0E",X"04", + X"81",X"08",X"00",X"07",X"07",X"07",X"0E",X"03",X"78",X"08",X"92",X"92",X"92",X"0F",X"03",X"7B", + X"08",X"C8",X"00",X"3C",X"00",X"28",X"00",X"06",X"14",X"95",X"08",X"06",X"14",X"93",X"08",X"01", + X"0B",X"14",X"00",X"7B",X"08",X"0B",X"06",X"00",X"7D",X"08",X"0B",X"04",X"00",X"7F",X"08",X"03", + X"93",X"08",X"EC",X"06",X"14",X"93",X"08",X"01",X"0B",X"EC",X"FF",X"7B",X"08",X"0B",X"FA",X"FF", + X"7D",X"08",X"0B",X"FC",X"FF",X"7F",X"08",X"03",X"93",X"08",X"EC",X"03",X"95",X"08",X"CC",X"0E", + X"03",X"78",X"08",X"00",X"00",X"00",X"0E",X"04",X"81",X"08",X"00",X"00",X"00",X"00",X"00",X"CD", + X"57",X"36",X"00",X"00",X"04",X"20",X"AA",X"CD",X"57",X"36",X"80",X"00",X"01",X"20",X"FF",X"CD", + X"57",X"36",X"A0",X"00",X"29",X"20",X"11",X"CD",X"57",X"36",X"A0",X"00",X"29",X"09",X"99",X"CD", + X"57",X"36",X"A9",X"00",X"29",X"08",X"BB",X"CD",X"57",X"36",X"B0",X"00",X"29",X"10",X"55",X"CD", + X"57",X"36",X"C0",X"05",X"0A",X"20",X"77",X"CD",X"57",X"36",X"80",X"06",X"04",X"0A",X"AA",X"CD", + X"57",X"36",X"96",X"06",X"04",X"0A",X"DD",X"C9",X"CD",X"57",X"36",X"00",X"00",X"38",X"20",X"FF", + X"C9",X"CD",X"57",X"36",X"E0",X"05",X"04",X"20",X"33",X"C9",X"CD",X"57",X"36",X"E0",X"05",X"04", + X"20",X"99",X"C9",X"CD",X"57",X"36",X"E0",X"05",X"04",X"20",X"66",X"C9",X"CD",X"57",X"36",X"00", + X"00",X"08",X"20",X"BB",X"CD",X"57",X"36",X"00",X"01",X"10",X"20",X"66",X"CD",X"57",X"36",X"00", + X"03",X"04",X"20",X"FF",X"CD",X"57",X"36",X"80",X"03",X"1C",X"20",X"AA",X"C9",X"CD",X"57",X"36", + X"00",X"00",X"2F",X"20",X"CC",X"CD",X"57",X"36",X"E0",X"05",X"09",X"20",X"AA",X"C9",X"CD",X"57", + X"36",X"00",X"00",X"34",X"20",X"44",X"C9",X"E1",X"5E",X"23",X"56",X"23",X"E5",X"3A",X"79",X"43", + X"B7",X"20",X"06",X"21",X"00",X"81",X"19",X"18",X"05",X"21",X"FF",X"87",X"ED",X"52",X"EB",X"E1", + X"4E",X"23",X"08",X"7E",X"23",X"08",X"B7",X"7E",X"23",X"E5",X"EB",X"20",X"11",X"11",X"20",X"00", + X"08",X"47",X"08",X"E5",X"77",X"23",X"10",X"FC",X"E1",X"19",X"0D",X"20",X"F3",X"C9",X"11",X"E0", + X"FF",X"08",X"47",X"08",X"E5",X"77",X"2B",X"10",X"FC",X"E1",X"19",X"0D",X"20",X"F3",X"C9",X"CD", + X"57",X"36",X"80",X"06",X"04",X"20",X"77",X"CD",X"E7",X"35",X"CD",X"34",X"23",X"EB",X"01",X"05", + X"00",X"13",X"1A",X"08",X"1B",X"1A",X"B7",X"21",X"94",X"37",X"28",X"0F",X"E6",X"0F",X"67",X"08", + X"E6",X"F0",X"B4",X"07",X"07",X"07",X"07",X"21",X"BC",X"37",X"08",X"08",X"BE",X"38",X"06",X"08", + X"09",X"7E",X"B7",X"20",X"F6",X"23",X"7E",X"23",X"32",X"4B",X"43",X"7E",X"23",X"32",X"7A",X"43", + X"7E",X"23",X"32",X"4D",X"43",X"4E",X"3A",X"79",X"43",X"B7",X"DD",X"21",X"00",X"81",X"21",X"00", + X"44",X"28",X"07",X"DD",X"21",X"80",X"81",X"21",X"00",X"46",X"3E",X"34",X"08",X"06",X"20",X"7E", + X"23",X"5F",X"E6",X"44",X"57",X"7B",X"2F",X"A1",X"B2",X"DD",X"77",X"00",X"DD",X"23",X"10",X"EF", + X"11",X"60",X"00",X"19",X"08",X"3D",X"20",X"E4",X"C9",X"CB",X"5E",X"CA",X"3C",X"37",X"CB",X"9E", + X"E5",X"2A",X"40",X"09",X"11",X"42",X"09",X"3E",X"05",X"08",X"06",X"02",X"1A",X"13",X"77",X"23", + X"10",X"FA",X"01",X"1E",X"00",X"09",X"08",X"3D",X"C2",X"29",X"37",X"E1",X"CB",X"66",X"C8",X"CB", + X"DE",X"E5",X"11",X"07",X"00",X"19",X"5E",X"23",X"23",X"3A",X"79",X"43",X"B7",X"7E",X"28",X"0A", + X"ED",X"44",X"C6",X"D0",X"08",X"3E",X"F7",X"93",X"5F",X"08",X"CB",X"3F",X"CB",X"3F",X"67",X"6B", + X"CB",X"3C",X"CB",X"1D",X"CB",X"3C",X"CB",X"1D",X"CB",X"3C",X"CB",X"1D",X"01",X"00",X"81",X"09", + X"22",X"40",X"09",X"3A",X"78",X"43",X"11",X"1E",X"00",X"FD",X"21",X"42",X"09",X"0E",X"05",X"06", + X"02",X"08",X"7E",X"FD",X"77",X"00",X"FD",X"23",X"08",X"77",X"23",X"10",X"F4",X"19",X"0D",X"C2", + X"7F",X"37",X"E1",X"C9",X"03",X"00",X"00",X"50",X"33",X"15",X"01",X"00",X"50",X"99",X"30",X"02", + X"00",X"14",X"66",X"45",X"03",X"00",X"0A",X"AA",X"60",X"04",X"00",X"0A",X"55",X"75",X"05",X"00", + X"0F",X"BB",X"90",X"01",X"01",X"3C",X"FF",X"00",X"01",X"01",X"32",X"FF",X"10",X"01",X"01",X"2D", + X"FF",X"11",X"02",X"02",X"23",X"66",X"13",X"03",X"03",X"19",X"DD",X"15",X"04",X"04",X"14",X"77", + X"17",X"05",X"05",X"0F",X"33",X"19",X"05",X"05",X"0A",X"99",X"00",X"05",X"05",X"05",X"EE",X"81", + X"94",X"0C",X"02",X"AD",X"20",X"75",X"7A",X"0D",X"5F",X"40",X"93",X"D5",X"67",X"8A",X"49",X"14", + X"F5",X"74",X"CF",X"80",X"21",X"2B",X"CA",X"CC",X"2B",X"3C",X"04",X"FB",X"AB",X"26",X"F8",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_sound_fx.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_sound_fx.vhd new file mode 100644 index 00000000..091f83b6 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_sound_fx.vhd @@ -0,0 +1,277 @@ +--------------------------------------------------------------------------------- +-- Berzerk sound effects - Dar - July 2018 +--------------------------------------------------------------------------------- +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; +use ieee.numeric_std.all; + +entity berzerk_sound_fx is +port ( + clock : in std_logic; + reset : in std_logic; + cs : in std_logic; + addr : in std_logic_vector(4 downto 0); + di : in std_logic_vector(7 downto 0); + sample : out std_logic_vector(15 downto 0) +); +end berzerk_sound_fx; + +architecture struct of berzerk_sound_fx is + +signal hdiv : std_logic_vector(1 downto 0); +signal ena_internal_clock : std_logic; + +signal ptm6840_msb_buffer : std_logic_vector(7 downto 0); +signal ptm6840_max1 : std_logic_vector(15 downto 0); +signal ptm6840_max2 : std_logic_vector(15 downto 0); +signal ptm6840_max3 : std_logic_vector(15 downto 0); +signal ptm6840_cnt1 : std_logic_vector(15 downto 0); +signal ptm6840_cnt2 : std_logic_vector(15 downto 0); +signal ptm6840_cnt3 : std_logic_vector(15 downto 0); +signal ptm6840_ctrl1 : std_logic_vector(7 downto 0); +signal ptm6840_ctrl2 : std_logic_vector(7 downto 0); +signal ptm6840_ctrl3 : std_logic_vector(7 downto 0); + +signal ptm6840_q1 : std_logic; +signal ptm6840_q2 : std_logic; +signal ptm6840_q3 : std_logic; + +signal ctrl_noise_and_ch1 : std_logic_vector(1 downto 0); +signal ctrl_vol_ch1 : std_logic_vector(2 downto 0); +signal ctrl_vol_ch2 : std_logic_vector(2 downto 0); +signal ctrl_vol_ch3 : std_logic_vector(2 downto 0); + +type vol_type is array(0 to 7) of unsigned(7 downto 0); +constant vol : vol_type := (X"01", X"02", X"04", X"08", X"10", X"20", X"40", X"80"); + +signal snd1 : signed(8 downto 0); +signal snd2 : signed(8 downto 0); +signal snd3 : signed(8 downto 0); +signal snd : std_logic_vector(11 downto 0); + +signal ptm6840_q1_r : std_logic; +signal ena_q1_clock : std_logic; +signal noise_xor, noise_xor_r : std_logic; +signal noise_shift_reg : std_logic_vector(127 downto 0) := (others => '1'); +signal noise_shift_reg_95_r : std_logic; +signal ena_external_clock : std_logic; + +begin + +snd <= std_logic_vector(snd1+snd2+snd3) + X"7FF"; +sample <= '0' & snd & "000"; + +-- make enable signal to replace misc clocks +process(clock) +begin + if rising_edge(clock) then + + -- ptm_6840 E input pin (internal clock) + -- board input clock divide by 4 + if hdiv = "11" then + hdiv <= "00"; + ena_internal_clock <= '1'; + else + hdiv <= std_logic_vector(unsigned(hdiv) + 1); + ena_internal_clock <= '0'; + end if; + + -- ptm6840_q1 is used for alternate noise generator clock + ptm6840_q1_r <= ptm6840_q1; + if ptm6840_q1_r = '0' and ptm6840_q1 = '1' then + ena_q1_clock <= '1'; + else + ena_q1_clock <= '0'; + end if; + + -- noise generator ouput is use for ptm6840 external clocks (C1, C2, C3) + noise_shift_reg_95_r <= noise_shift_reg(95); + if noise_shift_reg_95_r = '0' and noise_shift_reg(95) = '1' then + ena_external_clock <= '1'; + else + ena_external_clock <= '0'; + end if; + + end if; +end process; + +--control/registers interface with cpu addr/data +ctrl_regs : process(clock, reset) +begin + if reset = '1' then + + ptm6840_ctrl1 <= X"01"; + ptm6840_ctrl2 <= (others => '0'); + ptm6840_ctrl3 <= (others => '0'); + + ctrl_noise_and_ch1 <= (others => '0'); + ctrl_vol_ch1 <= (others => '0'); + ctrl_vol_ch2 <= (others => '0'); + ctrl_vol_ch3 <= (others => '0'); + + else + if rising_edge(clock) then + if cs = '1' and addr(4 downto 3) = "00" then + + case addr(2 downto 0) is + + when "000" => + if ptm6840_ctrl2(0) = '1' then + ptm6840_ctrl1 <= di; + else + ptm6840_ctrl3 <= di; + end if; + + when "001" => + ptm6840_ctrl2 <= di; + + when "011" => + ptm6840_max1 <= ptm6840_msb_buffer & di; + + when "101" => + ptm6840_max2 <= ptm6840_msb_buffer & di; + + when "111" => + ptm6840_max3 <= ptm6840_msb_buffer & di; + + when "110" => +-- ptm6840_msb_buffer <= di; + case di(7 downto 6) is + when "00" => + ctrl_noise_and_ch1 <= di(1 downto 0); + when "01" => + ctrl_vol_ch1 <= di(2 downto 0); + when "10" => + ctrl_vol_ch2 <= di(2 downto 0); + when others => + ctrl_vol_ch3 <= di(2 downto 0); + end case; + + when others => + ptm6840_msb_buffer <= di; + + end case; + + end if; + end if; + end if; +end process; + +-- simplified ptm6840 (only useful part for berzerk) +-- only synthesis mode +-- 16 bits count mode only (no dual 8 bits mode) +-- count on internal or external clock +-- no status +-- no IRQ +-- no gates input + +counters : process(clock, reset) +begin + if reset = '1' then + ptm6840_cnt1 <= ptm6840_max1; + ptm6840_cnt2 <= ptm6840_max2; + ptm6840_cnt3 <= ptm6840_max3; + ptm6840_q1 <= '0'; + ptm6840_q2 <= '0'; + ptm6840_q3 <= '0'; + else + + if rising_edge(clock) then + if ptm6840_ctrl1(0) = '0' then + + -- counter #1 + if (ptm6840_ctrl1(1) = '1' and ena_internal_clock = '1') or + (ptm6840_ctrl1(1) = '0' and ena_external_clock = '1') then + if ptm6840_cnt1 = X"0000" then + ptm6840_cnt1 <= ptm6840_max1; + ptm6840_q1 <= not ptm6840_q1; + else + ptm6840_cnt1 <= ptm6840_cnt1 - '1'; + end if; + end if; + + -- counter #2 + if (ptm6840_ctrl2(1) = '1' and ena_internal_clock = '1') or + (ptm6840_ctrl2(1) = '0' and ena_external_clock = '1') then + if ptm6840_cnt2 = X"0000" then + ptm6840_cnt2 <= ptm6840_max2; + ptm6840_q2 <= not ptm6840_q2; + else + ptm6840_cnt2 <= ptm6840_cnt2 - '1'; + end if; + end if; + + -- counter #3 + if (ptm6840_ctrl3(1) = '1' and ena_internal_clock = '1') or + (ptm6840_ctrl3(1) = '0' and ena_external_clock = '1') then + if ptm6840_cnt3 = X"0000" then + ptm6840_cnt3 <= ptm6840_max3; + ptm6840_q3 <= not ptm6840_q3; + else + ptm6840_cnt3 <= ptm6840_cnt3 - '1'; + end if; + end if; + + else + ptm6840_cnt1 <= ptm6840_max1; + ptm6840_cnt2 <= ptm6840_max2; + ptm6840_cnt3 <= ptm6840_max3; + end if; + + -- fx channel #1 enable and volume + -- channel #1 output is OFF when q1 drive noise generator clock + snd1 <= (others=>'0'); + if ptm6840_ctrl1(7) = '1' then + if ptm6840_q1 = '1' and ctrl_noise_and_ch1(1) = '0' then + snd1 <= signed('0'&vol(to_integer(unsigned(ctrl_vol_ch1)))); + else + snd1 <= -signed('0'&vol(to_integer(unsigned(ctrl_vol_ch1)))); + end if; + end if; + + -- fx channel #2 enable and volume + snd2 <= (others=>'0'); + if ptm6840_ctrl2(7) = '1' then + if ptm6840_q2 = '1' then + snd2 <= signed('0'&vol(to_integer(unsigned(ctrl_vol_ch2)))); + else + snd2 <= -signed('0'&vol(to_integer(unsigned(ctrl_vol_ch2)))); + end if; + end if; + + -- fx channel #2 enable and volume + snd3 <= (others=>'0'); + if ptm6840_ctrl3(7) = '1' then + if ptm6840_q3 = '1' then + snd3 <= signed('0'&vol(to_integer(unsigned(ctrl_vol_ch3)))); + else + snd3 <= -signed('0'&vol(to_integer(unsigned(ctrl_vol_ch3)))); + end if; + end if; + + end if; + + end if; +end process; + +-- noise generator +noise_xor <= noise_shift_reg(127) xor noise_shift_reg(95); +noise: process(clock, reset) +begin + if reset = '1' then + noise_shift_reg <= (others => '1'); + else + if rising_edge(clock) then + -- noise clock is either same as internal clock or q1 output + if (ctrl_noise_and_ch1(0) = '0' and ena_internal_clock = '1') or + (ctrl_noise_and_ch1(0) = '1' and ena_q1_clock = '1') then + + noise_shift_reg <= noise_shift_reg(126 downto 0) & (noise_xor_r xor noise_xor); + noise_xor_r <= noise_xor; + end if; + end if; + end if; +end process; + +end architecture; \ No newline at end of file diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_speech.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_speech.vhd new file mode 100644 index 00000000..62cc0f15 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/berzerk_speech.vhd @@ -0,0 +1,278 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity berzerk_speech is +port ( + clk : in std_logic; + addr : in std_logic_vector(11 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of berzerk_speech is + type rom is array(0 to 4095) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"03",X"A0",X"04",X"40",X"04",X"E0",X"05",X"E0",X"06",X"E0",X"07",X"80",X"08",X"40",X"08",X"C0", + X"09",X"20",X"09",X"A0",X"0A",X"E0",X"0B",X"40",X"0B",X"80",X"0B",X"E0",X"0C",X"60",X"0C",X"A0", + X"0D",X"80",X"0E",X"60",X"0F",X"80",X"10",X"80",X"10",X"C0",X"11",X"E0",X"12",X"C0",X"13",X"60", + X"13",X"C0",X"14",X"C0",X"15",X"60",X"15",X"E0",X"16",X"00",X"17",X"1D",X"17",X"1D",X"1D",X"49", + X"1D",X"6E",X"20",X"9F",X"22",X"1F",X"22",X"1F",X"17",X"1E",X"24",X"41",X"28",X"D9",X"29",X"59", + X"29",X"78",X"2D",X"1F",X"2D",X"1F",X"2D",X"7F",X"2A",X"49",X"2A",X"78",X"22",X"9F",X"2D",X"1F", + X"2D",X"1F",X"2F",X"1C",X"37",X"41",X"37",X"7C",X"2D",X"1F",X"3B",X"5B",X"2F",X"9C",X"22",X"1F", + X"3C",X"51",X"3E",X"51",X"3E",X"6E",X"2D",X"9F",X"2F",X"1D",X"2F",X"1E",X"2F",X"1D",X"40",X"50", + X"40",X"6E",X"2D",X"9F",X"22",X"1F",X"42",X"49",X"42",X"78",X"2D",X"9F",X"45",X"41",X"49",X"1C", + X"49",X"9C",X"51",X"59",X"52",X"41",X"52",X"78",X"2D",X"9F",X"2D",X"1F",X"56",X"52",X"56",X"79", + X"2D",X"1F",X"58",X"51",X"58",X"78",X"2D",X"1F",X"5A",X"51",X"5A",X"78",X"2D",X"9F",X"5C",X"1E", + X"5C",X"1E",X"60",X"C1",X"64",X"41",X"68",X"D9",X"69",X"50",X"69",X"6E",X"2D",X"9F",X"5C",X"1E", + X"5C",X"1E",X"6B",X"5A",X"6C",X"C1",X"70",X"41",X"74",X"D1",X"17",X"1D",X"17",X"1D",X"76",X"41", + X"7A",X"41",X"7E",X"59",X"7E",X"7C",X"2D",X"9F",X"22",X"1F",X"22",X"1F",X"22",X"7E",X"7F",X"41", + X"83",X"58",X"49",X"1D",X"49",X"9D",X"20",X"1F",X"17",X"1E",X"84",X"51",X"84",X"78",X"22",X"1F", + X"22",X"7F",X"86",X"58",X"86",X"78",X"2D",X"9F",X"87",X"49",X"87",X"7C",X"2D",X"1F",X"2D",X"1F", + X"2D",X"7E",X"8F",X"5B",X"8A",X"5A",X"8B",X"C1",X"96",X"51",X"98",X"D0",X"9A",X"58",X"49",X"1D", + X"49",X"1D",X"49",X"7C",X"22",X"1F",X"17",X"1E",X"9B",X"49",X"9B",X"79",X"20",X"9F",X"2D",X"1F", + X"9E",X"52",X"49",X"1D",X"49",X"1D",X"49",X"79",X"A0",X"41",X"A4",X"D9",X"A5",X"41",X"49",X"1D", + X"49",X"1D",X"49",X"78",X"2D",X"9F",X"A9",X"49",X"A9",X"78",X"2D",X"9F",X"2D",X"1F",X"2D",X"1F", + X"2F",X"1C",X"AC",X"58",X"AC",X"79",X"22",X"1F",X"22",X"7F",X"AD",X"C9",X"B0",X"1D",X"B0",X"1D", + X"B6",X"49",X"B6",X"78",X"2D",X"9F",X"B9",X"41",X"B9",X"78",X"22",X"1F",X"17",X"9F",X"BD",X"C1", + X"8F",X"41",X"8F",X"7C",X"20",X"1F",X"93",X"49",X"93",X"78",X"2D",X"9F",X"FF",X"FF",X"FF",X"FF", + X"75",X"A3",X"28",X"C9",X"D7",X"59",X"D9",X"67",X"5D",X"69",X"75",X"D8",X"C7",X"97",X"5A",X"29", + X"89",X"A5",X"A5",X"A6",X"26",X"97",X"5A",X"89",X"67",X"65",X"9D",X"96",X"69",X"89",X"A5",X"A2", + X"67",X"5D",X"76",X"28",X"9E",X"22",X"98",X"CA",X"63",X"27",X"28",X"9A",X"65",X"A5",X"9A",X"66", + X"63",X"28",X"9D",X"99",X"66",X"96",X"76",X"5A",X"27",X"59",X"D9",X"66",X"78",X"89",X"D6",X"75", + X"96",X"98",X"9A",X"5D",X"8A",X"71",X"78",X"D8",X"CA",X"59",X"D9",X"69",X"98",X"99",X"D6",X"76", + X"27",X"5D",X"8A",X"65",X"99",X"9D",X"6A",X"19",X"D8",X"D5",X"E6",X"5A",X"5D",X"69",X"75",X"99", + X"67",X"62",X"77",X"1A",X"94",X"7A",X"98",X"7F",X"C0",X"FC",X"6D",X"0F",X"80",X"AE",X"61",X"AF", + X"A8",X"26",X"2F",X"85",X"46",X"F0",X"3D",X"7F",X"1A",X"A7",X"85",X"D6",X"B4",X"64",X"3F",X"6F", + X"67",X"66",X"62",X"A5",X"A5",X"26",X"2B",X"9F",X"A6",X"62",X"66",X"65",X"98",X"69",X"7A",X"9E", + X"99",X"72",X"63",X"69",X"99",X"99",X"99",X"97",X"72",X"5A",X"66",X"59",X"99",X"98",X"A6",X"65", + X"E2",X"97",X"66",X"5D",X"99",X"69",X"99",X"99",X"8A",X"66",X"59",X"99",X"9D",X"75",X"99",X"98", + X"8D",X"72",X"66",X"76",X"27",X"5D",X"97",X"5C",X"9D",X"75",X"99",X"E2",X"62",X"73",X"65",X"A2", + X"8A",X"27",X"29",X"89",X"9A",X"5D",X"66",X"6A",X"25",X"9D",X"99",X"62",X"79",X"99",X"66",X"99", + X"98",X"A6",X"26",X"5D",X"67",X"86",X"B5",X"3F",X"D4",X"F4",X"2F",X"03",X"E5",X"67",X"B1",X"2F", + X"99",X"79",X"A5",X"1F",X"42",X"A7",X"B5",X"3F",X"2A",X"8A",X"5A",X"96",X"42",X"F4",X"3C",X"EF", + X"78",X"2D",X"6F",X"43",X"82",X"E0",X"2F",X"3F",X"1E",X"2B",X"57",X"82",X"E0",X"E4",X"2F",X"6F", + X"2A",X"67",X"59",X"89",X"E1",X"95",X"6E",X"6B",X"9A",X"65",X"99",X"99",X"98",X"59",X"AA",X"9E", + X"99",X"97",X"62",X"98",X"98",X"69",X"AA",X"9E",X"99",X"98",X"99",X"99",X"96",X"29",X"AA",X"9E", + X"98",X"9E",X"59",X"8A",X"81",X"F8",X"78",X"2F",X"99",X"99",X"96",X"57",X"95",X"A9",X"E8",X"6E", + X"66",X"6A",X"65",X"6A",X"94",X"5E",X"A1",X"7F",X"D0",X"B8",X"AD",X"0F",X"D0",X"69",X"A8",X"7F", + X"D0",X"B8",X"6E",X"0B",X"C0",X"A7",X"94",X"BF",X"D1",X"D5",X"F5",X"2F",X"52",X"82",X"F4",X"3F", + X"E0",X"5A",X"B4",X"2F",X"81",X"E0",X"BC",X"2F",X"A5",X"1F",X"D4",X"2F",X"81",X"C5",X"F8",X"3F", + X"8A",X"63",X"66",X"87",X"63",X"5A",X"59",X"CA",X"5A",X"5A",X"29",X"69",X"8A",X"29",X"5E",X"29", + X"68",X"A5",X"A5",X"A6",X"66",X"66",X"66",X"66",X"62",X"66",X"63",X"67",X"26",X"69",X"96",X"89", + X"96",X"99",X"73",X"5A",X"63",X"5C",X"CC",X"CA",X"62",X"96",X"73",X"32",X"8C",X"D6",X"98",X"A6", + X"29",X"8A",X"32",X"8C",X"A5",X"A5",X"CA",X"5C",X"A3",X"35",X"A2",X"8C",X"D6",X"76",X"27",X"5C", + X"89",X"D6",X"75",X"A5",X"CC",X"A3",X"27",X"32",X"98",X"A6",X"28",X"CA",X"5A",X"35",X"9C",X"CD", + X"73",X"35",X"A6",X"29",X"8A",X"65",X"CD",X"73",X"26",X"96",X"98",X"9D",X"89",X"D8",X"A3",X"27", + X"8A",X"35",X"A5",X"A5",X"9C",X"D7",X"35",X"CD",X"69",X"67",X"62",X"97",X"32",X"97",X"5C",X"CA", + X"33",X"5D",X"72",X"8C",X"9D",X"73",X"5A",X"35",X"A5",X"CC",X"D7",X"33",X"35",X"D6",X"8D",X"69", + X"96",X"69",X"73",X"5C",X"D8",X"A5",X"CC",X"CC",X"A3",X"5A",X"33",X"32",X"8C",X"D8",X"9C",X"CD", + X"73",X"59",X"D7",X"32",X"8C",X"CC",X"A5",X"9C",X"CA",X"33",X"33",X"28",X"CA",X"5C",X"D7",X"35", + X"86",X"A9",X"57",X"98",X"56",X"7A",X"87",X"BE",X"A0",X"6E",X"8B",X"90",X"6A",X"62",X"71",X"BF", + X"A0",X"3F",X"5B",X"90",X"6A",X"95",X"99",X"AF",X"61",X"AA",X"69",X"E0",X"2F",X"43",X"96",X"BE", + X"88",X"9E",X"2B",X"80",X"A9",X"6A",X"81",X"FF",X"1F",X"55",X"AB",X"90",X"6A",X"5A",X"85",X"BF", + X"2A",X"D4",X"7A",X"26",X"55",X"7B",X"80",X"FF",X"96",X"A5",X"95",X"79",X"D5",X"3F",X"80",X"BF", + X"76",X"62",X"36",X"29",X"99",X"A9",X"66",X"3A",X"99",X"66",X"59",X"9D",X"99",X"A6",X"66",X"76", + X"99",X"A1",X"A8",X"6A",X"47",X"D1",X"F5",X"2F",X"66",X"6A",X"95",X"6A",X"52",X"72",X"F4",X"3F", + X"5A",X"95",X"E6",X"7A",X"02",X"F0",X"68",X"BF",X"98",X"D4",X"BC",X"6D",X"0B",X"C0",X"79",X"FF", + X"D4",X"95",X"FD",X"5D",X"0F",X"C0",X"A8",X"BF",X"C1",X"F0",X"BC",X"1F",X"47",X"D0",X"79",X"BF", + X"A1",X"69",X"9E",X"1A",X"86",X"D4",X"3D",X"6F",X"A1",X"9C",X"7A",X"57",X"56",X"E0",X"79",X"6F", + X"C5",X"A7",X"80",X"FD",X"0B",X"92",X"F4",X"3F",X"99",X"96",X"66",X"29",X"5A",X"A5",X"A8",X"6F", + X"98",X"A5",X"98",X"5E",X"67",X"A1",X"A9",X"7A",X"95",X"E1",X"78",X"67",X"99",X"E1",X"A9",X"9E", + X"6A",X"1A",X"87",X"56",X"D1",X"F4",X"AD",X"1F",X"76",X"1E",X"1A",X"63",X"5A",X"95",X"F5",X"2F", + X"C2",X"F4",X"2E",X"07",X"96",X"86",X"F4",X"3F",X"5B",X"81",X"FC",X"0F",X"47",X"93",X"F4",X"3F", + X"86",X"96",X"B8",X"0F",X"C0",X"B8",X"7C",X"2F",X"C0",X"FD",X"65",X"3F",X"03",X"A0",X"F8",X"3F", + X"96",X"B0",X"2F",X"02",X"E6",X"1A",X"E8",X"2F",X"D4",X"F4",X"2F",X"03",X"D5",X"D9",X"F8",X"2F", + X"97",X"94",X"BC",X"0B",X"D0",X"F4",X"BC",X"2B",X"C4",X"F8",X"3D",X"0F",X"C0",X"B8",X"A8",X"3F", + X"C4",X"BD",X"1A",X"17",X"D0",X"FC",X"3C",X"2F",X"A4",X"AD",X"1B",X"47",X"C1",X"F8",X"78",X"2F", + X"89",X"D9",X"57",X"96",X"A0",X"F8",X"6D",X"2F",X"66",X"66",X"57",X"96",X"95",X"F8",X"69",X"3F", + X"97",X"5A",X"5D",X"75",X"D8",X"D7",X"5C",X"A3",X"35",X"CA",X"33",X"28",X"CA",X"35",X"CA",X"33", + X"5A",X"28",X"9C",X"A5",X"D6",X"97",X"32",X"8D",X"72",X"8A",X"35",X"D6",X"96",X"8A",X"28",X"A5", + X"72",X"97",X"5C",X"A3",X"32",X"8C",X"A5",X"A2",X"8C",X"A3",X"28",X"A2",X"8D",X"73",X"35",X"CA", + X"5A",X"29",X"75",X"A2",X"97",X"28",X"CD",X"73",X"28",X"A3",X"33",X"5D",X"75",X"A5",X"D7",X"5C", + X"69",X"68",X"CC",X"A3",X"35",X"D6",X"96",X"8A",X"35",X"CA",X"27",X"28",X"D6",X"97",X"5C",X"CA", + X"29",X"75",X"D7",X"33",X"5C",X"CA",X"28",X"CA",X"33",X"28",X"D7",X"5C",X"A5",X"D7",X"5D",X"73", + X"8D",X"75",X"CA",X"32",X"8A",X"5D",X"75",X"D6",X"97",X"5A",X"29",X"73",X"28",X"A2",X"8A",X"5A", + X"28",X"D7",X"33",X"5A",X"5D",X"75",X"D6",X"8A",X"5D",X"68",X"A2",X"8A",X"5D",X"73",X"35",X"D7", + X"65",X"5F",X"9E",X"81",X"95",X"F4",X"6A",X"7E",X"95",X"AA",X"9A",X"50",X"F5",X"74",X"3F",X"7F", + X"9A",X"9E",X"54",X"56",X"A9",X"A5",X"2B",X"7B",X"66",X"99",X"86",X"62",X"A8",X"A5",X"6A",X"AA", + X"99",X"5E",X"57",X"56",X"A8",X"A9",X"2B",X"1F",X"75",X"F4",X"3F",X"0D",X"43",X"F4",X"79",X"7F", + X"3A",X"1F",X"12",X"F0",X"0B",X"D7",X"90",X"FF",X"67",X"E0",X"3E",X"55",X"61",X"7F",X"80",X"BF", + X"5F",X"85",X"66",X"89",X"91",X"EF",X"50",X"BF",X"99",X"99",X"98",X"67",X"95",X"6B",X"94",X"7F", + X"A1",X"79",X"5A",X"5A",X"86",X"D4",X"F9",X"2B",X"69",X"5E",X"57",X"66",X"86",X"D4",X"BC",X"2B", + X"69",X"5A",X"96",X"67",X"56",X"D4",X"BC",X"2B",X"69",X"5A",X"95",X"DA",X"56",X"D4",X"BC",X"2B", + X"69",X"99",X"76",X"56",X"98",X"9A",X"A1",X"AF",X"D0",X"F8",X"7D",X"0B",X"C0",X"7A",X"E0",X"7F", + X"C1",X"B5",X"B5",X"2F",X"40",X"B8",X"7D",X"2F",X"2B",X"12",X"F0",X"3F",X"05",X"DA",X"C4",X"BE", + X"A5",X"96",X"66",X"1E",X"85",X"E9",X"A8",X"2F",X"E4",X"78",X"6C",X"0B",X"D0",X"BC",X"79",X"2F", + X"D4",X"B8",X"3D",X"0B",X"C0",X"F8",X"A8",X"3F",X"B4",X"7D",X"0F",X"0A",X"C0",X"FC",X"79",X"2F", + X"8C",X"CD",X"75",X"A3",X"5C",X"D7",X"28",X"CD",X"73",X"5C",X"CA",X"33",X"28",X"D7",X"28",X"CC", + X"A3",X"32",X"8C",X"A3",X"33",X"28",X"CC",X"CD",X"73",X"35",X"CC",X"A3",X"33",X"28",X"C9",X"A3", + X"8C",X"CD",X"73",X"5C",X"A3",X"35",X"CC",X"CA",X"27",X"5C",X"D7",X"32",X"75",X"A3",X"28",X"CC", + X"CD",X"73",X"32",X"8A",X"26",X"8C",X"A3",X"5C",X"A3",X"5C",X"A5",X"CD",X"8D",X"73",X"28",X"D7", + X"99",X"A2",X"76",X"16",X"57",X"A5",X"A9",X"AF",X"88",X"99",X"FD",X"46",X"07",X"E0",X"7E",X"6F", + X"66",X"17",X"FC",X"18",X"47",X"E4",X"7D",X"7F",X"91",X"A7",X"BD",X"18",X"4E",X"D0",X"BC",X"6F", + X"89",X"86",X"F9",X"1E",X"07",X"D0",X"A9",X"FF",X"85",X"D7",X"BC",X"28",X"0F",X"C0",X"B9",X"7F", + X"86",X"57",X"F9",X"28",X"0F",X"D0",X"AC",X"7F",X"66",X"5A",X"AA",X"55",X"5A",X"94",X"5E",X"FE", + X"A1",X"6D",X"4A",X"D0",X"F8",X"78",X"AD",X"1F",X"75",X"7D",X"0B",X"C0",X"F8",X"79",X"7D",X"1F", + X"66",X"A4",X"7E",X"03",X"F0",X"3D",X"B8",X"2F",X"38",X"5B",X"A8",X"0B",X"D0",X"7E",X"78",X"3F", + X"35",X"7E",X"07",X"97",X"C0",X"BA",X"A0",X"BF",X"38",X"69",X"69",X"8A",X"57",X"E0",X"BC",X"2B", + X"75",X"69",X"69",X"8A",X"57",X"E0",X"BC",X"2B",X"75",X"69",X"69",X"8A",X"57",X"E0",X"BC",X"2B", + X"66",X"29",X"69",X"8A",X"57",X"E0",X"BC",X"2B",X"65",X"AA",X"12",X"B9",X"81",X"F8",X"78",X"7F", + X"6A",X"61",X"9D",X"85",X"E8",X"89",X"F5",X"2F",X"79",X"66",X"3A",X"07",X"D1",X"E2",X"B4",X"3F", + X"A0",X"F8",X"3D",X"0F",X"C0",X"B8",X"A8",X"2F",X"A4",X"AD",X"1F",X"0A",X"C0",X"F8",X"A8",X"2F", + X"76",X"29",X"5A",X"99",X"56",X"B5",X"68",X"7F",X"A1",X"AA",X"19",X"5A",X"94",X"AA",X"78",X"6F", + X"B0",X"6A",X"79",X"0B",X"C0",X"BC",X"3D",X"2F",X"2B",X"51",X"FC",X"0B",X"C0",X"F4",X"B8",X"2F", + X"2E",X"0E",X"D0",X"F4",X"7D",X"0F",X"E0",X"3F",X"C4",X"AF",X"02",X"F0",X"78",X"1F",X"D4",X"7F", + X"56",X"F5",X"27",X"95",X"A4",X"2F",X"C0",X"BF",X"1F",X"95",X"67",X"67",X"80",X"7F",X"90",X"BF", + X"3D",X"55",X"E7",X"66",X"50",X"BF",X"41",X"BF",X"77",X"26",X"66",X"66",X"21",X"EA",X"51",X"FE", + X"66",X"66",X"66",X"59",X"99",X"9D",X"DE",X"76",X"65",X"D9",X"99",X"89",X"99",X"A6",X"A7",X"76", + X"96",X"66",X"69",X"66",X"59",X"99",X"E9",X"DE",X"5E",X"66",X"75",X"5D",X"89",X"E1",X"7A",X"6F", + X"2A",X"67",X"83",X"B8",X"03",X"F0",X"B8",X"3F",X"A8",X"1B",X"D4",X"3F",X"03",X"D2",X"F4",X"3F", + X"3D",X"0F",X"C1",X"E1",X"E9",X"0B",X"F0",X"3F",X"A5",X"2F",X"47",X"55",X"F8",X"0F",X"E0",X"3F", + X"92",X"B8",X"5A",X"95",X"A4",X"2F",X"D0",X"BF",X"67",X"95",X"9E",X"62",X"55",X"7B",X"80",X"FF", + X"69",X"99",X"99",X"99",X"85",X"AD",X"55",X"EF",X"76",X"66",X"66",X"66",X"55",X"EA",X"15",X"BE", + X"96",X"75",X"99",X"79",X"5A",X"C1",X"F8",X"2F",X"2E",X"03",X"F4",X"2E",X"1B",X"53",X"F0",X"3F", + X"5B",X"81",X"A9",X"6D",X"0B",X"D2",X"B5",X"3F",X"8A",X"56",X"A5",X"5E",X"27",X"A1",X"7A",X"3B", + X"66",X"61",X"E8",X"6A",X"57",X"D1",X"B8",X"2F",X"71",X"A6",X"29",X"8E",X"57",X"D4",X"B8",X"2F", + X"B0",X"39",X"AE",X"06",X"1E",X"D5",X"76",X"7F",X"66",X"AC",X"0B",X"9A",X"02",X"F0",X"B8",X"3F", + X"66",X"62",X"67",X"67",X"56",X"E1",X"A8",X"2F",X"65",X"99",X"9A",X"66",X"67",X"A1",X"78",X"6F", + X"A5",X"1E",X"8B",X"D0",X"92",X"F8",X"35",X"BF",X"74",X"7E",X"2A",X"06",X"AA",X"60",X"2F",X"7F", + X"1E",X"5F",X"0F",X"43",X"E1",X"E0",X"2F",X"7F",X"A0",X"7C",X"7F",X"03",X"82",X"F0",X"3E",X"3F", + X"83",X"F0",X"F4",X"2F",X"02",X"B8",X"68",X"6F",X"8A",X"C0",X"FC",X"0B",X"57",X"C2",X"F4",X"3F", + X"86",X"B4",X"2F",X"43",X"E0",X"B8",X"7C",X"2B",X"56",X"A5",X"7A",X"27",X"5A",X"A1",X"7A",X"1E", + X"66",X"A9",X"55",X"99",X"A9",X"55",X"AA",X"EE",X"2A",X"9D",X"56",X"95",X"A9",X"46",X"B6",X"BE", + X"27",X"7A",X"55",X"96",X"7D",X"41",X"F7",X"BE",X"61",X"7F",X"1A",X"81",X"AD",X"45",X"A6",X"BF", + X"66",X"39",X"6B",X"A0",X"1D",X"5B",X"C0",X"FF",X"A5",X"6A",X"86",X"65",X"9D",X"1B",X"D0",X"BF", + X"66",X"A1",X"79",X"59",X"9D",X"4F",X"E0",X"7F",X"66",X"95",X"9D",X"86",X"A6",X"5A",X"B4",X"6F", + X"66",X"62",X"68",X"6A",X"5A",X"A1",X"B8",X"2F",X"62",X"6A",X"55",X"DD",X"8A",X"67",X"A5",X"3F", + X"96",X"66",X"76",X"59",X"D9",X"95",X"67",X"AE",X"C1",X"E1",X"BD",X"49",X"D7",X"94",X"3E",X"7F", + X"D4",X"78",X"7F",X"07",X"92",X"B0",X"2E",X"6F",X"D4",X"75",X"AF",X"07",X"85",X"F0",X"2E",X"6F", + X"6A",X"62",X"75",X"66",X"66",X"62",X"B4",X"3F",X"D0",X"FC",X"65",X"2F",X"02",X"E0",X"F8",X"3F", + X"96",X"76",X"27",X"56",X"A5",X"A1",X"B8",X"2F",X"86",X"E4",X"3F",X"03",X"E0",X"B5",X"7D",X"2B", + X"79",X"61",X"AD",X"0B",X"D0",X"BC",X"3C",X"2F",X"66",X"5A",X"62",X"69",X"99",X"A9",X"98",X"6F", + X"66",X"59",X"99",X"9A",X"5A",X"A5",X"A9",X"6A",X"65",X"99",X"99",X"9A",X"66",X"99",X"A9",X"6A", + X"96",X"69",X"65",X"9D",X"98",X"9E",X"95",X"EE",X"86",X"B8",X"0B",X"86",X"A5",X"3B",X"C0",X"BF", + X"7C",X"1B",X"43",X"F4",X"1F",X"C2",X"E0",X"AF",X"7A",X"07",X"99",X"95",X"6B",X"95",X"A5",X"AF", + X"79",X"66",X"15",X"F8",X"0F",X"C7",X"D0",X"BF",X"96",X"66",X"75",X"6A",X"85",X"AA",X"94",X"7F", + X"D4",X"AE",X"42",X"A5",X"B4",X"2F",X"C4",X"3F",X"86",X"E8",X"47",X"95",X"F4",X"2F",X"C0",X"BF", + X"8A",X"E0",X"69",X"66",X"94",X"7F",X"80",X"BF",X"6A",X"95",X"5A",X"62",X"95",X"6F",X"90",X"BF", + X"66",X"62",X"66",X"66",X"76",X"76",X"69",X"DD",X"66",X"59",X"99",X"99",X"DD",X"96",X"79",X"DD", + X"89",X"9D",X"85",X"9D",X"D9",X"99",X"9D",X"EA",X"99",X"99",X"D9",X"55",X"A9",X"9A",X"22",X"AE", + X"82",X"F5",X"F4",X"1E",X"0B",X"91",X"B9",X"6F",X"72",X"B8",X"2C",X"0F",X"57",X"84",X"7F",X"2F", + X"A6",X"65",X"69",X"5A",X"86",X"71",X"7E",X"3B",X"98",X"99",X"67",X"27",X"65",X"A6",X"2E",X"6A", + X"99",X"A6",X"1A",X"17",X"98",X"A5",X"6E",X"6B",X"95",X"6B",X"9E",X"03",X"D1",X"F0",X"3E",X"7F", + X"A4",X"3E",X"2F",X"02",X"87",X"B4",X"2E",X"2F",X"A4",X"3D",X"6F",X"46",X"52",X"F4",X"3A",X"3F", + X"D4",X"E0",X"BE",X"1E",X"02",X"F0",X"69",X"AF",X"66",X"98",X"7A",X"66",X"47",X"A5",X"65",X"BF", + X"65",X"9D",X"66",X"5A",X"96",X"A5",X"B8",X"6B",X"65",X"A6",X"27",X"1A",X"86",X"E1",X"B8",X"2F", + X"A4",X"7D",X"47",X"8E",X"82",X"F5",X"78",X"3F",X"95",X"A5",X"7F",X"0A",X"02",X"FC",X"0E",X"AF", + X"95",X"86",X"F9",X"55",X"56",X"F0",X"3E",X"6F",X"17",X"A3",X"F4",X"19",X"6A",X"A0",X"7D",X"7F", + X"6A",X"99",X"C5",X"89",X"96",X"90",X"FD",X"AF",X"A6",X"58",X"99",X"9C",X"85",X"99",X"EE",X"7E", + X"99",X"99",X"99",X"66",X"85",X"A8",X"E8",X"6F",X"A2",X"67",X"62",X"1E",X"81",X"F5",X"78",X"6F", + X"76",X"59",X"99",X"9A",X"1A",X"C1",X"F8",X"2F",X"C2",X"B4",X"79",X"69",X"4F",X"82",X"F4",X"2F", + X"A1",X"E8",X"2E",X"0B",X"47",X"C2",X"F4",X"2F",X"C4",X"BC",X"0F",X"83",X"D1",X"F0",X"BC",X"1F", + X"B4",X"3E",X"0A",X"D0",X"F5",X"78",X"7D",X"1F",X"A4",X"AD",X"2A",X"1E",X"4A",X"D0",X"F5",X"2F", + X"96",X"75",X"6A",X"1A",X"95",X"E2",X"A8",X"2F",X"A4",X"AD",X"0F",X"82",X"D6",X"A0",X"F8",X"2F", + X"78",X"2E",X"0E",X"8A",X"57",X"D0",X"FC",X"2B",X"75",X"6A",X"57",X"67",X"56",X"D4",X"F8",X"3B", + X"6A",X"55",X"E8",X"6A",X"55",X"6B",X"84",X"AF",X"99",X"96",X"76",X"18",X"9D",X"9E",X"85",X"FE", + X"9A",X"9D",X"56",X"11",X"FA",X"19",X"A9",X"7F",X"1F",X"87",X"D0",X"A8",X"6A",X"80",X"AE",X"AF", + X"57",X"E5",X"B0",X"2D",X"67",X"90",X"7E",X"AF",X"69",X"95",X"FC",X"0E",X"0B",X"C0",X"E6",X"BF", + X"1B",X"D1",X"E4",X"BC",X"03",X"F4",X"7C",X"3F",X"C6",X"92",X"F0",X"2F",X"02",X"E1",X"F0",X"7F", + X"99",X"A1",X"79",X"59",X"9D",X"87",X"B5",X"3F",X"98",X"9D",X"5A",X"62",X"69",X"99",X"B8",X"2F", + X"57",X"A5",X"66",X"2A",X"96",X"99",X"A7",X"66",X"59",X"D9",X"66",X"66",X"A6",X"66",X"77",X"66", + X"26",X"A5",X"69",X"5A",X"A6",X"66",X"6A",X"66",X"27",X"6A",X"62",X"19",X"E6",X"61",X"6A",X"AB", + X"79",X"0B",X"DA",X"90",X"E9",X"A4",X"2A",X"BF",X"75",X"5E",X"5B",X"D0",X"E1",X"F0",X"2A",X"BF", + X"79",X"1E",X"1F",X"C1",X"C2",X"F0",X"2E",X"7F",X"27",X"99",X"8A",X"A1",X"86",X"A5",X"66",X"7F", + X"66",X"62",X"66",X"69",X"87",X"D5",X"B8",X"2F",X"27",X"98",X"5E",X"D9",X"07",X"E1",X"E1",X"BF", + X"5E",X"84",X"7F",X"8A",X"41",X"F5",X"68",X"AF",X"E4",X"61",X"7E",X"9D",X"07",X"E0",X"7A",X"3F", + X"E1",X"18",X"BE",X"1A",X"06",X"E0",X"A8",X"AF",X"9A",X"80",X"BE",X"79",X"07",X"A1",X"69",X"AF", + X"9A",X"59",X"98",X"96",X"76",X"56",X"F4",X"3F",X"79",X"4B",X"D0",X"F4",X"AD",X"0B",X"E0",X"3F", + X"3E",X"12",X"B4",X"2E",X"0B",X"83",X"F4",X"3F",X"8A",X"82",X"F0",X"3F",X"03",X"B4",X"AC",X"2F", + X"D0",X"BC",X"2D",X"4B",X"C0",X"B8",X"A8",X"3F",X"29",X"8D",X"67",X"99",X"8A",X"A0",X"B8",X"2F", + X"2A",X"25",X"9A",X"98",X"67",X"A1",X"E9",X"2F",X"66",X"62",X"66",X"67",X"66",X"79",X"99",X"9E", + X"98",X"A6",X"26",X"97",X"35",X"CD",X"89",X"D8",X"A2",X"8D",X"73",X"28",X"D7",X"35",X"A6",X"28", + X"9C",X"D7",X"29",X"73",X"29",X"73",X"28",X"CD",X"8C",X"9D",X"68",X"A3",X"32",X"98",X"A3",X"5C", + X"73",X"59",X"9D",X"8A",X"86",X"69",X"66",X"98",X"9D",X"8A",X"35",X"D7",X"63",X"28",X"CA",X"65", + X"A3",X"62",X"75",X"A3",X"29",X"68",X"A5",X"D7",X"35",X"CA",X"32",X"8A",X"29",X"8A",X"65",X"CA", + X"69",X"8C",X"9A",X"5C",X"A3",X"63",X"5A",X"5D",X"73",X"5C",X"D7",X"32",X"8A",X"35",X"9A",X"29", + X"8A",X"35",X"C9",X"A3",X"32",X"8A",X"36",X"28",X"D7",X"32",X"8C",X"A3",X"5C",X"D7",X"35",X"D7", + X"66",X"77",X"59",X"66",X"72",X"61",X"7A",X"AE",X"C1",X"A9",X"EA",X"43",X"E0",X"B0",X"3E",X"3F", + X"C5",X"D4",X"BE",X"1C",X"46",X"F4",X"2E",X"2F",X"D0",X"F9",X"A4",X"3F",X"02",X"E4",X"B8",X"3F", + X"C4",X"F8",X"2B",X"42",X"F0",X"A5",X"F5",X"2F",X"99",X"67",X"17",X"98",X"9D",X"D5",X"F5",X"2F", + X"66",X"66",X"56",X"99",X"D9",X"A5",X"A7",X"7A",X"5D",X"97",X"56",X"99",X"E5",X"A6",X"69",X"DD", + X"67",X"99",X"85",X"96",X"A6",X"68",X"7A",X"3B",X"89",X"8A",X"A2",X"85",X"E5",X"A4",X"7A",X"7F", + X"98",X"5E",X"8E",X"C0",X"F4",X"B4",X"2E",X"7F",X"C0",X"FC",X"68",X"2F",X"03",X"E0",X"B8",X"3F", + X"75",X"A9",X"3D",X"0F",X"57",X"83",X"F4",X"3F",X"A1",X"A5",X"B4",X"7D",X"1F",X"42",X"F4",X"2F", + X"A8",X"2E",X"1A",X"0E",X"D0",X"7F",X"43",X"F0",X"9E",X"4A",X"E0",X"1F",X"81",X"F4",X"EC",X"2F", + X"3F",X"06",X"A8",X"0B",X"82",X"A5",X"F8",X"2F",X"9D",X"D8",X"2E",X"07",X"93",X"C3",X"F4",X"3F", + X"2E",X"47",X"D0",X"B8",X"2D",X"6D",X"1F",X"C2",X"2E",X"0A",X"D0",X"EC",X"2A",X"2B",X"0B",X"C3", + X"99",X"D1",X"F4",X"6D",X"2D",X"3E",X"0B",X"D0",X"3D",X"0F",X"82",X"B0",X"B4",X"F0",X"F8",X"3D", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/build_id.tcl b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/build_id.tcl new file mode 100644 index 00000000..938515d8 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/build_id.tcl @@ -0,0 +1,35 @@ +# ================================================================================ +# +# Build ID Verilog Module Script +# Jeff Wiencrot - 8/1/2011 +# +# Generates a Verilog module that contains a timestamp, +# from the current build. These values are available from the build_date, build_time, +# physical_address, and host_name output ports of the build_id module in the build_id.v +# Verilog source file. +# +# ================================================================================ + +proc generateBuildID_Verilog {} { + + # Get the timestamp (see: http://www.altera.com/support/examples/tcl/tcl-date-time-stamp.html) + set buildDate [ clock format [ clock seconds ] -format %y%m%d ] + set buildTime [ clock format [ clock seconds ] -format %H%M%S ] + + # Create a Verilog file for output + set outputFileName "rtl/build_id.v" + set outputFile [open $outputFileName "w"] + + # Output the Verilog source + puts $outputFile "`define BUILD_DATE \"$buildDate\"" + puts $outputFile "`define BUILD_TIME \"$buildTime\"" + close $outputFile + + # Send confirmation message to the Messages window + post_message "Generated build identification Verilog module: [pwd]/$outputFileName" + post_message "Date: $buildDate" + post_message "Time: $buildTime" +} + +# Comment out this line to prevent the process from automatically executing when the file is sourced: +generateBuildID_Verilog \ No newline at end of file diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/build_id.v b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/build_id.v new file mode 100644 index 00000000..c8dd13e1 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/build_id.v @@ -0,0 +1,2 @@ +`define BUILD_DATE "180708" +`define BUILD_TIME "072736" diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/dac.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/dac.vhd new file mode 100644 index 00000000..0f78fe97 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/dac.vhd @@ -0,0 +1,71 @@ +------------------------------------------------------------------------------- +-- +-- Delta-Sigma DAC +-- +-- $Id: dac.vhd,v 1.1 2005/10/25 21:09:42 arnim Exp $ +-- +-- Refer to Xilinx Application Note XAPP154. +-- +-- This DAC requires an external RC low-pass filter: +-- +-- dac_o 0---XXXXX---+---0 analog audio +-- 3k3 | +-- === 4n7 +-- | +-- GND +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +entity dac is + + generic ( + msbi_g : integer := 12 + ); + port ( + clk_i : in std_logic; + res_n_i : in std_logic; + dac_i : in std_logic_vector(msbi_g downto 0); + dac_o : out std_logic + ); + +end dac; + +library ieee; +use ieee.numeric_std.all; + +architecture rtl of dac is + + signal DACout_q : std_logic; + signal DeltaAdder_s, + SigmaAdder_s, + SigmaLatch_q, + DeltaB_s : unsigned(msbi_g+2 downto 0); + +begin + + DeltaB_s(msbi_g+2 downto msbi_g+1) <= SigmaLatch_q(msbi_g+2) & + SigmaLatch_q(msbi_g+2); + DeltaB_s(msbi_g downto 0) <= (others => '0'); + + DeltaAdder_s <= unsigned('0' & '0' & dac_i) + DeltaB_s; + + SigmaAdder_s <= DeltaAdder_s + SigmaLatch_q; + + seq: process (clk_i, res_n_i) + begin + if res_n_i = '0' then + SigmaLatch_q <= to_unsigned(2**(msbi_g+1), SigmaLatch_q'length); + DACout_q <= '0'; + + elsif clk_i'event and clk_i = '1' then + SigmaLatch_q <= SigmaAdder_s; + DACout_q <= SigmaLatch_q(msbi_g+2); + end if; + end process seq; + + dac_o <= DACout_q; + +end rtl; diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/gen_ram.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/gen_ram.vhd new file mode 100644 index 00000000..f1a95608 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/gen_ram.vhd @@ -0,0 +1,84 @@ +-- ----------------------------------------------------------------------- +-- +-- Syntiac's generic VHDL support files. +-- +-- ----------------------------------------------------------------------- +-- Copyright 2005-2008 by Peter Wendrich (pwsoft@syntiac.com) +-- http://www.syntiac.com/fpga64.html +-- +-- Modified April 2016 by Dar (darfpga@aol.fr) +-- http://darfpga.blogspot.fr +-- Remove address register when writing +-- +-- ----------------------------------------------------------------------- +-- +-- gen_rwram.vhd +-- +-- ----------------------------------------------------------------------- +-- +-- generic ram. +-- +-- ----------------------------------------------------------------------- + +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.numeric_std.ALL; + +-- ----------------------------------------------------------------------- + +entity gen_ram is + generic ( + dWidth : integer := 8; + aWidth : integer := 10 + ); + port ( + clk : in std_logic; + we : in std_logic; + addr : in std_logic_vector((aWidth-1) downto 0); + d : in std_logic_vector((dWidth-1) downto 0); + q : out std_logic_vector((dWidth-1) downto 0) + ); +end entity; + +-- ----------------------------------------------------------------------- + +architecture rtl of gen_ram is + subtype addressRange is integer range 0 to ((2**aWidth)-1); + type ramDef is array(addressRange) of std_logic_vector((dWidth-1) downto 0); + signal ram: ramDef; + + signal rAddrReg : std_logic_vector((aWidth-1) downto 0); + signal qReg : std_logic_vector((dWidth-1) downto 0); +begin +-- ----------------------------------------------------------------------- +-- Signals to entity interface +-- ----------------------------------------------------------------------- +-- q <= qReg; + +-- ----------------------------------------------------------------------- +-- Memory write +-- ----------------------------------------------------------------------- + process(clk) + begin + if rising_edge(clk) then + if we = '1' then + ram(to_integer(unsigned(addr))) <= d; + end if; + end if; + end process; + +-- ----------------------------------------------------------------------- +-- Memory read +-- ----------------------------------------------------------------------- +process(clk) + begin + if rising_edge(clk) then +-- qReg <= ram(to_integer(unsigned(rAddrReg))); +-- rAddrReg <= addr; +---- qReg <= ram(to_integer(unsigned(addr))); + q <= ram(to_integer(unsigned(addr))); + end if; + end process; +--q <= ram(to_integer(unsigned(addr))); +end architecture; + diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/hq2x.sv b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/hq2x.sv new file mode 100644 index 00000000..f17732b6 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/hq2x.sv @@ -0,0 +1,454 @@ +// +// +// Copyright (c) 2012-2013 Ludvig Strigeus +// Copyright (c) 2017 Sorgelig +// +// This program is GPL Licensed. See COPYING for the full license. +// +// +//////////////////////////////////////////////////////////////////////////////////////////////////////// + +// synopsys translate_off +`timescale 1 ps / 1 ps +// synopsys translate_on + +`define BITS_TO_FIT(N) ( \ + N <= 2 ? 0 : \ + N <= 4 ? 1 : \ + N <= 8 ? 2 : \ + N <= 16 ? 3 : \ + N <= 32 ? 4 : \ + N <= 64 ? 5 : \ + N <= 128 ? 6 : \ + N <= 256 ? 7 : \ + N <= 512 ? 8 : \ + N <=1024 ? 9 : 10 ) + +module hq2x_in #(parameter LENGTH, parameter DWIDTH) +( + input clk, + + input [AWIDTH:0] rdaddr, + input rdbuf, + output[DWIDTH:0] q, + + input [AWIDTH:0] wraddr, + input wrbuf, + input [DWIDTH:0] data, + input wren +); + + localparam AWIDTH = `BITS_TO_FIT(LENGTH); + wire [DWIDTH:0] out[2]; + assign q = out[rdbuf]; + + hq2x_buf #(.NUMWORDS(LENGTH), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf0(clk,data,rdaddr,wraddr,wren && (wrbuf == 0),out[0]); + hq2x_buf #(.NUMWORDS(LENGTH), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf1(clk,data,rdaddr,wraddr,wren && (wrbuf == 1),out[1]); +endmodule + + +module hq2x_out #(parameter LENGTH, parameter DWIDTH) +( + input clk, + + input [AWIDTH:0] rdaddr, + input [1:0] rdbuf, + output[DWIDTH:0] q, + + input [AWIDTH:0] wraddr, + input [1:0] wrbuf, + input [DWIDTH:0] data, + input wren +); + + localparam AWIDTH = `BITS_TO_FIT(LENGTH*2); + wire [DWIDTH:0] out[4]; + assign q = out[rdbuf]; + + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf0(clk,data,rdaddr,wraddr,wren && (wrbuf == 0),out[0]); + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf1(clk,data,rdaddr,wraddr,wren && (wrbuf == 1),out[1]); + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf2(clk,data,rdaddr,wraddr,wren && (wrbuf == 2),out[2]); + hq2x_buf #(.NUMWORDS(LENGTH*2), .AWIDTH(AWIDTH), .DWIDTH(DWIDTH)) buf3(clk,data,rdaddr,wraddr,wren && (wrbuf == 3),out[3]); +endmodule + + +module hq2x_buf #(parameter NUMWORDS, parameter AWIDTH, parameter DWIDTH) +( + input clock, + input [DWIDTH:0] data, + input [AWIDTH:0] rdaddress, + input [AWIDTH:0] wraddress, + input wren, + output [DWIDTH:0] q +); + + altsyncram altsyncram_component ( + .address_a (wraddress), + .clock0 (clock), + .data_a (data), + .wren_a (wren), + .address_b (rdaddress), + .q_b(q), + .aclr0 (1'b0), + .aclr1 (1'b0), + .addressstall_a (1'b0), + .addressstall_b (1'b0), + .byteena_a (1'b1), + .byteena_b (1'b1), + .clock1 (1'b1), + .clocken0 (1'b1), + .clocken1 (1'b1), + .clocken2 (1'b1), + .clocken3 (1'b1), + .data_b ({(DWIDTH+1){1'b1}}), + .eccstatus (), + .q_a (), + .rden_a (1'b1), + .rden_b (1'b1), + .wren_b (1'b0)); + defparam + altsyncram_component.address_aclr_b = "NONE", + altsyncram_component.address_reg_b = "CLOCK0", + altsyncram_component.clock_enable_input_a = "BYPASS", + altsyncram_component.clock_enable_input_b = "BYPASS", + altsyncram_component.clock_enable_output_b = "BYPASS", + altsyncram_component.intended_device_family = "Cyclone III", + altsyncram_component.lpm_type = "altsyncram", + altsyncram_component.numwords_a = NUMWORDS, + altsyncram_component.numwords_b = NUMWORDS, + altsyncram_component.operation_mode = "DUAL_PORT", + altsyncram_component.outdata_aclr_b = "NONE", + altsyncram_component.outdata_reg_b = "UNREGISTERED", + altsyncram_component.power_up_uninitialized = "FALSE", + altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE", + altsyncram_component.widthad_a = AWIDTH+1, + altsyncram_component.widthad_b = AWIDTH+1, + altsyncram_component.width_a = DWIDTH+1, + altsyncram_component.width_b = DWIDTH+1, + altsyncram_component.width_byteena_a = 1; + +endmodule + +//////////////////////////////////////////////////////////////////////////////////////////////////////// + +module DiffCheck +( + input [17:0] rgb1, + input [17:0] rgb2, + output result +); + + wire [5:0] r = rgb1[5:1] - rgb2[5:1]; + wire [5:0] g = rgb1[11:7] - rgb2[11:7]; + wire [5:0] b = rgb1[17:13] - rgb2[17:13]; + wire [6:0] t = $signed(r) + $signed(b); + wire [6:0] gx = {g[5], g}; + wire [7:0] y = $signed(t) + $signed(gx); + wire [6:0] u = $signed(r) - $signed(b); + wire [7:0] v = $signed({g, 1'b0}) - $signed(t); + + // if y is inside (-24..24) + wire y_inside = (y < 8'h18 || y >= 8'he8); + + // if u is inside (-4, 4) + wire u_inside = (u < 7'h4 || u >= 7'h7c); + + // if v is inside (-6, 6) + wire v_inside = (v < 8'h6 || v >= 8'hfA); + assign result = !(y_inside && u_inside && v_inside); +endmodule + +module InnerBlend +( + input [8:0] Op, + input [5:0] A, + input [5:0] B, + input [5:0] C, + output [5:0] O +); + + function [8:0] mul6x3; + input [5:0] op1; + input [2:0] op2; + begin + mul6x3 = 9'd0; + if(op2[0]) mul6x3 = mul6x3 + op1; + if(op2[1]) mul6x3 = mul6x3 + {op1, 1'b0}; + if(op2[2]) mul6x3 = mul6x3 + {op1, 2'b00}; + end + endfunction + + wire OpOnes = Op[4]; + wire [8:0] Amul = mul6x3(A, Op[7:5]); + wire [8:0] Bmul = mul6x3(B, {Op[3:2], 1'b0}); + wire [8:0] Cmul = mul6x3(C, {Op[1:0], 1'b0}); + wire [8:0] At = Amul; + wire [8:0] Bt = (OpOnes == 0) ? Bmul : {3'b0, B}; + wire [8:0] Ct = (OpOnes == 0) ? Cmul : {3'b0, C}; + wire [9:0] Res = {At, 1'b0} + Bt + Ct; + assign O = Op[8] ? A : Res[9:4]; +endmodule + +module Blend +( + input [5:0] rule, + input disable_hq2x, + input [17:0] E, + input [17:0] A, + input [17:0] B, + input [17:0] D, + input [17:0] F, + input [17:0] H, + output [17:0] Result +); + + reg [1:0] input_ctrl; + reg [8:0] op; + localparam BLEND0 = 9'b1_xxx_x_xx_xx; // 0: A + localparam BLEND1 = 9'b0_110_0_10_00; // 1: (A * 12 + B * 4) >> 4 + localparam BLEND2 = 9'b0_100_0_10_10; // 2: (A * 8 + B * 4 + C * 4) >> 4 + localparam BLEND3 = 9'b0_101_0_10_01; // 3: (A * 10 + B * 4 + C * 2) >> 4 + localparam BLEND4 = 9'b0_110_0_01_01; // 4: (A * 12 + B * 2 + C * 2) >> 4 + localparam BLEND5 = 9'b0_010_0_11_11; // 5: (A * 4 + (B + C) * 6) >> 4 + localparam BLEND6 = 9'b0_111_1_xx_xx; // 6: (A * 14 + B + C) >> 4 + localparam AB = 2'b00; + localparam AD = 2'b01; + localparam DB = 2'b10; + localparam BD = 2'b11; + wire is_diff; + DiffCheck diff_checker(rule[1] ? B : H, rule[0] ? D : F, is_diff); + + always @* begin + case({!is_diff, rule[5:2]}) + 1,17: {op, input_ctrl} = {BLEND1, AB}; + 2,18: {op, input_ctrl} = {BLEND1, DB}; + 3,19: {op, input_ctrl} = {BLEND1, BD}; + 4,20: {op, input_ctrl} = {BLEND2, DB}; + 5,21: {op, input_ctrl} = {BLEND2, AB}; + 6,22: {op, input_ctrl} = {BLEND2, AD}; + + 8: {op, input_ctrl} = {BLEND0, 2'bxx}; + 9: {op, input_ctrl} = {BLEND0, 2'bxx}; + 10: {op, input_ctrl} = {BLEND0, 2'bxx}; + 11: {op, input_ctrl} = {BLEND1, AB}; + 12: {op, input_ctrl} = {BLEND1, AB}; + 13: {op, input_ctrl} = {BLEND1, AB}; + 14: {op, input_ctrl} = {BLEND1, DB}; + 15: {op, input_ctrl} = {BLEND1, BD}; + + 24: {op, input_ctrl} = {BLEND2, DB}; + 25: {op, input_ctrl} = {BLEND5, DB}; + 26: {op, input_ctrl} = {BLEND6, DB}; + 27: {op, input_ctrl} = {BLEND2, DB}; + 28: {op, input_ctrl} = {BLEND4, DB}; + 29: {op, input_ctrl} = {BLEND5, DB}; + 30: {op, input_ctrl} = {BLEND3, BD}; + 31: {op, input_ctrl} = {BLEND3, DB}; + default: {op, input_ctrl} = 11'bx; + endcase + + // Setting op[8] effectively disables HQ2X because blend will always return E. + if (disable_hq2x) op[8] = 1; + end + + // Generate inputs to the inner blender. Valid combinations. + // 00: E A B + // 01: E A D + // 10: E D B + // 11: E B D + wire [17:0] Input1 = E; + wire [17:0] Input2 = !input_ctrl[1] ? A : + !input_ctrl[0] ? D : B; + + wire [17:0] Input3 = !input_ctrl[0] ? B : D; + InnerBlend inner_blend1(op, Input1[5:0], Input2[5:0], Input3[5:0], Result[5:0]); + InnerBlend inner_blend2(op, Input1[11:6], Input2[11:6], Input3[11:6], Result[11:6]); + InnerBlend inner_blend3(op, Input1[17:12], Input2[17:12], Input3[17:12], Result[17:12]); +endmodule + + +//////////////////////////////////////////////////////////////////////////////////////////////////// + +module Hq2x #(parameter LENGTH, parameter HALF_DEPTH) +( + input clk, + input ce_x4, + input [DWIDTH:0] inputpixel, + input mono, + input disable_hq2x, + input reset_frame, + input reset_line, + input [1:0] read_y, + input [AWIDTH+1:0] read_x, + output [DWIDTH:0] outpixel +); + + +localparam AWIDTH = `BITS_TO_FIT(LENGTH); +localparam DWIDTH = HALF_DEPTH ? 8 : 17; + +wire [5:0] hqTable[256] = '{ + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 47, 35, 23, 15, 55, 39, + 19, 19, 26, 58, 19, 19, 26, 58, 23, 15, 35, 35, 23, 15, 7, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 55, 39, 23, 15, 51, 43, + 19, 19, 26, 58, 19, 19, 26, 58, 23, 15, 51, 35, 23, 15, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 61, 35, 35, 23, 61, 51, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 51, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 61, 7, 35, 23, 61, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 58, 23, 15, 51, 35, 23, 61, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 47, 35, 23, 15, 55, 39, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 51, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 55, 39, 23, 15, 51, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 39, 23, 15, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 51, 39, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 7, 35, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 51, 35, 23, 15, 7, 43, + 19, 19, 26, 11, 19, 19, 26, 11, 23, 15, 7, 35, 23, 15, 7, 43 +}; + +reg [17:0] Prev0, Prev1, Prev2, Curr0, Curr1, Next0, Next1, Next2; +reg [17:0] A, B, D, F, G, H; +reg [7:0] pattern, nextpatt; +reg [1:0] i; +reg [7:0] y; + +wire curbuf = y[0]; +reg prevbuf = 0; +wire iobuf = !curbuf; + +wire diff0, diff1; +DiffCheck diffcheck0(Curr1, (i == 0) ? Prev0 : (i == 1) ? Curr0 : (i == 2) ? Prev2 : Next1, diff0); +DiffCheck diffcheck1(Curr1, (i == 0) ? Prev1 : (i == 1) ? Next0 : (i == 2) ? Curr2 : Next2, diff1); + +wire [7:0] new_pattern = {diff1, diff0, pattern[7:2]}; + +wire [17:0] X = (i == 0) ? A : (i == 1) ? Prev1 : (i == 2) ? Next1 : G; +wire [17:0] blend_result; +Blend blender(hqTable[nextpatt], disable_hq2x, Curr0, X, B, D, F, H, blend_result); + +reg Curr2_addr1; +reg [AWIDTH:0] Curr2_addr2; +wire [17:0] Curr2 = HALF_DEPTH ? h2rgb(Curr2tmp) : Curr2tmp; +wire [DWIDTH:0] Curr2tmp; + +reg [AWIDTH:0] wrin_addr2; +reg [DWIDTH:0] wrpix; +reg wrin_en; + +function [17:0] h2rgb; + input [8:0] v; +begin + h2rgb = mono ? {v[5:3],v[2:0], v[5:3],v[2:0], v[5:3],v[2:0]} : {v[8:6],v[8:6],v[5:3],v[5:3],v[2:0],v[2:0]}; +end +endfunction + +function [8:0] rgb2h; + input [17:0] v; +begin + rgb2h = mono ? {3'b000, v[17:15], v[14:12]} : {v[17:15], v[11:9], v[5:3]}; +end +endfunction + +hq2x_in #(.LENGTH(LENGTH), .DWIDTH(DWIDTH)) hq2x_in +( + .clk(clk), + + .rdaddr(Curr2_addr2), + .rdbuf(Curr2_addr1), + .q(Curr2tmp), + + .wraddr(wrin_addr2), + .wrbuf(iobuf), + .data(wrpix), + .wren(wrin_en) +); + +reg [1:0] wrout_addr1; +reg [AWIDTH+1:0] wrout_addr2; +reg wrout_en; +reg [DWIDTH:0] wrdata; + +hq2x_out #(.LENGTH(LENGTH), .DWIDTH(DWIDTH)) hq2x_out +( + .clk(clk), + + .rdaddr(read_x), + .rdbuf(read_y), + .q(outpixel), + + .wraddr(wrout_addr2), + .wrbuf(wrout_addr1), + .data(wrdata), + .wren(wrout_en) +); + +always @(posedge clk) begin + reg [AWIDTH:0] offs; + reg old_reset_line; + reg old_reset_frame; + + wrout_en <= 0; + wrin_en <= 0; + + if(ce_x4) begin + + pattern <= new_pattern; + + if(~&offs) begin + if (i == 0) begin + Curr2_addr1 <= prevbuf; + Curr2_addr2 <= offs; + end + if (i == 1) begin + Prev2 <= Curr2; + Curr2_addr1 <= curbuf; + Curr2_addr2 <= offs; + end + if (i == 2) begin + Next2 <= HALF_DEPTH ? h2rgb(inputpixel) : inputpixel; + wrpix <= inputpixel; + wrin_addr2 <= offs; + wrin_en <= 1; + end + if (i == 3) begin + offs <= offs + 1'd1; + end + + if(HALF_DEPTH) wrdata <= rgb2h(blend_result); + else wrdata <= blend_result; + + wrout_addr1 <= {curbuf, i[1]}; + wrout_addr2 <= {offs, i[1]^i[0]}; + wrout_en <= 1; + end + + if(i==3) begin + nextpatt <= {new_pattern[7:6], new_pattern[3], new_pattern[5], new_pattern[2], new_pattern[4], new_pattern[1:0]}; + {A, G} <= {Prev0, Next0}; + {B, F, H, D} <= {Prev1, Curr2, Next1, Curr0}; + {Prev0, Prev1} <= {Prev1, Prev2}; + {Curr0, Curr1} <= {Curr1, Curr2}; + {Next0, Next1} <= {Next1, Next2}; + end else begin + nextpatt <= {nextpatt[5], nextpatt[3], nextpatt[0], nextpatt[6], nextpatt[1], nextpatt[7], nextpatt[4], nextpatt[2]}; + {B, F, H, D} <= {F, H, D, B}; + end + + i <= i + 1'b1; + if(old_reset_line && ~reset_line) begin + old_reset_frame <= reset_frame; + offs <= 0; + i <= 0; + y <= y + 1'd1; + prevbuf <= curbuf; + if(old_reset_frame & ~reset_frame) begin + y <= 0; + prevbuf <= 0; + end + end + + old_reset_line <= reset_line; + end +end + +endmodule // Hq2x diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/keyboard.v b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/keyboard.v new file mode 100644 index 00000000..89f7e34e --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/keyboard.v @@ -0,0 +1,82 @@ + + +module keyboard +( + input clk, + input reset, + input ps2_kbd_clk, + input ps2_kbd_data, + + output reg[7:0] joystick +); + +reg [11:0] shift_reg = 12'hFFF; +wire[11:0] kdata = {ps2_kbd_data,shift_reg[11:1]}; +wire [7:0] kcode = kdata[9:2]; +reg release_btn = 0; + +reg [7:0] code; +reg input_strobe = 0; + +always @(negedge clk) begin + reg old_reset = 0; + + old_reset <= reset; + + if(~old_reset & reset)begin + joystick <= 0; + end + + if(input_strobe) begin + case(code) + 'h16: joystick[1] <= ~release_btn; // 1 + 'h1E: joystick[2] <= ~release_btn; // 2 + + 'h75: joystick[4] <= ~release_btn; // arrow up + 'h72: joystick[5] <= ~release_btn; // arrow down + 'h6B: joystick[6] <= ~release_btn; // arrow left + 'h74: joystick[7] <= ~release_btn; // arrow right + + 'h29: joystick[0] <= ~release_btn; // Space + 'h11: joystick[1] <= ~release_btn; // Left Alt + 'h0d: joystick[2] <= ~release_btn; // Tab + 'h76: joystick[3] <= ~release_btn; // Escape + endcase + end +end + +always @(posedge clk) begin + reg [3:0] prev_clk = 0; + reg old_reset = 0; + reg action = 0; + + old_reset <= reset; + input_strobe <= 0; + + if(~old_reset & reset)begin + prev_clk <= 0; + shift_reg <= 12'hFFF; + end else begin + prev_clk <= {ps2_kbd_clk,prev_clk[3:1]}; + if(prev_clk == 1) begin + if (kdata[11] & ^kdata[10:2] & ~kdata[1] & kdata[0]) begin + shift_reg <= 12'hFFF; + if (kcode == 8'he0) ; + // Extended key code follows + else if (kcode == 8'hf0) + // Release code follows + action <= 1; + else begin + // Cancel extended/release flags for next time + action <= 0; + release_btn <= action; + code <= kcode; + input_strobe <= 1; + end + end else begin + shift_reg <= kdata; + end + end + end +end +endmodule diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/line_doubler.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/line_doubler.vhd new file mode 100644 index 00000000..43a89672 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/line_doubler.vhd @@ -0,0 +1,104 @@ +--------------------------------------------------------------------------------- +-- Line doubler - Dar - Feb 2014 +--------------------------------------------------------------------------------- +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity line_doubler is +port( + clock : in std_logic; + video_i : in std_logic_vector(3 downto 0); + hsync_i : in std_logic; + vsync_i : in std_logic; + video_o : out std_logic_vector(3 downto 0); + hsync_o : out std_logic; + vsync_o : out std_logic +); +end line_doubler; + +architecture struct of line_doubler is + +signal hsync_i_reg : std_logic; +signal vsync_i_reg : std_logic; +signal hcnt_i : integer range 0 to 1023; +signal vcnt_i : integer range 0 to 511; +signal hcnt_o : integer range 0 to 511; + +signal flip_flop : std_logic; +signal blank : std_logic; + +type ram_1024x8 is array(0 to 1023) of std_logic_vector(3 downto 0); +signal ram1 : ram_1024x8; +signal ram2 : ram_1024x8; +signal video : std_logic_vector(3 downto 0); + +begin + +process(clock) +begin + if rising_edge(clock) then + + hsync_i_reg <= hsync_i; + vsync_i_reg <= vsync_i; + + if (vsync_i = '0' and vsync_i_reg = '1') then + vcnt_i <= 0; + else + if (hsync_i = '0' and hsync_i_reg = '1') then + vcnt_i <= vcnt_i + 1; + end if; + end if; + + if (hsync_i = '0' and hsync_i_reg = '1') then + flip_flop <= not flip_flop; + hcnt_i <= 0; + else + hcnt_i <= hcnt_i + 1; + end if; + + if (hsync_i = '0' and hsync_i_reg = '1') or hcnt_o = 319 then + hcnt_o <= 0; + else + hcnt_o <= hcnt_o + 1; + end if; + +-- if hcnt_o = 0 then hsync_o <= '0'; +-- elsif hcnt_o = 4 then hsync_o <= '1'; +-- end if; + + if hcnt_o = 319-2-4 then hsync_o <= '0'; + elsif hcnt_o = 319-2 then hsync_o <= '1'; + end if; + + if hcnt_o = 54 then blank <= '0'; + elsif hcnt_o = 308 then blank <= '1'; + end if; + + if vcnt_i = 0 then vsync_o <= '0'; + elsif vcnt_i = 4 then vsync_o <= '1'; + end if; + + end if; +end process; + +process(clock) +begin + if rising_edge(clock) then + if flip_flop = '0' then + ram1(hcnt_i/2) <= video_i; + video <= ram2(hcnt_o); + else + ram2(hcnt_i/2) <= video_i; + video <= ram1(hcnt_o); + end if; + end if; + + if blank = '0' then + video_o <= video; + else + video_o <= (others => '0'); + end if; + +end process; + +end architecture; \ No newline at end of file diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/mist_io.v b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/mist_io.v new file mode 100644 index 00000000..ab9ef8ad --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/mist_io.v @@ -0,0 +1,532 @@ +// +// mist_io.v +// +// mist_io for the MiST board +// http://code.google.com/p/mist-board/ +// +// Copyright (c) 2014 Till Harbaum +// +// This source file is free software: you can redistribute it and/or modify +// it under the terms of the GNU General Public License as published +// by the Free Software Foundation, either version 3 of the License, or +// (at your option) any later version. +// +// This source file is distributed in the hope that it will be useful, +// but WITHOUT ANY WARRANTY; without even the implied warranty of +// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +// GNU General Public License for more details. +// +// You should have received a copy of the GNU General Public License +// along with this program. If not, see . +// +/////////////////////////////////////////////////////////////////////// + +// +// Use buffer to access SD card. It's time-critical part. +// Made module synchroneous with 2 clock domains: clk_sys and SPI_SCK +// (Sorgelig) +// +// for synchronous projects default value for PS2DIV is fine for any frequency of system clock. +// clk_ps2 = clk_sys/(PS2DIV*2) +// + +module mist_io #(parameter STRLEN=0, parameter PS2DIV=100) +( + + // parameter STRLEN and the actual length of conf_str have to match + input [(8*STRLEN)-1:0] conf_str, + + // Global clock. It should be around 100MHz (higher is better). + input clk_sys, + + // Global SPI clock from ARM. 24MHz + input SPI_SCK, + + input CONF_DATA0, + input SPI_SS2, + output SPI_DO, + input SPI_DI, + + output reg [7:0] joystick_0, + output reg [7:0] joystick_1, + output reg [15:0] joystick_analog_0, + output reg [15:0] joystick_analog_1, + output [1:0] buttons, + output [1:0] switches, + output scandoubler_disable, + output ypbpr, + + output reg [31:0] status, + + // SD config + input sd_conf, + input sd_sdhc, + output img_mounted, // signaling that new image has been mounted + output reg [31:0] img_size, // size of image in bytes + + // SD block level access + input [31:0] sd_lba, + input sd_rd, + input sd_wr, + output reg sd_ack, + output reg sd_ack_conf, + + // SD byte level access. Signals for 2-PORT altsyncram. + output reg [8:0] sd_buff_addr, + output reg [7:0] sd_buff_dout, + input [7:0] sd_buff_din, + output reg sd_buff_wr, + + // ps2 keyboard emulation + output ps2_kbd_clk, + output reg ps2_kbd_data, + output ps2_mouse_clk, + output reg ps2_mouse_data, + + // ARM -> FPGA download + input ioctl_force_erase, + output reg ioctl_download = 0, // signal indicating an active download + output reg ioctl_erasing = 0, // signal indicating an active erase + output reg [7:0] ioctl_index, // menu index used to upload the file + output reg ioctl_wr = 0, + output reg [24:0] ioctl_addr, + output reg [7:0] ioctl_dout +); + +reg [7:0] b_data; +reg [6:0] sbuf; +reg [7:0] cmd; +reg [2:0] bit_cnt; // counts bits 0-7 0-7 ... +reg [7:0] byte_cnt; // counts bytes +reg [7:0] but_sw; +reg [2:0] stick_idx; + +reg mount_strobe = 0; +assign img_mounted = mount_strobe; + +assign buttons = but_sw[1:0]; +assign switches = but_sw[3:2]; +assign scandoubler_disable = but_sw[4]; +assign ypbpr = but_sw[5]; + +wire [7:0] spi_dout = { sbuf, SPI_DI}; + +// this variant of user_io is for 8 bit cores (type == a4) only +wire [7:0] core_type = 8'ha4; + +// command byte read by the io controller +wire [7:0] sd_cmd = { 4'h5, sd_conf, sd_sdhc, sd_wr, sd_rd }; + +reg spi_do; +assign SPI_DO = CONF_DATA0 ? 1'bZ : spi_do; + +// drive MISO only when transmitting core id +always@(negedge SPI_SCK) begin + if(!CONF_DATA0) begin + // first byte returned is always core type, further bytes are + // command dependent + if(byte_cnt == 0) begin + spi_do <= core_type[~bit_cnt]; + + end else begin + case(cmd) + // reading config string + 8'h14: begin + // returning a byte from string + if(byte_cnt < STRLEN + 1) spi_do <= conf_str[{STRLEN - byte_cnt,~bit_cnt}]; + else spi_do <= 0; + end + + // reading sd card status + 8'h16: begin + if(byte_cnt == 1) spi_do <= sd_cmd[~bit_cnt]; + else if((byte_cnt >= 2) && (byte_cnt < 6)) spi_do <= sd_lba[{5-byte_cnt, ~bit_cnt}]; + else spi_do <= 0; + end + + // reading sd card write data + 8'h18: + spi_do <= b_data[~bit_cnt]; + + default: + spi_do <= 0; + endcase + end + end +end + +reg b_wr2,b_wr3; +always @(negedge clk_sys) begin + b_wr3 <= b_wr2; + sd_buff_wr <= b_wr3; +end + +// SPI receiver +always@(posedge SPI_SCK or posedge CONF_DATA0) begin + + if(CONF_DATA0) begin + b_wr2 <= 0; + bit_cnt <= 0; + byte_cnt <= 0; + sd_ack <= 0; + sd_ack_conf <= 0; + end else begin + b_wr2 <= 0; + + sbuf <= spi_dout[6:0]; + bit_cnt <= bit_cnt + 1'd1; + if(bit_cnt == 5) begin + if (byte_cnt == 0) sd_buff_addr <= 0; + if((byte_cnt != 0) & (sd_buff_addr != 511)) sd_buff_addr <= sd_buff_addr + 1'b1; + if((byte_cnt == 1) & ((cmd == 8'h17) | (cmd == 8'h19))) sd_buff_addr <= 0; + end + + // finished reading command byte + if(bit_cnt == 7) begin + if(~&byte_cnt) byte_cnt <= byte_cnt + 8'd1; + if(byte_cnt == 0) begin + cmd <= spi_dout; + + if(spi_dout == 8'h19) begin + sd_ack_conf <= 1; + sd_buff_addr <= 0; + end + if((spi_dout == 8'h17) || (spi_dout == 8'h18)) begin + sd_ack <= 1; + sd_buff_addr <= 0; + end + if(spi_dout == 8'h18) b_data <= sd_buff_din; + + mount_strobe <= 0; + + end else begin + + case(cmd) + // buttons and switches + 8'h01: but_sw <= spi_dout; + 8'h02: joystick_0 <= spi_dout; + 8'h03: joystick_1 <= spi_dout; + + // store incoming ps2 mouse bytes + 8'h04: begin + ps2_mouse_fifo[ps2_mouse_wptr] <= spi_dout; + ps2_mouse_wptr <= ps2_mouse_wptr + 1'd1; + end + + // store incoming ps2 keyboard bytes + 8'h05: begin + ps2_kbd_fifo[ps2_kbd_wptr] <= spi_dout; + ps2_kbd_wptr <= ps2_kbd_wptr + 1'd1; + end + + 8'h15: status[7:0] <= spi_dout; + + // send SD config IO -> FPGA + // flag that download begins + // sd card knows data is config if sd_dout_strobe is asserted + // with sd_ack still being inactive (low) + 8'h19, + // send sector IO -> FPGA + // flag that download begins + 8'h17: begin + sd_buff_dout <= spi_dout; + b_wr2 <= 1; + end + + 8'h18: b_data <= sd_buff_din; + + // joystick analog + 8'h1a: begin + // first byte is joystick index + if(byte_cnt == 1) stick_idx <= spi_dout[2:0]; + else if(byte_cnt == 2) begin + // second byte is x axis + if(stick_idx == 0) joystick_analog_0[15:8] <= spi_dout; + else if(stick_idx == 1) joystick_analog_1[15:8] <= spi_dout; + end else if(byte_cnt == 3) begin + // third byte is y axis + if(stick_idx == 0) joystick_analog_0[7:0] <= spi_dout; + else if(stick_idx == 1) joystick_analog_1[7:0] <= spi_dout; + end + end + + // notify image selection + 8'h1c: mount_strobe <= 1; + + // send image info + 8'h1d: if(byte_cnt<5) img_size[(byte_cnt-1)<<3 +:8] <= spi_dout; + + // status, 32bit version + 8'h1e: if(byte_cnt<5) status[(byte_cnt-1)<<3 +:8] <= spi_dout; + default: ; + endcase + end + end + end +end + + +/////////////////////////////// PS2 /////////////////////////////// +// 8 byte fifos to store ps2 bytes +localparam PS2_FIFO_BITS = 3; + +reg clk_ps2; +always @(negedge clk_sys) begin + integer cnt; + cnt <= cnt + 1'd1; + if(cnt == PS2DIV) begin + clk_ps2 <= ~clk_ps2; + cnt <= 0; + end +end + +// keyboard +reg [7:0] ps2_kbd_fifo[1<= 1)&&(ps2_kbd_tx_state < 9)) begin + ps2_kbd_data <= ps2_kbd_tx_byte[0]; // data bits + ps2_kbd_tx_byte[6:0] <= ps2_kbd_tx_byte[7:1]; // shift down + if(ps2_kbd_tx_byte[0]) + ps2_kbd_parity <= !ps2_kbd_parity; + end + + // transmission of parity + if(ps2_kbd_tx_state == 9) ps2_kbd_data <= ps2_kbd_parity; + + // transmission of stop bit + if(ps2_kbd_tx_state == 10) ps2_kbd_data <= 1; // stop bit is 1 + + // advance state machine + if(ps2_kbd_tx_state < 11) ps2_kbd_tx_state <= ps2_kbd_tx_state + 1'd1; + else ps2_kbd_tx_state <= 0; + end + end +end + +// mouse +reg [7:0] ps2_mouse_fifo[1<= 1)&&(ps2_mouse_tx_state < 9)) begin + ps2_mouse_data <= ps2_mouse_tx_byte[0]; // data bits + ps2_mouse_tx_byte[6:0] <= ps2_mouse_tx_byte[7:1]; // shift down + if(ps2_mouse_tx_byte[0]) + ps2_mouse_parity <= !ps2_mouse_parity; + end + + // transmission of parity + if(ps2_mouse_tx_state == 9) ps2_mouse_data <= ps2_mouse_parity; + + // transmission of stop bit + if(ps2_mouse_tx_state == 10) ps2_mouse_data <= 1; // stop bit is 1 + + // advance state machine + if(ps2_mouse_tx_state < 11) ps2_mouse_tx_state <= ps2_mouse_tx_state + 1'd1; + else ps2_mouse_tx_state <= 0; + end + end +end + + +/////////////////////////////// DOWNLOADING /////////////////////////////// + +reg [7:0] data_w; +reg [24:0] addr_w; +reg rclk = 0; + +localparam UIO_FILE_TX = 8'h53; +localparam UIO_FILE_TX_DAT = 8'h54; +localparam UIO_FILE_INDEX = 8'h55; + +// data_io has its own SPI interface to the io controller +always@(posedge SPI_SCK, posedge SPI_SS2) begin + reg [6:0] sbuf; + reg [7:0] cmd; + reg [4:0] cnt; + reg [24:0] addr; + + if(SPI_SS2) cnt <= 0; + else begin + rclk <= 0; + + // don't shift in last bit. It is evaluated directly + // when writing to ram + if(cnt != 15) sbuf <= { sbuf[5:0], SPI_DI}; + + // increase target address after write + if(rclk) addr <= addr + 1'd1; + + // count 0-7 8-15 8-15 ... + if(cnt < 15) cnt <= cnt + 1'd1; + else cnt <= 8; + + // finished command byte + if(cnt == 7) cmd <= {sbuf, SPI_DI}; + + // prepare/end transmission + if((cmd == UIO_FILE_TX) && (cnt == 15)) begin + // prepare + if(SPI_DI) begin + case(ioctl_index) + 0: addr <= 'h080000; // BOOT ROM + 'h01: addr <= 'h000100; // ROM file + 'h41: addr <= 'h000100; // COM file + 'h81: addr <= 'h000000; // C00 file + 'hC1: addr <= 'h010000; // EDD file + default: addr <= 'h100000; // FDD file + endcase + ioctl_download <= 1; + end else begin + addr_w <= addr; + ioctl_download <= 0; + end + end + + // command 0x54: UIO_FILE_TX + if((cmd == UIO_FILE_TX_DAT) && (cnt == 15)) begin + addr_w <= addr; + data_w <= {sbuf, SPI_DI}; + rclk <= 1; + end + + // expose file (menu) index + if((cmd == UIO_FILE_INDEX) && (cnt == 15)) ioctl_index <= {sbuf, SPI_DI}; + end +end + +reg [24:0] erase_mask; +wire [24:0] next_erase = (ioctl_addr + 1'd1) & erase_mask; + +always@(posedge clk_sys) begin + reg rclkD, rclkD2; + reg old_force = 0; + reg [5:0] erase_clk_div; + reg [24:0] end_addr; + reg erase_trigger = 0; + + rclkD <= rclk; + rclkD2 <= rclkD; + ioctl_wr <= 0; + + if(rclkD & ~rclkD2) begin + ioctl_dout <= data_w; + ioctl_addr <= addr_w; + ioctl_wr <= 1; + end + + if(ioctl_download) begin + old_force <= 0; + ioctl_erasing <= 0; + erase_trigger <= (ioctl_index == 1); + end else begin + + old_force <= ioctl_force_erase; + + // start erasing + if(erase_trigger) begin + erase_trigger <= 0; + erase_mask <= 'hFFFF; + end_addr <= 'h0100; + erase_clk_div <= 1; + ioctl_erasing <= 1; + end else if((ioctl_force_erase & ~old_force)) begin + erase_trigger <= 0; + ioctl_addr <= 'h1FFFFFF; + erase_mask <= 'h1FFFFFF; + end_addr <= 'h0050000; + erase_clk_div <= 1; + ioctl_erasing <= 1; + end else if(ioctl_erasing) begin + erase_clk_div <= erase_clk_div + 1'd1; + if(!erase_clk_div) begin + if(next_erase == end_addr) ioctl_erasing <= 0; + else begin + ioctl_addr <= next_erase; + ioctl_dout <= 0; + ioctl_wr <= 1; + end + end + end + end +end + +endmodule \ No newline at end of file diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/osd.v b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/osd.v new file mode 100644 index 00000000..c62c10af --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/osd.v @@ -0,0 +1,179 @@ +// A simple OSD implementation. Can be hooked up between a cores +// VGA output and the physical VGA pins + +module osd ( + // OSDs pixel clock, should be synchronous to cores pixel clock to + // avoid jitter. + input clk_sys, + + // SPI interface + input SPI_SCK, + input SPI_SS3, + input SPI_DI, + + // VGA signals coming from core + input [5:0] R_in, + input [5:0] G_in, + input [5:0] B_in, + input HSync, + input VSync, + + // VGA signals going to video connector + output [5:0] R_out, + output [5:0] G_out, + output [5:0] B_out +); + +parameter OSD_X_OFFSET = 10'd0; +parameter OSD_Y_OFFSET = 10'd0; +parameter OSD_COLOR = 3'd0; + +localparam OSD_WIDTH = 10'd256; +localparam OSD_HEIGHT = 10'd128; + +// ********************************************************************************* +// spi client +// ********************************************************************************* + +// this core supports only the display related OSD commands +// of the minimig +reg osd_enable; +(* ramstyle = "no_rw_check" *) reg [7:0] osd_buffer[2047:0]; // the OSD buffer itself + +// the OSD has its own SPI interface to the io controller +always@(posedge SPI_SCK, posedge SPI_SS3) begin + reg [4:0] cnt; + reg [10:0] bcnt; + reg [7:0] sbuf; + reg [7:0] cmd; + + if(SPI_SS3) begin + cnt <= 0; + bcnt <= 0; + end else begin + sbuf <= {sbuf[6:0], SPI_DI}; + + // 0:7 is command, rest payload + if(cnt < 15) cnt <= cnt + 1'd1; + else cnt <= 8; + + if(cnt == 7) begin + cmd <= {sbuf[6:0], SPI_DI}; + + // lower three command bits are line address + bcnt <= {sbuf[1:0], SPI_DI, 8'h00}; + + // command 0x40: OSDCMDENABLE, OSDCMDDISABLE + if(sbuf[6:3] == 4'b0100) osd_enable <= SPI_DI; + end + + // command 0x20: OSDCMDWRITE + if((cmd[7:3] == 5'b00100) && (cnt == 15)) begin + osd_buffer[bcnt] <= {sbuf[6:0], SPI_DI}; + bcnt <= bcnt + 1'd1; + end + end +end + +// ********************************************************************************* +// video timing and sync polarity anaylsis +// ********************************************************************************* + +// horizontal counter +reg [9:0] h_cnt; +reg [9:0] hs_low, hs_high; +wire hs_pol = hs_high < hs_low; +wire [9:0] dsp_width = hs_pol ? hs_low : hs_high; + +// vertical counter +reg [9:0] v_cnt; +reg [9:0] vs_low, vs_high; +wire vs_pol = vs_high < vs_low; +wire [9:0] dsp_height = vs_pol ? vs_low : vs_high; + +wire doublescan = (dsp_height>350); + +reg ce_pix; +always @(negedge clk_sys) begin + integer cnt = 0; + integer pixsz, pixcnt; + reg hs; + + cnt <= cnt + 1; + hs <= HSync; + + pixcnt <= pixcnt + 1; + if(pixcnt == pixsz) pixcnt <= 0; + ce_pix <= !pixcnt; + + if(hs && ~HSync) begin + cnt <= 0; + pixsz <= (cnt >> 9) - 1; + pixcnt <= 0; + ce_pix <= 1; + end +end + +always @(posedge clk_sys) begin + reg hsD, hsD2; + reg vsD, vsD2; + + if(ce_pix) begin + // bring hsync into local clock domain + hsD <= HSync; + hsD2 <= hsD; + + // falling edge of HSync + if(!hsD && hsD2) begin + h_cnt <= 0; + hs_high <= h_cnt; + end + + // rising edge of HSync + else if(hsD && !hsD2) begin + h_cnt <= 0; + hs_low <= h_cnt; + v_cnt <= v_cnt + 1'd1; + end else begin + h_cnt <= h_cnt + 1'd1; + end + + vsD <= VSync; + vsD2 <= vsD; + + // falling edge of VSync + if(!vsD && vsD2) begin + v_cnt <= 0; + vs_high <= v_cnt; + end + + // rising edge of VSync + else if(vsD && !vsD2) begin + v_cnt <= 0; + vs_low <= v_cnt; + end + end +end + +// area in which OSD is being displayed +wire [9:0] h_osd_start = ((dsp_width - OSD_WIDTH)>> 1) + OSD_X_OFFSET; +wire [9:0] h_osd_end = h_osd_start + OSD_WIDTH; +wire [9:0] v_osd_start = ((dsp_height- (OSD_HEIGHT<> 1) + OSD_Y_OFFSET; +wire [9:0] v_osd_end = v_osd_start + (OSD_HEIGHT<= h_osd_start) && (h_cnt < h_osd_end) && + (VSync != vs_pol) && (v_cnt >= v_osd_start) && (v_cnt < v_osd_end); + +reg [7:0] osd_byte; +always @(posedge clk_sys) if(ce_pix) osd_byte <= osd_buffer[{doublescan ? osd_vcnt[7:5] : osd_vcnt[6:4], osd_hcnt[7:0]}]; + +wire osd_pixel = osd_byte[doublescan ? osd_vcnt[4:2] : osd_vcnt[3:1]]; + +assign R_out = !osd_de ? R_in : {osd_pixel, osd_pixel, OSD_COLOR[2], R_in[5:3]}; +assign G_out = !osd_de ? G_in : {osd_pixel, osd_pixel, OSD_COLOR[1], G_in[5:3]}; +assign B_out = !osd_de ? B_in : {osd_pixel, osd_pixel, OSD_COLOR[0], B_in[5:3]}; + +endmodule diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/pll.qip b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/pll.qip new file mode 100644 index 00000000..aaef684a --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/pll.qip @@ -0,0 +1,4 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL" +set_global_assignment -name IP_TOOL_VERSION "13.0" +set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "pll.v"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "pll.ppf"] diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/pll.v b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/pll.v new file mode 100644 index 00000000..02807f25 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/pll.v @@ -0,0 +1,348 @@ +// megafunction wizard: %ALTPLL% +// GENERATION: STANDARD +// VERSION: WM1.0 +// MODULE: altpll + +// ============================================================ +// File Name: pll.v +// Megafunction Name(s): +// altpll +// +// Simulation Library Files(s): +// altera_mf +// ============================================================ +// ************************************************************ +// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +// +// 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version +// ************************************************************ + + +//Copyright (C) 1991-2013 Altera Corporation +//Your use of Altera Corporation's design tools, logic functions +//and other software and tools, and its AMPP partner logic +//functions, and any output files from any of the foregoing +//(including device programming or simulation files), and any +//associated documentation or information are expressly subject +//to the terms and conditions of the Altera Program License +//Subscription Agreement, Altera MegaCore Function License +//Agreement, or other applicable license agreement, including, +//without limitation, that your use is for the sole purpose of +//programming logic devices manufactured by Altera and sold by +//Altera or its authorized distributors. Please refer to the +//applicable agreement for further details. + + +// synopsys translate_off +`timescale 1 ps / 1 ps +// synopsys translate_on +module pll ( + areset, + inclk0, + c0, + c1, + locked); + + input areset; + input inclk0; + output c0; + output c1; + output locked; +`ifndef ALTERA_RESERVED_QIS +// synopsys translate_off +`endif + tri0 areset; +`ifndef ALTERA_RESERVED_QIS +// synopsys translate_on +`endif + + wire [4:0] sub_wire0; + wire sub_wire2; + wire [0:0] sub_wire6 = 1'h0; + wire [0:0] sub_wire3 = sub_wire0[0:0]; + wire [1:1] sub_wire1 = sub_wire0[1:1]; + wire c1 = sub_wire1; + wire locked = sub_wire2; + wire c0 = sub_wire3; + wire sub_wire4 = inclk0; + wire [1:0] sub_wire5 = {sub_wire6, sub_wire4}; + + altpll altpll_component ( + .areset (areset), + .inclk (sub_wire5), + .clk (sub_wire0), + .locked (sub_wire2), + .activeclock (), + .clkbad (), + .clkena ({6{1'b1}}), + .clkloss (), + .clkswitch (1'b0), + .configupdate (1'b0), + .enable0 (), + .enable1 (), + .extclk (), + .extclkena ({4{1'b1}}), + .fbin (1'b1), + .fbmimicbidir (), + .fbout (), + .fref (), + .icdrclk (), + .pfdena (1'b1), + .phasecounterselect ({4{1'b1}}), + .phasedone (), + .phasestep (1'b1), + .phaseupdown (1'b1), + .pllena (1'b1), + .scanaclr (1'b0), + .scanclk (1'b0), + .scanclkena (1'b1), + .scandata (1'b0), + .scandataout (), + .scandone (), + .scanread (1'b0), + .scanwrite (1'b0), + .sclkout0 (), + .sclkout1 (), + .vcooverrange (), + .vcounderrange ()); + defparam + altpll_component.bandwidth_type = "AUTO", + altpll_component.clk0_divide_by = 27, + altpll_component.clk0_duty_cycle = 50, + altpll_component.clk0_multiply_by = 40, + altpll_component.clk0_phase_shift = "0", + altpll_component.clk1_divide_by = 27, + altpll_component.clk1_duty_cycle = 50, + altpll_component.clk1_multiply_by = 10, + altpll_component.clk1_phase_shift = "0", + altpll_component.compensate_clock = "CLK0", + altpll_component.inclk0_input_frequency = 37037, + altpll_component.intended_device_family = "Cyclone III", + altpll_component.lpm_hint = "CBX_MODULE_PREFIX=pll", + altpll_component.lpm_type = "altpll", + altpll_component.operation_mode = "NORMAL", + altpll_component.pll_type = "AUTO", + altpll_component.port_activeclock = "PORT_UNUSED", + altpll_component.port_areset = "PORT_USED", + altpll_component.port_clkbad0 = "PORT_UNUSED", + altpll_component.port_clkbad1 = "PORT_UNUSED", + altpll_component.port_clkloss = "PORT_UNUSED", + altpll_component.port_clkswitch = "PORT_UNUSED", + altpll_component.port_configupdate = "PORT_UNUSED", + altpll_component.port_fbin = "PORT_UNUSED", + altpll_component.port_inclk0 = "PORT_USED", + altpll_component.port_inclk1 = "PORT_UNUSED", + altpll_component.port_locked = "PORT_USED", + altpll_component.port_pfdena = "PORT_UNUSED", + altpll_component.port_phasecounterselect = "PORT_UNUSED", + altpll_component.port_phasedone = "PORT_UNUSED", + altpll_component.port_phasestep = "PORT_UNUSED", + altpll_component.port_phaseupdown = "PORT_UNUSED", + altpll_component.port_pllena = "PORT_UNUSED", + altpll_component.port_scanaclr = "PORT_UNUSED", + altpll_component.port_scanclk = "PORT_UNUSED", + altpll_component.port_scanclkena = "PORT_UNUSED", + altpll_component.port_scandata = "PORT_UNUSED", + altpll_component.port_scandataout = "PORT_UNUSED", + altpll_component.port_scandone = "PORT_UNUSED", + altpll_component.port_scanread = "PORT_UNUSED", + altpll_component.port_scanwrite = "PORT_UNUSED", + altpll_component.port_clk0 = "PORT_USED", + altpll_component.port_clk1 = "PORT_USED", + altpll_component.port_clk2 = "PORT_UNUSED", + altpll_component.port_clk3 = "PORT_UNUSED", + altpll_component.port_clk4 = "PORT_UNUSED", + altpll_component.port_clk5 = "PORT_UNUSED", + altpll_component.port_clkena0 = "PORT_UNUSED", + altpll_component.port_clkena1 = "PORT_UNUSED", + altpll_component.port_clkena2 = "PORT_UNUSED", + altpll_component.port_clkena3 = "PORT_UNUSED", + altpll_component.port_clkena4 = "PORT_UNUSED", + altpll_component.port_clkena5 = "PORT_UNUSED", + altpll_component.port_extclk0 = "PORT_UNUSED", + altpll_component.port_extclk1 = "PORT_UNUSED", + altpll_component.port_extclk2 = "PORT_UNUSED", + altpll_component.port_extclk3 = "PORT_UNUSED", + altpll_component.self_reset_on_loss_lock = "OFF", + altpll_component.width_clock = 5; + + +endmodule + +// ============================================================ +// CNX file retrieval info +// ============================================================ +// Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +// Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +// Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +// Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +// Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +// Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +// Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +// Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +// Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +// Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +// Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +// Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +// Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +// Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0" +// Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +// Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "27" +// Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "27" +// Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +// Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" +// Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "40.000000" +// Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "10.000000" +// Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +// Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +// Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +// Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +// Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +// Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +// Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +// Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "27.000" +// Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +// Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +// Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1" +// Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available" +// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "deg" +// Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +// Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +// Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" +// Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "40" +// Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "10" +// Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1" +// Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "40.00000000" +// Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "10.00000000" +// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" +// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "0" +// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" +// Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +// Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +// Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000" +// Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg" +// Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +// Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1" +// Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +// Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +// Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +// Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +// Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll.mif" +// Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +// Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +// Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +// Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +// Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +// Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +// Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +// Retrieval info: PRIVATE: SPREAD_USE STRING "0" +// Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0" +// Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +// Retrieval info: PRIVATE: STICKY_CLK1 STRING "1" +// Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +// Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +// Retrieval info: PRIVATE: USE_CLK0 STRING "1" +// Retrieval info: PRIVATE: USE_CLK1 STRING "1" +// Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +// Retrieval info: PRIVATE: USE_CLKENA1 STRING "0" +// Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +// Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +// Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +// Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "27" +// Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +// Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "40" +// Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +// Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "27" +// Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" +// Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "10" +// Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" +// Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +// Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "37037" +// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +// Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +// Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL" +// Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +// Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF" +// Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +// Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +// Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset" +// Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +// Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT_CLK_EXT VCC "c1" +// Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +// Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked" +// Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0 +// Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +// Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +// Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +// Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1 +// Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0 +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.v TRUE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.ppf TRUE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.inc FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.cmp FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.bsf FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll_inst.v FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll_bb.v FALSE +// Retrieval info: LIB_FILE: altera_mf +// Retrieval info: CBX_MODULE_PREFIX: ON diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/scandoubler.v b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/scandoubler.v new file mode 100644 index 00000000..5a3ccd17 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/scandoubler.v @@ -0,0 +1,195 @@ +// +// scandoubler.v +// +// Copyright (c) 2015 Till Harbaum +// Copyright (c) 2017 Sorgelig +// +// This source file is free software: you can redistribute it and/or modify +// it under the terms of the GNU General Public License as published +// by the Free Software Foundation, either version 3 of the License, or +// (at your option) any later version. +// +// This source file is distributed in the hope that it will be useful, +// but WITHOUT ANY WARRANTY; without even the implied warranty of +// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +// GNU General Public License for more details. +// +// You should have received a copy of the GNU General Public License +// along with this program. If not, see . + +// TODO: Delay vsync one line + +`define BITS_TO_FIT(N) ( \ + N <= 2 ? 0 : \ + N <= 4 ? 1 : \ + N <= 8 ? 2 : \ + N <= 16 ? 3 : \ + N <= 32 ? 4 : \ + N <= 64 ? 5 : \ + N <= 128 ? 6 : \ + N <= 256 ? 7 : \ + N <= 512 ? 8 : \ + N <=1024 ? 9 : 10 ) + +module scandoubler #(parameter LENGTH, parameter HALF_DEPTH) +( + // system interface + input clk_sys, + input ce_pix, + input ce_pix_actual, + + input hq2x, + + // shifter video interface + input hs_in, + input vs_in, + input line_start, + + input [DWIDTH:0] r_in, + input [DWIDTH:0] g_in, + input [DWIDTH:0] b_in, + input mono, + + // output interface + output reg hs_out, + output vs_out, + output [DWIDTH:0] r_out, + output [DWIDTH:0] g_out, + output [DWIDTH:0] b_out +); + + +localparam DWIDTH = HALF_DEPTH ? 2 : 5; + +assign vs_out = vs_in; + +reg [2:0] phase; +reg [2:0] ce_div; +reg [7:0] pix_len = 0; +wire [7:0] pl = pix_len + 1'b1; + +reg ce_x1, ce_x4; +reg req_line_reset; +wire ls_in = hs_in | line_start; +always @(negedge clk_sys) begin + reg old_ce; + reg [2:0] ce_cnt; + + reg [7:0] pixsz2, pixsz4 = 0; + + old_ce <= ce_pix; + if(~&pix_len) pix_len <= pix_len + 1'd1; + + ce_x4 <= 0; + ce_x1 <= 0; + + // use such odd comparison to place c_x4 evenly if master clock isn't multiple 4. + if((pl == pixsz4) || (pl == pixsz2) || (pl == (pixsz2+pixsz4))) begin + phase <= phase + 1'd1; + ce_x4 <= 1; + end + + if(~old_ce & ce_pix) begin + pixsz2 <= {1'b0, pl[7:1]}; + pixsz4 <= {2'b00, pl[7:2]}; + ce_x1 <= 1; + ce_x4 <= 1; + pix_len <= 0; + phase <= phase + 1'd1; + + ce_cnt <= ce_cnt + 1'd1; + if(ce_pix_actual) begin + phase <= 0; + ce_div <= ce_cnt + 1'd1; + ce_cnt <= 0; + req_line_reset <= 0; + end + + if(ls_in) req_line_reset <= 1; + end +end + +reg ce_sd; +always @(*) begin + case(ce_div) + 2: ce_sd = !phase[0]; + 4: ce_sd = !phase[1:0]; + default: ce_sd <= 1; + endcase +end + +localparam AWIDTH = `BITS_TO_FIT(LENGTH); +Hq2x #(.LENGTH(LENGTH), .HALF_DEPTH(HALF_DEPTH)) Hq2x +( + .clk(clk_sys), + .ce_x4(ce_x4 & ce_sd), + .inputpixel({b_in,g_in,r_in}), + .mono(mono), + .disable_hq2x(~hq2x), + .reset_frame(vs_in), + .reset_line(req_line_reset), + .read_y(sd_line), + .read_x(sd_h_actual), + .outpixel({b_out,g_out,r_out}) +); + +reg [10:0] sd_h_actual; +always @(*) begin + case(ce_div) + 2: sd_h_actual = sd_h[10:1]; + 4: sd_h_actual = sd_h[10:2]; + default: sd_h_actual = sd_h; + endcase +end + +reg [10:0] sd_h; +reg [1:0] sd_line; +always @(posedge clk_sys) begin + + reg [11:0] hs_max,hs_rise,hs_ls; + reg [10:0] hcnt; + reg [11:0] sd_hcnt; + + reg hs, hs2, vs, ls; + + if(ce_x1) begin + hs <= hs_in; + ls <= ls_in; + + if(ls && !ls_in) hs_ls <= {hcnt,1'b1}; + + // falling edge of hsync indicates start of line + if(hs && !hs_in) begin + hs_max <= {hcnt,1'b1}; + hcnt <= 0; + if(ls && !ls_in) hs_ls <= {10'd0,1'b1}; + end else begin + hcnt <= hcnt + 1'd1; + end + + // save position of rising edge + if(!hs && hs_in) hs_rise <= {hcnt,1'b1}; + + vs <= vs_in; + if(vs && ~vs_in) sd_line <= 0; + end + + if(ce_x4) begin + hs2 <= hs_in; + + // output counter synchronous to input and at twice the rate + sd_hcnt <= sd_hcnt + 1'd1; + sd_h <= sd_h + 1'd1; + if(hs2 && !hs_in) sd_hcnt <= hs_max; + if(sd_hcnt == hs_max) sd_hcnt <= 0; + + // replicate horizontal sync at twice the speed + if(sd_hcnt == hs_max) hs_out <= 0; + if(sd_hcnt == hs_rise) hs_out <= 1; + + if(sd_hcnt == hs_ls) sd_h <= 0; + if(sd_hcnt == hs_ls) sd_line <= sd_line + 1'd1; + end +end + +endmodule diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/video_gen.vhd b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/video_gen.vhd new file mode 100644 index 00000000..fde5830c --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/video_gen.vhd @@ -0,0 +1,136 @@ +--------------------------------------------------------------------------------- +-- Berzerk Video generator - Dar - Juin 2018 +--------------------------------------------------------------------------------- +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; +use ieee.numeric_std.all; + +entity video_gen is +port( + clock : in std_logic; + reset : in std_logic; + ena_pixel : in std_logic; + hsync : out std_logic; + vsync : out std_logic; + csync : out std_logic; + blank : out std_logic; + + hcnt_o : out std_logic_vector(8 downto 0); + vcnt_o : out std_logic_vector(8 downto 0) +); +end video_gen; + +architecture struct of video_gen is +signal hblank : std_logic; +signal vblank : std_logic; +signal vblank_r: std_logic; +signal hcnt : std_logic_vector(8 downto 0); +signal vcnt : std_logic_vector(8 downto 0); + +signal hsync0 : std_logic; +signal hsync1 : std_logic; +signal hsync2 : std_logic; + +begin + +hcnt_o <= hcnt; +vcnt_o <= vcnt; + +hsync <= hsync0; +blank <= hblank or vblank_r; + +-- Compteur horizontal +-- 1C0..1FF-000..0FF : 64+256 = 320 pixels +-- 448..511-000..255 + +-- Compteur vertical +-- 1DA..1FF-020..0FF : 38+224 = 262 lignes +-- 474..511-032..255 + +-- Synchro horizontale : hcnt=[] (xx pixels) +-- Synchro verticale : vcnt=[] ( x lignes) + +process(clock,reset) +begin + + if reset = '1' then + hcnt <= (others=>'0'); + vcnt <= (others=>'0'); + else + + if rising_edge(clock) then + + if ena_pixel = '1' then + + if hcnt = std_logic_vector(to_unsigned(511,9)) then -- 511 + hcnt <= (others=>'0'); + else + if hcnt = std_logic_vector(to_unsigned(255,9)) then -- 255 + hcnt <= std_logic_vector(to_unsigned(448,9)); -- 448 + else + hcnt <= hcnt + '1'; + end if; + end if; + + if hcnt = std_logic_vector(to_unsigned(255,9)) then + if vcnt = std_logic_vector(to_unsigned(511,9)) then + vcnt <= std_logic_vector(to_unsigned(32,9)); + else + if vcnt = 255 then + vcnt <= std_logic_vector(to_unsigned(474,9)); + else + vcnt <= vcnt + '1'; + end if; + end if; + end if; + + if hcnt = std_logic_vector(to_unsigned(448+16,9)) then + vblank_r <= vblank; + end if; + + + if hcnt = (466+ 0) then hsync0 <= '0'; + elsif hcnt = (466+24) then hsync0 <= '1'; + end if; + + if hcnt = (466+ 0) then hsync1 <= '0'; + elsif hcnt = (466+11) then hsync1 <= '1'; + elsif hcnt = (466 +160-512) then hsync1 <= '0'; + elsif hcnt = (466+11+160-512) then hsync1 <= '1'; + end if; + + if hcnt = (466) then hsync2 <= '0'; + elsif hcnt = (466-10) then hsync2 <= '1'; + end if; + + if vcnt = (490-7) then csync <= hsync1; + elsif vcnt = (491-7) then csync <= hsync1; + elsif vcnt = (492-7) then csync <= hsync1; + elsif vcnt = (493-7) then csync <= hsync2; + elsif vcnt = (494-7) then csync <= hsync2; + elsif vcnt = (495-7) then csync <= hsync2; + elsif vcnt = (496-7) then csync <= hsync1; + elsif vcnt = (497-7) then csync <= hsync1; + elsif vcnt = (498-7) then csync <= hsync1; + else csync <= hsync0; + end if; + + if vcnt = (490) then vsync <= '0'; + elsif vcnt = (498) then vsync <= '1'; + end if; + + if hcnt = (448+8) then hblank <= '1'; + elsif hcnt = (8) then hblank <= '0'; + end if; + + if vcnt = (474) then vblank <= '1'; + elsif vcnt = (032) then vblank <= '0'; + end if; + + end if; + end if; + end if; +end process; + +end architecture; \ No newline at end of file diff --git a/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/video_mixer.sv b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/video_mixer.sv new file mode 100644 index 00000000..ec953e53 --- /dev/null +++ b/Arcade_MiST/Custom Hardware/Berzerk_MiST/rtl/video_mixer.sv @@ -0,0 +1,242 @@ +// +// +// Copyright (c) 2017 Sorgelig +// +// This program is GPL Licensed. See COPYING for the full license. +// +// +//////////////////////////////////////////////////////////////////////////////////////////////////////// + +`timescale 1ns / 1ps + +// +// LINE_LENGTH: Length of display line in pixels +// Usually it's length from HSync to HSync. +// May be less if line_start is used. +// +// HALF_DEPTH: If =1 then color dept is 3 bits per component +// For half depth 6 bits monochrome is available with +// mono signal enabled and color = {G, R} + +module video_mixer +#( + parameter LINE_LENGTH = 768, + parameter HALF_DEPTH = 0, + + parameter OSD_COLOR = 3'd7, + parameter OSD_X_OFFSET = 10'd0, + parameter OSD_Y_OFFSET = 10'd0 +) +( + // master clock + // it should be multiple by (ce_pix*4). + input clk_sys, + + // Pixel clock or clock_enable (both are accepted). + input ce_pix, + + // Some systems have multiple resolutions. + // ce_pix_actual should match ce_pix where every second or fourth pulse is enabled, + // thus half or qurter resolutions can be used without brake video sync while switching resolutions. + // For fixed single resolution (or when video sync stability isn't required) ce_pix_actual = ce_pix. + input ce_pix_actual, + + // OSD SPI interface + input SPI_SCK, + input SPI_SS3, + input SPI_DI, + + // scanlines (00-none 01-25% 10-50% 11-75%) + input [1:0] scanlines, + + // 0 = HVSync 31KHz, 1 = CSync 15KHz + input scandoubler_disable, + + // High quality 2x scaling + input hq2x, + + // YPbPr always uses composite sync + input ypbpr, + + // 0 = 16-240 range. 1 = 0-255 range. (only for YPbPr color space) + input ypbpr_full, + + // color + input [DWIDTH:0] R, + input [DWIDTH:0] G, + input [DWIDTH:0] B, + + // Monochrome mode (for HALF_DEPTH only) + input mono, + + // interlace sync. Positive pulses. + input HSync, + input VSync, + + // Falling of this signal means start of informative part of line. + // It can be horizontal blank signal. + // This signal can be used to reduce amount of required FPGA RAM for HQ2x scan doubler + // If FPGA RAM is not an issue, then simply set it to 0 for whole line processing. + // Keep in mind: due to algo first and last pixels of line should be black to avoid side artefacts. + // Thus, if blank signal is used to reduce the line, make sure to feed at least one black (or paper) pixel + // before first informative pixel. + input line_start, + + // MiST video output signals + output [5:0] VGA_R, + output [5:0] VGA_G, + output [5:0] VGA_B, + output VGA_VS, + output VGA_HS +); + +localparam DWIDTH = HALF_DEPTH ? 2 : 5; + +wire [DWIDTH:0] R_sd; +wire [DWIDTH:0] G_sd; +wire [DWIDTH:0] B_sd; +wire hs_sd, vs_sd; + +scandoubler #(.LENGTH(LINE_LENGTH), .HALF_DEPTH(HALF_DEPTH)) scandoubler +( + .*, + .hs_in(HSync), + .vs_in(VSync), + .r_in(R), + .g_in(G), + .b_in(B), + + .hs_out(hs_sd), + .vs_out(vs_sd), + .r_out(R_sd), + .g_out(G_sd), + .b_out(B_sd) +); + +wire [DWIDTH:0] rt = (scandoubler_disable ? R : R_sd); +wire [DWIDTH:0] gt = (scandoubler_disable ? G : G_sd); +wire [DWIDTH:0] bt = (scandoubler_disable ? B : B_sd); + +generate + if(HALF_DEPTH) begin + wire [5:0] r = mono ? {gt,rt} : {rt,rt}; + wire [5:0] g = mono ? {gt,rt} : {gt,gt}; + wire [5:0] b = mono ? {gt,rt} : {bt,bt}; + end else begin + wire [5:0] r = rt; + wire [5:0] g = gt; + wire [5:0] b = bt; + end +endgenerate + +wire hs = (scandoubler_disable ? HSync : hs_sd); +wire vs = (scandoubler_disable ? VSync : vs_sd); + +reg scanline = 0; +always @(posedge clk_sys) begin + reg old_hs, old_vs; + + old_hs <= hs; + old_vs <= vs; + + if(old_hs && ~hs) scanline <= ~scanline; + if(old_vs && ~vs) scanline <= 0; +end + +wire [5:0] r_out, g_out, b_out; +always @(*) begin + case(scanlines & {scanline, scanline}) + 1: begin // reduce 25% = 1/2 + 1/4 + r_out = {1'b0, r[5:1]} + {2'b00, r[5:2]}; + g_out = {1'b0, g[5:1]} + {2'b00, g[5:2]}; + b_out = {1'b0, b[5:1]} + {2'b00, b[5:2]}; + end + + 2: begin // reduce 50% = 1/2 + r_out = {1'b0, r[5:1]}; + g_out = {1'b0, g[5:1]}; + b_out = {1'b0, b[5:1]}; + end + + 3: begin // reduce 75% = 1/4 + r_out = {2'b00, r[5:2]}; + g_out = {2'b00, g[5:2]}; + b_out = {2'b00, b[5:2]}; + end + + default: begin + r_out = r; + g_out = g; + b_out = b; + end + endcase +end + +wire [5:0] red, green, blue; +osd #(OSD_X_OFFSET, OSD_Y_OFFSET, OSD_COLOR) osd +( + .*, + + .R_in(r_out), + .G_in(g_out), + .B_in(b_out), + .HSync(hs), + .VSync(vs), + + .R_out(red), + .G_out(green), + .B_out(blue) +); + +wire [5:0] yuv_full[225] = '{ + 6'd0, 6'd0, 6'd0, 6'd0, 6'd1, 6'd1, 6'd1, 6'd1, + 6'd2, 6'd2, 6'd2, 6'd3, 6'd3, 6'd3, 6'd3, 6'd4, + 6'd4, 6'd4, 6'd5, 6'd5, 6'd5, 6'd5, 6'd6, 6'd6, + 6'd6, 6'd7, 6'd7, 6'd7, 6'd7, 6'd8, 6'd8, 6'd8, + 6'd9, 6'd9, 6'd9, 6'd9, 6'd10, 6'd10, 6'd10, 6'd11, + 6'd11, 6'd11, 6'd11, 6'd12, 6'd12, 6'd12, 6'd13, 6'd13, + 6'd13, 6'd13, 6'd14, 6'd14, 6'd14, 6'd15, 6'd15, 6'd15, + 6'd15, 6'd16, 6'd16, 6'd16, 6'd17, 6'd17, 6'd17, 6'd17, + 6'd18, 6'd18, 6'd18, 6'd19, 6'd19, 6'd19, 6'd19, 6'd20, + 6'd20, 6'd20, 6'd21, 6'd21, 6'd21, 6'd21, 6'd22, 6'd22, + 6'd22, 6'd23, 6'd23, 6'd23, 6'd23, 6'd24, 6'd24, 6'd24, + 6'd25, 6'd25, 6'd25, 6'd25, 6'd26, 6'd26, 6'd26, 6'd27, + 6'd27, 6'd27, 6'd27, 6'd28, 6'd28, 6'd28, 6'd29, 6'd29, + 6'd29, 6'd29, 6'd30, 6'd30, 6'd30, 6'd31, 6'd31, 6'd31, + 6'd31, 6'd32, 6'd32, 6'd32, 6'd33, 6'd33, 6'd33, 6'd33, + 6'd34, 6'd34, 6'd34, 6'd35, 6'd35, 6'd35, 6'd35, 6'd36, + 6'd36, 6'd36, 6'd36, 6'd37, 6'd37, 6'd37, 6'd38, 6'd38, + 6'd38, 6'd38, 6'd39, 6'd39, 6'd39, 6'd40, 6'd40, 6'd40, + 6'd40, 6'd41, 6'd41, 6'd41, 6'd42, 6'd42, 6'd42, 6'd42, + 6'd43, 6'd43, 6'd43, 6'd44, 6'd44, 6'd44, 6'd44, 6'd45, + 6'd45, 6'd45, 6'd46, 6'd46, 6'd46, 6'd46, 6'd47, 6'd47, + 6'd47, 6'd48, 6'd48, 6'd48, 6'd48, 6'd49, 6'd49, 6'd49, + 6'd50, 6'd50, 6'd50, 6'd50, 6'd51, 6'd51, 6'd51, 6'd52, + 6'd52, 6'd52, 6'd52, 6'd53, 6'd53, 6'd53, 6'd54, 6'd54, + 6'd54, 6'd54, 6'd55, 6'd55, 6'd55, 6'd56, 6'd56, 6'd56, + 6'd56, 6'd57, 6'd57, 6'd57, 6'd58, 6'd58, 6'd58, 6'd58, + 6'd59, 6'd59, 6'd59, 6'd60, 6'd60, 6'd60, 6'd60, 6'd61, + 6'd61, 6'd61, 6'd62, 6'd62, 6'd62, 6'd62, 6'd63, 6'd63, + 6'd63 +}; + +// http://marsee101.blog19.fc2.com/blog-entry-2311.html +// Y = 16 + 0.257*R + 0.504*G + 0.098*B (Y = 0.299*R + 0.587*G + 0.114*B) +// Pb = 128 - 0.148*R - 0.291*G + 0.439*B (Pb = -0.169*R - 0.331*G + 0.500*B) +// Pr = 128 + 0.439*R - 0.368*G - 0.071*B (Pr = 0.500*R - 0.419*G - 0.081*B) + +wire [18:0] y_8 = 19'd04096 + ({red, 8'd0} + {red, 3'd0}) + ({green, 9'd0} + {green, 2'd0}) + ({blue, 6'd0} + {blue, 5'd0} + {blue, 2'd0}); +wire [18:0] pb_8 = 19'd32768 - ({red, 7'd0} + {red, 4'd0} + {red, 3'd0}) - ({green, 8'd0} + {green, 5'd0} + {green, 3'd0}) + ({blue, 8'd0} + {blue, 7'd0} + {blue, 6'd0}); +wire [18:0] pr_8 = 19'd32768 + ({red, 8'd0} + {red, 7'd0} + {red, 6'd0}) - ({green, 8'd0} + {green, 6'd0} + {green, 5'd0} + {green, 4'd0} + {green, 3'd0}) - ({blue, 6'd0} + {blue , 3'd0}); + +wire [7:0] y = ( y_8[17:8] < 16) ? 8'd16 : ( y_8[17:8] > 235) ? 8'd235 : y_8[15:8]; +wire [7:0] pb = (pb_8[17:8] < 16) ? 8'd16 : (pb_8[17:8] > 240) ? 8'd240 : pb_8[15:8]; +wire [7:0] pr = (pr_8[17:8] < 16) ? 8'd16 : (pr_8[17:8] > 240) ? 8'd240 : pr_8[15:8]; + +assign VGA_R = ypbpr ? (ypbpr_full ? yuv_full[pr-8'd16] : pr[7:2]) : red; +assign VGA_G = ypbpr ? (ypbpr_full ? yuv_full[y -8'd16] : y[7:2]) : green; +assign VGA_B = ypbpr ? (ypbpr_full ? yuv_full[pb-8'd16] : pb[7:2]) : blue; +assign VGA_VS = (scandoubler_disable | ypbpr) ? 1'b1 : ~vs_sd; +assign VGA_HS = scandoubler_disable ? ~(HSync ^ VSync) : ypbpr ? ~(hs_sd ^ vs_sd) : ~hs_sd; + +endmodule diff --git a/Commodore - Pet2001_MiST/Pet2001.qsf b/Commodore - Pet2001_MiST/Pet2001.qsf index a99b9bc2..dc911a3c 100644 --- a/Commodore - Pet2001_MiST/Pet2001.qsf +++ b/Commodore - Pet2001_MiST/Pet2001.qsf @@ -28,7 +28,7 @@ # ======================== set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1 set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:40:24 MAY 17, 2014" -set_global_assignment -name LAST_QUARTUS_VERSION 13.1 +set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1" set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL diff --git a/Commodore - Pet2001_MiST/rtl/build_id.v b/Commodore - Pet2001_MiST/rtl/build_id.v index c05d8a9d..e91154fa 100644 --- a/Commodore - Pet2001_MiST/rtl/build_id.v +++ b/Commodore - Pet2001_MiST/rtl/build_id.v @@ -1,2 +1,2 @@ -`define BUILD_DATE "171120" -`define BUILD_TIME "173612" +`define BUILD_DATE "180708" +`define BUILD_TIME "052311"