diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/DKongJr.qpf b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/DKongJr.qpf new file mode 100644 index 00000000..dba08576 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/DKongJr.qpf @@ -0,0 +1,31 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 2017 Intel Corporation. All rights reserved. +# Your use of Intel Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Intel Program License +# Subscription Agreement, the Intel Quartus Prime License Agreement, +# the Intel MegaCore Function License Agreement, or other +# applicable license agreement, including, without limitation, +# that your use is for the sole purpose of programming logic +# devices manufactured by Intel and sold by Intel or its +# authorized distributors. Please refer to the applicable +# agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus Prime +# Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition +# Date created = 04:04:47 October 16, 2017 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "17.0" +DATE = "04:04:47 October 16, 2017" + +# Revisions + +PROJECT_REVISION = "DKongJr" diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/DKongJr.qsf b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/DKongJr.qsf new file mode 100644 index 00000000..fe2fa94b --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/DKongJr.qsf @@ -0,0 +1,217 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2013 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II 64-Bit +# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition +# Date created = 22:45:45 November 15, 2019 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# DKongJr_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + + +# Project-Wide Assignments +# ======================== +set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.2 +set_global_assignment -name LAST_QUARTUS_VERSION 13.1 +set_global_assignment -name PROJECT_CREATION_TIME_DATE "01:53:30 APRIL 20, 2017" +set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files +set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL +set_global_assignment -name SMART_RECOMPILE ON +set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:rtl/build_id.tcl" +set_global_assignment -name SYSTEMVERILOG_FILE rtl/dkongjr_MiST.sv +set_global_assignment -name VERILOG_FILE rtl/dkongjr_top.v +set_global_assignment -name VERILOG_FILE rtl/i8035ip.v +set_global_assignment -name VHDL_FILE rtl/dpram.vhd +set_global_assignment -name VERILOG_FILE rtl/dkongjr_wav_sound.v +set_global_assignment -name VERILOG_FILE rtl/dkongjr_vram.v +set_global_assignment -name VERILOG_FILE rtl/dkongjr_sound.v +set_global_assignment -name VERILOG_FILE rtl/dkongjr_obj.v +set_global_assignment -name VERILOG_FILE rtl/dkongjr_logic.v +set_global_assignment -name VERILOG_FILE rtl/dkongjr_inport.v +set_global_assignment -name VERILOG_FILE rtl/dkongjr_iir_filter.v +set_global_assignment -name VERILOG_FILE rtl/dkongjr_hv_count.v +set_global_assignment -name VERILOG_FILE rtl/dkongjr_dma.v +set_global_assignment -name SYSTEMVERILOG_FILE rtl/dkongjr_dac.sv +set_global_assignment -name VERILOG_FILE rtl/dkongjr_col_pal.v +set_global_assignment -name VERILOG_FILE rtl/dkongjr_bram.v +set_global_assignment -name VERILOG_FILE rtl/dkongjr_adec.v +set_global_assignment -name VHDL_FILE rtl/rom/prog.vhd +set_global_assignment -name VHDL_FILE rtl/rom/vid2.vhd +set_global_assignment -name VHDL_FILE rtl/rom/vid1.vhd +set_global_assignment -name VHDL_FILE rtl/rom/snd1.vhd +set_global_assignment -name VHDL_FILE rtl/rom/obj4.vhd +set_global_assignment -name VHDL_FILE rtl/rom/obj3.vhd +set_global_assignment -name VHDL_FILE rtl/rom/obj2.vhd +set_global_assignment -name VHDL_FILE rtl/rom/obj1.vhd +set_global_assignment -name VHDL_FILE rtl/rom/col3.vhd +set_global_assignment -name VHDL_FILE rtl/rom/col2.vhd +set_global_assignment -name VHDL_FILE rtl/rom/col1.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80as.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_Reg.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_Pack.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_MCode.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80_ALU.vhd +set_global_assignment -name VHDL_FILE rtl/T80/T80.vhd +set_global_assignment -name VHDL_FILE rtl/t48_ip/timer.vhd +set_global_assignment -name VHDL_FILE "rtl/t48_ip/t48_pack-p.vhd" +set_global_assignment -name VHDL_FILE "rtl/t48_ip/t48_core_comp_pack-p.vhd" +set_global_assignment -name VHDL_FILE rtl/t48_ip/t48_core.vhd +set_global_assignment -name VHDL_FILE "rtl/t48_ip/t48_comp_pack-p.vhd" +set_global_assignment -name VHDL_FILE "rtl/t48_ip/syn_ram-e.vhd" +set_global_assignment -name VHDL_FILE rtl/t48_ip/psw.vhd +set_global_assignment -name VHDL_FILE "rtl/t48_ip/pmem_ctrl_pack-p.vhd" +set_global_assignment -name VHDL_FILE rtl/t48_ip/pmem_ctrl.vhd +set_global_assignment -name VHDL_FILE rtl/t48_ip/p2.vhd +set_global_assignment -name VHDL_FILE rtl/t48_ip/p1.vhd +set_global_assignment -name VHDL_FILE rtl/t48_ip/opc_table.vhd +set_global_assignment -name VHDL_FILE rtl/t48_ip/opc_decoder.vhd +set_global_assignment -name VHDL_FILE rtl/t48_ip/int.vhd +set_global_assignment -name VHDL_FILE "rtl/t48_ip/dmem_ctrl_pack-p.vhd" +set_global_assignment -name VHDL_FILE rtl/t48_ip/dmem_ctrl.vhd +set_global_assignment -name VHDL_FILE "rtl/t48_ip/decoder_pack-p.vhd" +set_global_assignment -name VHDL_FILE rtl/t48_ip/decoder.vhd +set_global_assignment -name VHDL_FILE rtl/t48_ip/db_bus.vhd +set_global_assignment -name VHDL_FILE "rtl/t48_ip/cond_branch_pack-p.vhd" +set_global_assignment -name VHDL_FILE rtl/t48_ip/cond_branch.vhd +set_global_assignment -name VHDL_FILE rtl/t48_ip/clock_ctrl.vhd +set_global_assignment -name VHDL_FILE rtl/t48_ip/bus_mux.vhd +set_global_assignment -name VHDL_FILE "rtl/t48_ip/alu_pack-p.vhd" +set_global_assignment -name VHDL_FILE rtl/t48_ip/alu.vhd +set_global_assignment -name QIP_FILE ../../../common/mist/mist.qip +set_global_assignment -name VERILOG_FILE rtl/pll.v + +# Pin & Location Assignments +# ========================== +set_location_assignment PIN_7 -to LED +set_location_assignment PIN_54 -to CLOCK_27 +set_location_assignment PIN_144 -to VGA_R[5] +set_location_assignment PIN_143 -to VGA_R[4] +set_location_assignment PIN_142 -to VGA_R[3] +set_location_assignment PIN_141 -to VGA_R[2] +set_location_assignment PIN_137 -to VGA_R[1] +set_location_assignment PIN_135 -to VGA_R[0] +set_location_assignment PIN_133 -to VGA_B[5] +set_location_assignment PIN_132 -to VGA_B[4] +set_location_assignment PIN_125 -to VGA_B[3] +set_location_assignment PIN_121 -to VGA_B[2] +set_location_assignment PIN_120 -to VGA_B[1] +set_location_assignment PIN_115 -to VGA_B[0] +set_location_assignment PIN_114 -to VGA_G[5] +set_location_assignment PIN_113 -to VGA_G[4] +set_location_assignment PIN_112 -to VGA_G[3] +set_location_assignment PIN_111 -to VGA_G[2] +set_location_assignment PIN_110 -to VGA_G[1] +set_location_assignment PIN_106 -to VGA_G[0] +set_location_assignment PIN_136 -to VGA_VS +set_location_assignment PIN_119 -to VGA_HS +set_location_assignment PIN_65 -to AUDIO_L +set_location_assignment PIN_80 -to AUDIO_R +set_location_assignment PIN_105 -to SPI_DO +set_location_assignment PIN_88 -to SPI_DI +set_location_assignment PIN_126 -to SPI_SCK +set_location_assignment PIN_127 -to SPI_SS2 +set_location_assignment PIN_91 -to SPI_SS3 +set_location_assignment PIN_13 -to CONF_DATA0 +set_location_assignment PLL_1 -to "pll:pll|altpll:altpll_component" + +# Classic Timing Assignments +# ========================== +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS OFF +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 + +# Analysis & Synthesis Assignments +# ================================ +set_global_assignment -name FAMILY "Cyclone III" +set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144 +set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8 +set_global_assignment -name SAVE_DISK_SPACE OFF +set_global_assignment -name TOP_LEVEL_ENTITY dkongjr_MiST +set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP +set_global_assignment -name SEARCH_PATH rtl/ -tag from_archive +set_global_assignment -name SEARCH_PATH rtl/rom/ -tag from_archive +set_global_assignment -name SEARCH_PATH rtl/t48_ip/ -tag from_archive +set_global_assignment -name SEARCH_PATH rtl/t80asd_ip/ -tag from_archive + +# Fitter Assignments +# ================== +set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF +set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION ALWAYS +set_global_assignment -name FITTER_EFFORT "STANDARD FIT" +set_global_assignment -name DEVICE EP3C25E144C8 +set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF +set_global_assignment -name ENABLE_NCE_PIN OFF +set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF +set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL" +set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF +set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON +set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL" +set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO" + +# Assembler Assignments +# ===================== +set_global_assignment -name GENERATE_RBF_FILE ON +set_global_assignment -name USE_CONFIGURATION_DEVICE OFF + +# Power Estimation Assignments +# ============================ +set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW" +set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)" + +# Advanced I/O Timing Assignments +# =============================== +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall + +# -------------------------- +# start ENTITY(dkongjr_MiST) + + # start DESIGN_PARTITION(Top) + # --------------------------- + + # Incremental Compilation Assignments + # =================================== + set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top + set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top + set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top + + # end DESIGN_PARTITION(Top) + # ------------------------- + +# end ENTITY(dkongjr_MiST) +# ------------------------ +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/DKongJr.sdc b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/DKongJr.sdc new file mode 100644 index 00000000..f91c127c --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/DKongJr.sdc @@ -0,0 +1,126 @@ +## Generated SDC file "vectrex_MiST.out.sdc" + +## Copyright (C) 1991-2013 Altera Corporation +## Your use of Altera Corporation's design tools, logic functions +## and other software and tools, and its AMPP partner logic +## functions, and any output files from any of the foregoing +## (including device programming or simulation files), and any +## associated documentation or information are expressly subject +## to the terms and conditions of the Altera Program License +## Subscription Agreement, Altera MegaCore Function License +## Agreement, or other applicable license agreement, including, +## without limitation, that your use is for the sole purpose of +## programming logic devices manufactured by Altera and sold by +## Altera or its authorized distributors. Please refer to the +## applicable agreement for further details. + + +## VENDOR "Altera" +## PROGRAM "Quartus II" +## VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" + +## DATE "Sun Jun 24 12:53:00 2018" + +## +## DEVICE "EP3C25E144C8" +## + +# Clock constraints + +# Automatically constrain PLL and other generated clocks +derive_pll_clocks -create_base_clocks + +# Automatically calculate clock uncertainty to jitter and other effects. +derive_clock_uncertainty + +# tsu/th constraints + +# tco constraints + +# tpd constraints + +#************************************************************** +# Time Information +#************************************************************** + +set_time_format -unit ns -decimal_places 3 + + + +#************************************************************** +# Create Clock +#************************************************************** + +create_clock -name {SPI_SCK} -period 41.666 -waveform { 20.8 41.666 } [get_ports {SPI_SCK}] + +#************************************************************** +# Create Generated Clock +#************************************************************** + + +#************************************************************** +# Set Clock Latency +#************************************************************** + + + +#************************************************************** +# Set Clock Uncertainty +#************************************************************** + +#************************************************************** +# Set Input Delay +#************************************************************** + +set_input_delay -add_delay -clock_fall -clock [get_clocks {CLOCK_27}] 1.000 [get_ports {CLOCK_27}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {CONF_DATA0}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_DI}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_SCK}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_SS2}] +set_input_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_SS3}] + +#************************************************************** +# Set Output Delay +#************************************************************** + +set_output_delay -add_delay -clock_fall -clock [get_clocks {SPI_SCK}] 1.000 [get_ports {SPI_DO}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] 1.000 [get_ports {AUDIO_L}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] 1.000 [get_ports {AUDIO_R}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] 1.000 [get_ports {LED}] +set_output_delay -add_delay -clock_fall -clock [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] 1.000 [get_ports {VGA_*}] + +#************************************************************** +# Set Clock Groups +#************************************************************** + +set_clock_groups -asynchronous -group [get_clocks {SPI_SCK}] -group [get_clocks {pll|altpll_component|auto_generated|pll1|clk[*]}] + +#************************************************************** +# Set False Path +#************************************************************** + + + +#************************************************************** +# Set Multicycle Path +#************************************************************** + +set_multicycle_path -to {VGA_*[*]} -setup 2 +set_multicycle_path -to {VGA_*[*]} -hold 1 + +#************************************************************** +# Set Maximum Delay +#************************************************************** + + + +#************************************************************** +# Set Minimum Delay +#************************************************************** + + + +#************************************************************** +# Set Input Transition +#************************************************************** + diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/README.txt b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/README.txt new file mode 100644 index 00000000..5263dd8c --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/README.txt @@ -0,0 +1,28 @@ +--------------------------------------------------------------------------------- +-- +-- Arcade: Donkey Kong Jr. port to MiST by Gehstock +-- 15 November 2019 +-- + missing Sounds + maybe Graphic Problem +--------------------------------------------------------------------------------- +-- A simulation model of Pacman hardware +-- // Copyright(c) 2003 - 2005 Katsumi Degawa , All rights reserved +--------------------------------------------------------------------------------- +-- +-- Only Controls and OSD are rotated on Video output. +-- +-- +-- Keyboard inputs : +-- +-- ESC : Coin +-- F2 : Start 2 players +-- F1 : Start 1 player +-- UP,DOWN,LEFT,RIGHT arrows : Movements +-- SPACE : Jump + +-- Joystick support. +--------------------------------------------------------------------------------- + + +ToDo: Sound, Rotated Controls \ No newline at end of file diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/Releases/DKongJr.rbf b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/Releases/DKongJr.rbf new file mode 100644 index 00000000..3609a325 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/Releases/DKongJr.rbf differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/clean.bat b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/clean.bat new file mode 100644 index 00000000..b3b7c3b5 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/clean.bat @@ -0,0 +1,37 @@ +@echo off +del /s *.bak +del /s *.orig +del /s *.rej +del /s *~ +rmdir /s /q db +rmdir /s /q incremental_db +rmdir /s /q output_files +rmdir /s /q simulation +rmdir /s /q greybox_tmp +rmdir /s /q hc_output +rmdir /s /q .qsys_edit +rmdir /s /q hps_isw_handoff +rmdir /s /q sys\.qsys_edit +rmdir /s /q sys\vip +cd sys +for /d %%i in (*_sim) do rmdir /s /q "%%~nxi" +cd .. +for /d %%i in (*_sim) do rmdir /s /q "%%~nxi" +del build_id.v +del c5_pin_model_dump.txt +del PLLJ_PLLSPE_INFO.txt +del /s *.qws +del /s *.ppf +del /s *.ddb +del /s *.csv +del /s *.cmp +del /s *.sip +del /s *.spd +del /s *.bsf +del /s *.f +del /s *.sopcinfo +del /s *.xml +del /s new_rtl_netlist +del /s old_rtl_netlist + +pause diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80.vhd new file mode 100644 index 00000000..398fa0df --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80.vhd @@ -0,0 +1,1073 @@ +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0247 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0210 : Fixed wait and halt +-- +-- 0211 : Fixed Refresh addition and IM 1 +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0232 : Removed refresh address output for Mode > 1 and added DJNZ M1_n fix by Mike Johnson +-- +-- 0235 : Added clock enable and IM 2 fix by Mike Johnson +-- +-- 0237 : Changed 8080 I/O address output, added IntE output +-- +-- 0238 : Fixed (IX/IY+d) timing and 16 bit ADC and SBC zero flag +-- +-- 0240 : Added interrupt ack fix by Mike Johnson, changed (IX/IY+d) timing and changed flags in GB mode +-- +-- 0242 : Added I/O wait, fixed refresh address, moved some registers to RAM +-- +-- 0247 : Fixed bus req/ack cycle +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80 is + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic + ); +end T80; + +architecture rtl of T80 is + + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aZI : std_logic_vector(2 downto 0) := "110"; + + -- Registers + signal ACC, F : std_logic_vector(7 downto 0); + signal Ap, Fp : std_logic_vector(7 downto 0); + signal I : std_logic_vector(7 downto 0); + signal R : unsigned(7 downto 0); + signal SP, PC : unsigned(15 downto 0); + signal RegDIH : std_logic_vector(7 downto 0); + signal RegDIL : std_logic_vector(7 downto 0); + signal RegBusA : std_logic_vector(15 downto 0); + signal RegBusB : std_logic_vector(15 downto 0); + signal RegBusC : std_logic_vector(15 downto 0); + signal RegAddrA_r : std_logic_vector(2 downto 0); + signal RegAddrA : std_logic_vector(2 downto 0); + signal RegAddrB_r : std_logic_vector(2 downto 0); + signal RegAddrB : std_logic_vector(2 downto 0); + signal RegAddrC : std_logic_vector(2 downto 0); + signal RegWEH : std_logic; + signal RegWEL : std_logic; + signal Alternate : std_logic; + + -- Help Registers + signal TmpAddr : std_logic_vector(15 downto 0); -- Temporary address register + signal IR : std_logic_vector(7 downto 0); -- Instruction register + signal ISet : std_logic_vector(1 downto 0); -- Instruction set selector + signal RegBusA_r : std_logic_vector(15 downto 0); + + signal ID16 : signed(15 downto 0); + signal Save_Mux : std_logic_vector(7 downto 0); + + signal TState : unsigned(2 downto 0); + signal MCycle : std_logic_vector(2 downto 0); + signal IntE_FF1 : std_logic; + signal IntE_FF2 : std_logic; + signal Halt_FF : std_logic; + signal BusReq_s : std_logic; + signal BusAck : std_logic; + signal ClkEn : std_logic; + signal NMI_s : std_logic; + signal INT_s : std_logic; + signal IStatus : std_logic_vector(1 downto 0); + + signal DI_Reg : std_logic_vector(7 downto 0); + signal T_Res : std_logic; + signal XY_State : std_logic_vector(1 downto 0); + signal Pre_XY_F_M : std_logic_vector(2 downto 0); + signal NextIs_XY_Fetch : std_logic; + signal XY_Ind : std_logic; + signal No_BTR : std_logic; + signal BTR_r : std_logic; + signal Auto_Wait : std_logic; + signal Auto_Wait_t1 : std_logic; + signal Auto_Wait_t2 : std_logic; + signal IncDecZ : std_logic; + + -- ALU signals + signal BusB : std_logic_vector(7 downto 0); + signal BusA : std_logic_vector(7 downto 0); + signal ALU_Q : std_logic_vector(7 downto 0); + signal F_Out : std_logic_vector(7 downto 0); + + -- Registered micro code outputs + signal Read_To_Reg_r : std_logic_vector(4 downto 0); + signal Arith16_r : std_logic; + signal Z16_r : std_logic; + signal ALU_Op_r : std_logic_vector(3 downto 0); + signal Save_ALU_r : std_logic; + signal PreserveC_r : std_logic; + signal MCycles : std_logic_vector(2 downto 0); + + -- Micro code outputs + signal MCycles_d : std_logic_vector(2 downto 0); + signal TStates : std_logic_vector(2 downto 0); + signal IntCycle : std_logic; + signal NMICycle : std_logic; + signal Inc_PC : std_logic; + signal Inc_WZ : std_logic; + signal IncDec_16 : std_logic_vector(3 downto 0); + signal Prefix : std_logic_vector(1 downto 0); + signal Read_To_Acc : std_logic; + signal Read_To_Reg : std_logic; + signal Set_BusB_To : std_logic_vector(3 downto 0); + signal Set_BusA_To : std_logic_vector(3 downto 0); + signal ALU_Op : std_logic_vector(3 downto 0); + signal Save_ALU : std_logic; + signal PreserveC : std_logic; + signal Arith16 : std_logic; + signal Set_Addr_To : std_logic_vector(2 downto 0); + signal Jump : std_logic; + signal JumpE : std_logic; + signal JumpXY : std_logic; + signal Call : std_logic; + signal RstP : std_logic; + signal LDZ : std_logic; + signal LDW : std_logic; + signal LDSPHL : std_logic; + signal IORQ_i : std_logic; + signal Special_LD : std_logic_vector(2 downto 0); + signal ExchangeDH : std_logic; + signal ExchangeRp : std_logic; + signal ExchangeAF : std_logic; + signal ExchangeRS : std_logic; + signal I_DJNZ : std_logic; + signal I_CPL : std_logic; + signal I_CCF : std_logic; + signal I_SCF : std_logic; + signal I_RETN : std_logic; + signal I_BT : std_logic; + signal I_BC : std_logic; + signal I_BTR : std_logic; + signal I_RLD : std_logic; + signal I_RRD : std_logic; + signal I_INRC : std_logic; + signal SetDI : std_logic; + signal SetEI : std_logic; + signal IMode : std_logic_vector(1 downto 0); + signal Halt : std_logic; + +begin + + mcode : T80_MCode + generic map( + Mode => Mode, + Flag_C => Flag_C, + Flag_N => Flag_N, + Flag_P => Flag_P, + Flag_X => Flag_X, + Flag_H => Flag_H, + Flag_Y => Flag_Y, + Flag_Z => Flag_Z, + Flag_S => Flag_S) + port map( + IR => IR, + ISet => ISet, + MCycle => MCycle, + F => F, + NMICycle => NMICycle, + IntCycle => IntCycle, + MCycles => MCycles_d, + TStates => TStates, + Prefix => Prefix, + Inc_PC => Inc_PC, + Inc_WZ => Inc_WZ, + IncDec_16 => IncDec_16, + Read_To_Acc => Read_To_Acc, + Read_To_Reg => Read_To_Reg, + Set_BusB_To => Set_BusB_To, + Set_BusA_To => Set_BusA_To, + ALU_Op => ALU_Op, + Save_ALU => Save_ALU, + PreserveC => PreserveC, + Arith16 => Arith16, + Set_Addr_To => Set_Addr_To, + IORQ => IORQ_i, + Jump => Jump, + JumpE => JumpE, + JumpXY => JumpXY, + Call => Call, + RstP => RstP, + LDZ => LDZ, + LDW => LDW, + LDSPHL => LDSPHL, + Special_LD => Special_LD, + ExchangeDH => ExchangeDH, + ExchangeRp => ExchangeRp, + ExchangeAF => ExchangeAF, + ExchangeRS => ExchangeRS, + I_DJNZ => I_DJNZ, + I_CPL => I_CPL, + I_CCF => I_CCF, + I_SCF => I_SCF, + I_RETN => I_RETN, + I_BT => I_BT, + I_BC => I_BC, + I_BTR => I_BTR, + I_RLD => I_RLD, + I_RRD => I_RRD, + I_INRC => I_INRC, + SetDI => SetDI, + SetEI => SetEI, + IMode => IMode, + Halt => Halt, + NoRead => NoRead, + Write => Write); + + alu : T80_ALU + generic map( + Mode => Mode, + Flag_C => Flag_C, + Flag_N => Flag_N, + Flag_P => Flag_P, + Flag_X => Flag_X, + Flag_H => Flag_H, + Flag_Y => Flag_Y, + Flag_Z => Flag_Z, + Flag_S => Flag_S) + port map( + Arith16 => Arith16_r, + Z16 => Z16_r, + ALU_Op => ALU_Op_r, + IR => IR(5 downto 0), + ISet => ISet, + BusA => BusA, + BusB => BusB, + F_In => F, + Q => ALU_Q, + F_Out => F_Out); + + ClkEn <= CEN and not BusAck; + + T_Res <= '1' when TState = unsigned(TStates) else '0'; + + NextIs_XY_Fetch <= '1' when XY_State /= "00" and XY_Ind = '0' and + ((Set_Addr_To = aXY) or + (MCycle = "001" and IR = "11001011") or + (MCycle = "001" and IR = "00110110")) else '0'; + + Save_Mux <= BusB when ExchangeRp = '1' else + DI_Reg when Save_ALU_r = '0' else + ALU_Q; + + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + PC <= (others => '0'); -- Program Counter + A <= (others => '0'); + TmpAddr <= (others => '0'); + IR <= "00000000"; + ISet <= "00"; + XY_State <= "00"; + IStatus <= "00"; + MCycles <= "000"; + DO <= "00000000"; + + ACC <= (others => '1'); + F <= (others => '1'); + Ap <= (others => '1'); + Fp <= (others => '1'); + I <= (others => '0'); + R <= (others => '0'); + SP <= (others => '1'); + Alternate <= '0'; + + Read_To_Reg_r <= "00000"; + F <= (others => '1'); + Arith16_r <= '0'; + BTR_r <= '0'; + Z16_r <= '0'; + ALU_Op_r <= "0000"; + Save_ALU_r <= '0'; + PreserveC_r <= '0'; + XY_Ind <= '0'; + + elsif CLK_n'event and CLK_n = '1' then + + if ClkEn = '1' then + + ALU_Op_r <= "0000"; + Save_ALU_r <= '0'; + Read_To_Reg_r <= "00000"; + + MCycles <= MCycles_d; + + if IMode /= "11" then + IStatus <= IMode; + end if; + + Arith16_r <= Arith16; + PreserveC_r <= PreserveC; + if ISet = "10" and ALU_OP(2) = '0' and ALU_OP(0) = '1' and MCycle = "011" then + Z16_r <= '1'; + else + Z16_r <= '0'; + end if; + + if MCycle = "001" and TState(2) = '0' then + -- MCycle = 1 and TState = 1, 2, or 3 + + if TState = 2 and Wait_n = '1' then + if Mode < 2 then + A(7 downto 0) <= std_logic_vector(R); + A(15 downto 8) <= I; + R(6 downto 0) <= R(6 downto 0) + 1; + end if; + + if Jump = '0' and Call = '0' and NMICycle = '0' and IntCycle = '0' and not (Halt_FF = '1' or Halt = '1') then + PC <= PC + 1; + end if; + + if IntCycle = '1' and IStatus = "01" then + IR <= "11111111"; + elsif Halt_FF = '1' or (IntCycle = '1' and IStatus = "10") or NMICycle = '1' then + IR <= "00000000"; + else + IR <= DInst; + end if; + + ISet <= "00"; + if Prefix /= "00" then + if Prefix = "11" then + if IR(5) = '1' then + XY_State <= "10"; + else + XY_State <= "01"; + end if; + else + if Prefix = "10" then + XY_State <= "00"; + XY_Ind <= '0'; + end if; + ISet <= Prefix; + end if; + else + XY_State <= "00"; + XY_Ind <= '0'; + end if; + end if; + + else + -- either (MCycle > 1) OR (MCycle = 1 AND TState > 3) + + if MCycle = "110" then + XY_Ind <= '1'; + if Prefix = "01" then + ISet <= "01"; + end if; + end if; + + if T_Res = '1' then + BTR_r <= (I_BT or I_BC or I_BTR) and not No_BTR; + if Jump = '1' then + A(15 downto 8) <= DI_Reg; + A(7 downto 0) <= TmpAddr(7 downto 0); + PC(15 downto 8) <= unsigned(DI_Reg); + PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0)); + elsif JumpXY = '1' then + A <= RegBusC; + PC <= unsigned(RegBusC); + elsif Call = '1' or RstP = '1' then + A <= TmpAddr; + PC <= unsigned(TmpAddr); + elsif MCycle = MCycles and NMICycle = '1' then + A <= "0000000001100110"; + PC <= "0000000001100110"; + elsif MCycle = "011" and IntCycle = '1' and IStatus = "10" then + A(15 downto 8) <= I; + A(7 downto 0) <= TmpAddr(7 downto 0); + PC(15 downto 8) <= unsigned(I); + PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0)); + else + case Set_Addr_To is + when aXY => + if XY_State = "00" then + A <= RegBusC; + else + if NextIs_XY_Fetch = '1' then + A <= std_logic_vector(PC); + else + A <= TmpAddr; + end if; + end if; + when aIOA => + if Mode = 3 then + -- Memory map I/O on GBZ80 + A(15 downto 8) <= (others => '1'); + elsif Mode = 2 then + -- Duplicate I/O address on 8080 + A(15 downto 8) <= DI_Reg; + else + A(15 downto 8) <= ACC; + end if; + A(7 downto 0) <= DI_Reg; + when aSP => + A <= std_logic_vector(SP); + when aBC => + if Mode = 3 and IORQ_i = '1' then + -- Memory map I/O on GBZ80 + A(15 downto 8) <= (others => '1'); + A(7 downto 0) <= RegBusC(7 downto 0); + else + A <= RegBusC; + end if; + when aDE => + A <= RegBusC; + when aZI => + if Inc_WZ = '1' then + A <= std_logic_vector(unsigned(TmpAddr) + 1); + else + A(15 downto 8) <= DI_Reg; + A(7 downto 0) <= TmpAddr(7 downto 0); + end if; + when others => + A <= std_logic_vector(PC); + end case; + end if; + + Save_ALU_r <= Save_ALU; + ALU_Op_r <= ALU_Op; + + if I_CPL = '1' then + -- CPL + ACC <= not ACC; + F(Flag_Y) <= not ACC(5); + F(Flag_H) <= '1'; + F(Flag_X) <= not ACC(3); + F(Flag_N) <= '1'; + end if; + if I_CCF = '1' then + -- CCF + F(Flag_C) <= not F(Flag_C); + F(Flag_Y) <= ACC(5); + F(Flag_H) <= F(Flag_C); + F(Flag_X) <= ACC(3); + F(Flag_N) <= '0'; + end if; + if I_SCF = '1' then + -- SCF + F(Flag_C) <= '1'; + F(Flag_Y) <= ACC(5); + F(Flag_H) <= '0'; + F(Flag_X) <= ACC(3); + F(Flag_N) <= '0'; + end if; + end if; + + if TState = 2 and Wait_n = '1' then + if ISet = "01" and MCycle = "111" then + IR <= DInst; + end if; + if JumpE = '1' then + PC <= unsigned(signed(PC) + signed(DI_Reg)); + elsif Inc_PC = '1' then + PC <= PC + 1; + end if; + if BTR_r = '1' then + PC <= PC - 2; + end if; + if RstP = '1' then + TmpAddr <= (others =>'0'); + TmpAddr(5 downto 3) <= IR(5 downto 3); + end if; + end if; + if TState = 3 and MCycle = "110" then + TmpAddr <= std_logic_vector(signed(RegBusC) + signed(DI_Reg)); + end if; + + if (TState = 2 and Wait_n = '1') or (TState = 4 and MCycle = "001") then + if IncDec_16(2 downto 0) = "111" then + if IncDec_16(3) = '1' then + SP <= SP - 1; + else + SP <= SP + 1; + end if; + end if; + end if; + + if LDSPHL = '1' then + SP <= unsigned(RegBusC); + end if; + if ExchangeAF = '1' then + Ap <= ACC; + ACC <= Ap; + Fp <= F; + F <= Fp; + end if; + if ExchangeRS = '1' then + Alternate <= not Alternate; + end if; + end if; + + if TState = 3 then + if LDZ = '1' then + TmpAddr(7 downto 0) <= DI_Reg; + end if; + if LDW = '1' then + TmpAddr(15 downto 8) <= DI_Reg; + end if; + + if Special_LD(2) = '1' then + case Special_LD(1 downto 0) is + when "00" => + ACC <= I; + F(Flag_P) <= IntE_FF2; + when "01" => + ACC <= std_logic_vector(R); + F(Flag_P) <= IntE_FF2; + when "10" => + I <= ACC; + when others => + R <= unsigned(ACC); + end case; + end if; + end if; + + if (I_DJNZ = '0' and Save_ALU_r = '1') or ALU_Op_r = "1001" then + if Mode = 3 then + F(6) <= F_Out(6); + F(5) <= F_Out(5); + F(7) <= F_Out(7); + if PreserveC_r = '0' then + F(4) <= F_Out(4); + end if; + else + F(7 downto 1) <= F_Out(7 downto 1); + if PreserveC_r = '0' then + F(Flag_C) <= F_Out(0); + end if; + end if; + end if; + if T_Res = '1' and I_INRC = '1' then + F(Flag_H) <= '0'; + F(Flag_N) <= '0'; + if DI_Reg(7 downto 0) = "00000000" then + F(Flag_Z) <= '1'; + else + F(Flag_Z) <= '0'; + end if; + F(Flag_S) <= DI_Reg(7); + F(Flag_P) <= not (DI_Reg(0) xor DI_Reg(1) xor DI_Reg(2) xor DI_Reg(3) xor + DI_Reg(4) xor DI_Reg(5) xor DI_Reg(6) xor DI_Reg(7)); + end if; + + if TState = 1 and Auto_Wait_t1 = '0' then + DO <= BusB; + if I_RLD = '1' then + DO(3 downto 0) <= BusA(3 downto 0); + DO(7 downto 4) <= BusB(3 downto 0); + end if; + if I_RRD = '1' then + DO(3 downto 0) <= BusB(7 downto 4); + DO(7 downto 4) <= BusA(3 downto 0); + end if; + end if; + + if T_Res = '1' then + Read_To_Reg_r(3 downto 0) <= Set_BusA_To; + Read_To_Reg_r(4) <= Read_To_Reg; + if Read_To_Acc = '1' then + Read_To_Reg_r(3 downto 0) <= "0111"; + Read_To_Reg_r(4) <= '1'; + end if; + end if; + + if TState = 1 and I_BT = '1' then + F(Flag_X) <= ALU_Q(3); + F(Flag_Y) <= ALU_Q(1); + F(Flag_H) <= '0'; + F(Flag_N) <= '0'; + end if; + if I_BC = '1' or I_BT = '1' then + F(Flag_P) <= IncDecZ; + end if; + + if (TState = 1 and Save_ALU_r = '0' and Auto_Wait_t1 = '0') or + (Save_ALU_r = '1' and ALU_OP_r /= "0111") then + case Read_To_Reg_r is + when "10111" => + ACC <= Save_Mux; + when "10110" => + DO <= Save_Mux; + when "11000" => + SP(7 downto 0) <= unsigned(Save_Mux); + when "11001" => + SP(15 downto 8) <= unsigned(Save_Mux); + when "11011" => + F <= Save_Mux; + when others => + end case; + end if; + + end if; + + end if; + + end process; + +--------------------------------------------------------------------------- +-- +-- BC('), DE('), HL('), IX and IY +-- +--------------------------------------------------------------------------- + process (CLK_n) + begin + if CLK_n'event and CLK_n = '1' then + if ClkEn = '1' then + -- Bus A / Write + RegAddrA_r <= Alternate & Set_BusA_To(2 downto 1); + if XY_Ind = '0' and XY_State /= "00" and Set_BusA_To(2 downto 1) = "10" then + RegAddrA_r <= XY_State(1) & "11"; + end if; + + -- Bus B + RegAddrB_r <= Alternate & Set_BusB_To(2 downto 1); + if XY_Ind = '0' and XY_State /= "00" and Set_BusB_To(2 downto 1) = "10" then + RegAddrB_r <= XY_State(1) & "11"; + end if; + + -- Address from register + RegAddrC <= Alternate & Set_Addr_To(1 downto 0); + -- Jump (HL), LD SP,HL + if (JumpXY = '1' or LDSPHL = '1') then + RegAddrC <= Alternate & "10"; + end if; + if ((JumpXY = '1' or LDSPHL = '1') and XY_State /= "00") or (MCycle = "110") then + RegAddrC <= XY_State(1) & "11"; + end if; + + if I_DJNZ = '1' and Save_ALU_r = '1' and Mode < 2 then + IncDecZ <= F_Out(Flag_Z); + end if; + if (TState = 2 or (TState = 3 and MCycle = "001")) and IncDec_16(2 downto 0) = "100" then + if ID16 = 0 then + IncDecZ <= '0'; + else + IncDecZ <= '1'; + end if; + end if; + + RegBusA_r <= RegBusA; + end if; + end if; + end process; + + RegAddrA <= + -- 16 bit increment/decrement + Alternate & IncDec_16(1 downto 0) when (TState = 2 or + (TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and XY_State = "00" else + XY_State(1) & "11" when (TState = 2 or + (TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and IncDec_16(1 downto 0) = "10" else + -- EX HL,DL + Alternate & "10" when ExchangeDH = '1' and TState = 3 else + Alternate & "01" when ExchangeDH = '1' and TState = 4 else + -- Bus A / Write + RegAddrA_r; + + RegAddrB <= + -- EX HL,DL + Alternate & "01" when ExchangeDH = '1' and TState = 3 else + -- Bus B + RegAddrB_r; + + ID16 <= signed(RegBusA) - 1 when IncDec_16(3) = '1' else + signed(RegBusA) + 1; + + process (Save_ALU_r, Auto_Wait_t1, ALU_OP_r, Read_To_Reg_r, + ExchangeDH, IncDec_16, MCycle, TState, Wait_n) + begin + RegWEH <= '0'; + RegWEL <= '0'; + if (TState = 1 and Save_ALU_r = '0' and Auto_Wait_t1 = '0') or + (Save_ALU_r = '1' and ALU_OP_r /= "0111") then + case Read_To_Reg_r is + when "10000" | "10001" | "10010" | "10011" | "10100" | "10101" => + RegWEH <= not Read_To_Reg_r(0); + RegWEL <= Read_To_Reg_r(0); + when others => + end case; + end if; + + if ExchangeDH = '1' and (TState = 3 or TState = 4) then + RegWEH <= '1'; + RegWEL <= '1'; + end if; + + if IncDec_16(2) = '1' and ((TState = 2 and Wait_n = '1' and MCycle /= "001") or (TState = 3 and MCycle = "001")) then + case IncDec_16(1 downto 0) is + when "00" | "01" | "10" => + RegWEH <= '1'; + RegWEL <= '1'; + when others => + end case; + end if; + end process; + + process (Save_Mux, RegBusB, RegBusA_r, ID16, + ExchangeDH, IncDec_16, MCycle, TState, Wait_n) + begin + RegDIH <= Save_Mux; + RegDIL <= Save_Mux; + + if ExchangeDH = '1' and TState = 3 then + RegDIH <= RegBusB(15 downto 8); + RegDIL <= RegBusB(7 downto 0); + end if; + if ExchangeDH = '1' and TState = 4 then + RegDIH <= RegBusA_r(15 downto 8); + RegDIL <= RegBusA_r(7 downto 0); + end if; + + if IncDec_16(2) = '1' and ((TState = 2 and MCycle /= "001") or (TState = 3 and MCycle = "001")) then + RegDIH <= std_logic_vector(ID16(15 downto 8)); + RegDIL <= std_logic_vector(ID16(7 downto 0)); + end if; + end process; + + Regs : T80_Reg + port map( + Clk => CLK_n, + CEN => ClkEn, + WEH => RegWEH, + WEL => RegWEL, + AddrA => RegAddrA, + AddrB => RegAddrB, + AddrC => RegAddrC, + DIH => RegDIH, + DIL => RegDIL, + DOAH => RegBusA(15 downto 8), + DOAL => RegBusA(7 downto 0), + DOBH => RegBusB(15 downto 8), + DOBL => RegBusB(7 downto 0), + DOCH => RegBusC(15 downto 8), + DOCL => RegBusC(7 downto 0)); + +--------------------------------------------------------------------------- +-- +-- Buses +-- +--------------------------------------------------------------------------- + process (CLK_n) + begin + if CLK_n'event and CLK_n = '1' then + if ClkEn = '1' then + case Set_BusB_To is + when "0111" => + BusB <= ACC; + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" => + if Set_BusB_To(0) = '1' then + BusB <= RegBusB(7 downto 0); + else + BusB <= RegBusB(15 downto 8); + end if; + when "0110" => + BusB <= DI_Reg; + when "1000" => + BusB <= std_logic_vector(SP(7 downto 0)); + when "1001" => + BusB <= std_logic_vector(SP(15 downto 8)); + when "1010" => + BusB <= "00000001"; + when "1011" => + BusB <= F; + when "1100" => + BusB <= std_logic_vector(PC(7 downto 0)); + when "1101" => + BusB <= std_logic_vector(PC(15 downto 8)); + when "1110" => + BusB <= "00000000"; + when others => + BusB <= "--------"; + end case; + + case Set_BusA_To is + when "0111" => + BusA <= ACC; + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" => + if Set_BusA_To(0) = '1' then + BusA <= RegBusA(7 downto 0); + else + BusA <= RegBusA(15 downto 8); + end if; + when "0110" => + BusA <= DI_Reg; + when "1000" => + BusA <= std_logic_vector(SP(7 downto 0)); + when "1001" => + BusA <= std_logic_vector(SP(15 downto 8)); + when "1010" => + BusA <= "00000000"; + when others => + BusB <= "--------"; + end case; + end if; + end if; + end process; + +--------------------------------------------------------------------------- +-- +-- Generate external control signals +-- +--------------------------------------------------------------------------- + process (RESET_n,CLK_n) + begin + if RESET_n = '0' then + RFSH_n <= '1'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + if MCycle = "001" and ((TState = 2 and Wait_n = '1') or TState = 3) then + RFSH_n <= '0'; + else + RFSH_n <= '1'; + end if; + end if; + end if; + end process; + + MC <= std_logic_vector(MCycle); + TS <= std_logic_vector(TState); + DI_Reg <= DI; + HALT_n <= not Halt_FF; + BUSAK_n <= not BusAck; + IntCycle_n <= not IntCycle; + IntE <= IntE_FF1; + IORQ <= IORQ_i; + Stop <= I_DJNZ; + +------------------------------------------------------------------------- +-- +-- Syncronise inputs +-- +------------------------------------------------------------------------- + process (RESET_n, CLK_n) + variable OldNMI_n : std_logic; + begin + if RESET_n = '0' then + BusReq_s <= '0'; + INT_s <= '0'; + NMI_s <= '0'; + OldNMI_n := '0'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + BusReq_s <= not BUSRQ_n; + INT_s <= not INT_n; + if NMICycle = '1' then + NMI_s <= '0'; + elsif NMI_n = '0' and OldNMI_n = '1' then + NMI_s <= '1'; + end if; + OldNMI_n := NMI_n; + end if; + end if; + end process; + +------------------------------------------------------------------------- +-- +-- Main state machine +-- +------------------------------------------------------------------------- + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + MCycle <= "001"; + TState <= "000"; + Pre_XY_F_M <= "000"; + Halt_FF <= '0'; + BusAck <= '0'; + NMICycle <= '0'; + IntCycle <= '0'; + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + No_BTR <= '0'; + Auto_Wait_t1 <= '0'; + Auto_Wait_t2 <= '0'; + M1_n <= '1'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + if T_Res = '1' then + Auto_Wait_t1 <= '0'; + else + Auto_Wait_t1 <= Auto_Wait or IORQ_i; + end if; + Auto_Wait_t2 <= Auto_Wait_t1; + No_BTR <= (I_BT and (not IR(4) or not F(Flag_P))) or + (I_BC and (not IR(4) or F(Flag_Z) or not F(Flag_P))) or + (I_BTR and (not IR(4) or F(Flag_Z))); + if TState = 2 then + if SetEI = '1' then + IntE_FF1 <= '1'; + IntE_FF2 <= '1'; + end if; + if I_RETN = '1' then + IntE_FF1 <= IntE_FF2; + end if; + end if; + if TState = 3 then + if SetDI = '1' then + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + end if; + end if; + if IntCycle = '1' or NMICycle = '1' then + Halt_FF <= '0'; + end if; + if MCycle = "001" and TState = 2 and Wait_n = '1' then + M1_n <= '1'; + end if; + if BusReq_s = '1' and BusAck = '1' then + else + BusAck <= '0'; + if TState = 2 and Wait_n = '0' then + elsif T_Res = '1' then + if Halt = '1' then + Halt_FF <= '1'; + end if; + if BusReq_s = '1' then + BusAck <= '1'; + else + TState <= "001"; + if NextIs_XY_Fetch = '1' then + MCycle <= "110"; + Pre_XY_F_M <= MCycle; + if IR = "00110110" and Mode = 0 then + Pre_XY_F_M <= "010"; + end if; + elsif (MCycle = "111") or + (MCycle = "110" and Mode = 1 and ISet /= "01") then + MCycle <= std_logic_vector(unsigned(Pre_XY_F_M) + 1); + elsif (MCycle = MCycles) or + No_BTR = '1' or + (MCycle = "010" and I_DJNZ = '1' and IncDecZ = '1') then + M1_n <= '0'; + MCycle <= "001"; + IntCycle <= '0'; + NMICycle <= '0'; + if NMI_s = '1' and Prefix = "00" then + NMICycle <= '1'; + IntE_FF1 <= '0'; + elsif (IntE_FF1 = '1' and INT_s = '1') and Prefix = "00" and SetEI = '0' then + IntCycle <= '1'; + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + end if; + else + MCycle <= std_logic_vector(unsigned(MCycle) + 1); + end if; + end if; + else + if (Auto_Wait = '1' and Auto_Wait_t2 = '0') nor + (IOWait = 1 and IORQ_i = '1' and Auto_Wait_t1 = '0') then + TState <= TState + 1; + end if; + end if; + end if; + if TState = 0 then + M1_n <= '0'; + end if; + end if; + end if; + end process; + + process (IntCycle, NMICycle, MCycle) + begin + Auto_Wait <= '0'; + if IntCycle = '1' or NMICycle = '1' then + if MCycle = "001" then + Auto_Wait <= '1'; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_ALU.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_ALU.vhd new file mode 100644 index 00000000..86fddce7 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_ALU.vhd @@ -0,0 +1,351 @@ +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0247 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0238 : Fixed zero flag for 16 bit SBC and ADC +-- +-- 0240 : Added GB operations +-- +-- 0242 : Cleanup +-- +-- 0247 : Cleanup +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; + +entity T80_ALU is + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) + ); +end T80_ALU; + +architecture rtl of T80_ALU is + + procedure AddSub(A : std_logic_vector; + B : std_logic_vector; + Sub : std_logic; + Carry_In : std_logic; + signal Res : out std_logic_vector; + signal Carry : out std_logic) is + variable B_i : unsigned(A'length - 1 downto 0); + variable Res_i : unsigned(A'length + 1 downto 0); + begin + if Sub = '1' then + B_i := not unsigned(B); + else + B_i := unsigned(B); + end if; + Res_i := unsigned("0" & A & Carry_In) + unsigned("0" & B_i & "1"); + Carry <= Res_i(A'length + 1); + Res <= std_logic_vector(Res_i(A'length downto 1)); + end; + + -- AddSub variables (temporary signals) + signal UseCarry : std_logic; + signal Carry7_v : std_logic; + signal Overflow_v : std_logic; + signal HalfCarry_v : std_logic; + signal Carry_v : std_logic; + signal Q_v : std_logic_vector(7 downto 0); + + signal BitMask : std_logic_vector(7 downto 0); + +begin + + with IR(5 downto 3) select BitMask <= "00000001" when "000", + "00000010" when "001", + "00000100" when "010", + "00001000" when "011", + "00010000" when "100", + "00100000" when "101", + "01000000" when "110", + "10000000" when others; + + UseCarry <= not ALU_Op(2) and ALU_Op(0); + AddSub(BusA(3 downto 0), BusB(3 downto 0), ALU_Op(1), ALU_Op(1) xor (UseCarry and F_In(Flag_C)), Q_v(3 downto 0), HalfCarry_v); + AddSub(BusA(6 downto 4), BusB(6 downto 4), ALU_Op(1), HalfCarry_v, Q_v(6 downto 4), Carry7_v); + AddSub(BusA(7 downto 7), BusB(7 downto 7), ALU_Op(1), Carry7_v, Q_v(7 downto 7), Carry_v); + OverFlow_v <= Carry_v xor Carry7_v; + + process (Arith16, ALU_OP, F_In, BusA, BusB, IR, Q_v, Carry_v, HalfCarry_v, OverFlow_v, BitMask, ISet, Z16) + variable Q_t : std_logic_vector(7 downto 0); + variable DAA_Q : unsigned(8 downto 0); + begin + Q_t := "--------"; + F_Out <= F_In; + DAA_Q := "---------"; + case ALU_Op is + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" | "0110" | "0111" => + F_Out(Flag_N) <= '0'; + F_Out(Flag_C) <= '0'; + case ALU_OP(2 downto 0) is + when "000" | "001" => -- ADD, ADC + Q_t := Q_v; + F_Out(Flag_C) <= Carry_v; + F_Out(Flag_H) <= HalfCarry_v; + F_Out(Flag_P) <= OverFlow_v; + when "010" | "011" | "111" => -- SUB, SBC, CP + Q_t := Q_v; + F_Out(Flag_N) <= '1'; + F_Out(Flag_C) <= not Carry_v; + F_Out(Flag_H) <= not HalfCarry_v; + F_Out(Flag_P) <= OverFlow_v; + when "100" => -- AND + Q_t(7 downto 0) := BusA and BusB; + F_Out(Flag_H) <= '1'; + when "101" => -- XOR + Q_t(7 downto 0) := BusA xor BusB; + F_Out(Flag_H) <= '0'; + when others => -- OR "110" + Q_t(7 downto 0) := BusA or BusB; + F_Out(Flag_H) <= '0'; + end case; + if ALU_Op(2 downto 0) = "111" then -- CP + F_Out(Flag_X) <= BusB(3); + F_Out(Flag_Y) <= BusB(5); + else + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + end if; + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + if Z16 = '1' then + F_Out(Flag_Z) <= F_In(Flag_Z); -- 16 bit ADC,SBC + end if; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= Q_t(7); + case ALU_Op(2 downto 0) is + when "000" | "001" | "010" | "011" | "111" => -- ADD, ADC, SUB, SBC, CP + when others => + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + end case; + if Arith16 = '1' then + F_Out(Flag_S) <= F_In(Flag_S); + F_Out(Flag_Z) <= F_In(Flag_Z); + F_Out(Flag_P) <= F_In(Flag_P); + end if; + when "1100" => + -- DAA + F_Out(Flag_H) <= F_In(Flag_H); + F_Out(Flag_C) <= F_In(Flag_C); + DAA_Q(7 downto 0) := unsigned(BusA); + DAA_Q(8) := '0'; + if F_In(Flag_N) = '0' then + -- After addition + -- Alow > 9 or H = 1 + if DAA_Q(3 downto 0) > 9 or F_In(Flag_H) = '1' then + if (DAA_Q(3 downto 0) > 9) then + F_Out(Flag_H) <= '1'; + else + F_Out(Flag_H) <= '0'; + end if; + DAA_Q := DAA_Q + 6; + end if; + -- new Ahigh > 9 or C = 1 + if DAA_Q(8 downto 4) > 9 or F_In(Flag_C) = '1' then + DAA_Q := DAA_Q + 96; -- 0x60 + end if; + else + -- After subtraction + if DAA_Q(3 downto 0) > 9 or F_In(Flag_H) = '1' then + if DAA_Q(3 downto 0) > 5 then + F_Out(Flag_H) <= '0'; + end if; + DAA_Q(7 downto 0) := DAA_Q(7 downto 0) - 6; + end if; + if unsigned(BusA) > 153 or F_In(Flag_C) = '1' then + DAA_Q := DAA_Q - 352; -- 0x160 + end if; + end if; + F_Out(Flag_X) <= DAA_Q(3); + F_Out(Flag_Y) <= DAA_Q(5); + F_Out(Flag_C) <= F_In(Flag_C) or DAA_Q(8); + Q_t := std_logic_vector(DAA_Q(7 downto 0)); + if DAA_Q(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= DAA_Q(7); + F_Out(Flag_P) <= not (DAA_Q(0) xor DAA_Q(1) xor DAA_Q(2) xor DAA_Q(3) xor + DAA_Q(4) xor DAA_Q(5) xor DAA_Q(6) xor DAA_Q(7)); + when "1101" | "1110" => + -- RLD, RRD + Q_t(7 downto 4) := BusA(7 downto 4); + if ALU_Op(0) = '1' then + Q_t(3 downto 0) := BusB(7 downto 4); + else + Q_t(3 downto 0) := BusB(3 downto 0); + end if; + F_Out(Flag_H) <= '0'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= Q_t(7); + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + when "1001" => + -- BIT + Q_t(7 downto 0) := BusB and BitMask; + F_Out(Flag_S) <= Q_t(7); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + F_Out(Flag_P) <= '1'; + else + F_Out(Flag_Z) <= '0'; + F_Out(Flag_P) <= '0'; + end if; + F_Out(Flag_H) <= '1'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= '0'; + F_Out(Flag_Y) <= '0'; + if IR(2 downto 0) /= "110" then + F_Out(Flag_X) <= BusB(3); + F_Out(Flag_Y) <= BusB(5); + end if; + when "1010" => + -- SET + Q_t(7 downto 0) := BusB or BitMask; + when "1011" => + -- RES + Q_t(7 downto 0) := BusB and not BitMask; + when "1000" => + -- ROT + case IR(5 downto 3) is + when "000" => -- RLC + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := BusA(7); + F_Out(Flag_C) <= BusA(7); + when "010" => -- RL + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := F_In(Flag_C); + F_Out(Flag_C) <= BusA(7); + when "001" => -- RRC + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := BusA(0); + F_Out(Flag_C) <= BusA(0); + when "011" => -- RR + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := F_In(Flag_C); + F_Out(Flag_C) <= BusA(0); + when "100" => -- SLA + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := '0'; + F_Out(Flag_C) <= BusA(7); + when "110" => -- SLL (Undocumented) / SWAP + if Mode = 3 then + Q_t(7 downto 4) := BusA(3 downto 0); + Q_t(3 downto 0) := BusA(7 downto 4); + F_Out(Flag_C) <= '0'; + else + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := '1'; + F_Out(Flag_C) <= BusA(7); + end if; + when "101" => -- SRA + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := BusA(7); + F_Out(Flag_C) <= BusA(0); + when others => -- SRL + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := '0'; + F_Out(Flag_C) <= BusA(0); + end case; + F_Out(Flag_H) <= '0'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + F_Out(Flag_S) <= Q_t(7); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + if ISet = "00" then + F_Out(Flag_P) <= F_In(Flag_P); + F_Out(Flag_S) <= F_In(Flag_S); + F_Out(Flag_Z) <= F_In(Flag_Z); + end if; + when others => + null; + end case; + Q <= Q_t; + end process; + +end; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_MCode.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_MCode.vhd new file mode 100644 index 00000000..4cc30f35 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_MCode.vhd @@ -0,0 +1,1934 @@ +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0242 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0211 : Fixed IM 1 +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0235 : Added IM 2 fix by Mike Johnson +-- +-- 0238 : Added NoRead signal +-- +-- 0238b: Fixed instruction timing for POP and DJNZ +-- +-- 0240 : Added (IX/IY+d) states, removed op-codes from mode 2 and added all remaining mode 3 op-codes +-- +-- 0242 : Fixed I/O instruction timing, cleanup +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; + +entity T80_MCode is + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,BC,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); + -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic + ); +end T80_MCode; + +architecture rtl of T80_MCode is + + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aZI : std_logic_vector(2 downto 0) := "110"; +-- constant aNone : std_logic_vector(2 downto 0) := "000"; +-- constant aXY : std_logic_vector(2 downto 0) := "001"; +-- constant aIOA : std_logic_vector(2 downto 0) := "010"; +-- constant aSP : std_logic_vector(2 downto 0) := "011"; +-- constant aBC : std_logic_vector(2 downto 0) := "100"; +-- constant aDE : std_logic_vector(2 downto 0) := "101"; +-- constant aZI : std_logic_vector(2 downto 0) := "110"; + + function is_cc_true( + F : std_logic_vector(7 downto 0); + cc : bit_vector(2 downto 0) + ) return boolean is + begin + if Mode = 3 then + case cc is + when "000" => return F(7) = '0'; -- NZ + when "001" => return F(7) = '1'; -- Z + when "010" => return F(4) = '0'; -- NC + when "011" => return F(4) = '1'; -- C + when "100" => return false; + when "101" => return false; + when "110" => return false; + when "111" => return false; + end case; + else + case cc is + when "000" => return F(6) = '0'; -- NZ + when "001" => return F(6) = '1'; -- Z + when "010" => return F(0) = '0'; -- NC + when "011" => return F(0) = '1'; -- C + when "100" => return F(2) = '0'; -- PO + when "101" => return F(2) = '1'; -- PE + when "110" => return F(7) = '0'; -- P + when "111" => return F(7) = '1'; -- M + end case; + end if; + end; + +begin + + process (IR, ISet, MCycle, F, NMICycle, IntCycle) + variable DDD : std_logic_vector(2 downto 0); + variable SSS : std_logic_vector(2 downto 0); + variable DPair : std_logic_vector(1 downto 0); + variable IRB : bit_vector(7 downto 0); + begin + DDD := IR(5 downto 3); + SSS := IR(2 downto 0); + DPair := IR(5 downto 4); + IRB := to_bitvector(IR); + + MCycles <= "001"; + if MCycle = "001" then + TStates <= "100"; + else + TStates <= "011"; + end if; + Prefix <= "00"; + Inc_PC <= '0'; + Inc_WZ <= '0'; + IncDec_16 <= "0000"; + Read_To_Acc <= '0'; + Read_To_Reg <= '0'; + Set_BusB_To <= "0000"; + Set_BusA_To <= "0000"; + ALU_Op <= "0" & IR(5 downto 3); + Save_ALU <= '0'; + PreserveC <= '0'; + Arith16 <= '0'; + IORQ <= '0'; + Set_Addr_To <= aNone; + Jump <= '0'; + JumpE <= '0'; + JumpXY <= '0'; + Call <= '0'; + RstP <= '0'; + LDZ <= '0'; + LDW <= '0'; + LDSPHL <= '0'; + Special_LD <= "000"; + ExchangeDH <= '0'; + ExchangeRp <= '0'; + ExchangeAF <= '0'; + ExchangeRS <= '0'; + I_DJNZ <= '0'; + I_CPL <= '0'; + I_CCF <= '0'; + I_SCF <= '0'; + I_RETN <= '0'; + I_BT <= '0'; + I_BC <= '0'; + I_BTR <= '0'; + I_RLD <= '0'; + I_RRD <= '0'; + I_INRC <= '0'; + SetDI <= '0'; + SetEI <= '0'; + IMode <= "11"; + Halt <= '0'; + NoRead <= '0'; + Write <= '0'; + + case ISet is + when "00" => + +------------------------------------------------------------------------------ +-- +-- Unprefixed instructions +-- +------------------------------------------------------------------------------ + + case IRB is +-- 8 BIT LOAD GROUP + when "01000000"|"01000001"|"01000010"|"01000011"|"01000100"|"01000101"|"01000111" + |"01001000"|"01001001"|"01001010"|"01001011"|"01001100"|"01001101"|"01001111" + |"01010000"|"01010001"|"01010010"|"01010011"|"01010100"|"01010101"|"01010111" + |"01011000"|"01011001"|"01011010"|"01011011"|"01011100"|"01011101"|"01011111" + |"01100000"|"01100001"|"01100010"|"01100011"|"01100100"|"01100101"|"01100111" + |"01101000"|"01101001"|"01101010"|"01101011"|"01101100"|"01101101"|"01101111" + |"01111000"|"01111001"|"01111010"|"01111011"|"01111100"|"01111101"|"01111111" => + -- LD r,r' + Set_BusB_To(2 downto 0) <= SSS; + ExchangeRp <= '1'; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when "00000110"|"00001110"|"00010110"|"00011110"|"00100110"|"00101110"|"00111110" => + -- LD r,n + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when others => null; + end case; + when "01000110"|"01001110"|"01010110"|"01011110"|"01100110"|"01101110"|"01111110" => + -- LD r,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when others => null; + end case; + when "01110000"|"01110001"|"01110010"|"01110011"|"01110100"|"01110101"|"01110111" => + -- LD (HL),r + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00110110" => + -- LD (HL),n + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aXY; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + when 3 => + Write <= '1'; + when others => null; + end case; + when "00001010" => + -- LD A,(BC) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "00011010" => + -- LD A,(DE) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aDE; + when 2 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "00111010" => + if Mode = 3 then + -- LDD A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Acc <= '1'; + IncDec_16 <= "1110"; + when others => null; + end case; + else + -- LD A,(nn) + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + when 4 => + Read_To_Acc <= '1'; + when others => null; + end case; + end if; + when "00000010" => + -- LD (BC),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00010010" => + -- LD (DE),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aDE; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00110010" => + if Mode = 3 then + -- LDD (HL),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IncDec_16 <= "1110"; + when others => null; + end case; + else + -- LD (nn),A + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + Set_BusB_To <= "0111"; + when 4 => + Write <= '1'; + when others => null; + end case; + end if; + +-- 16 BIT LOAD GROUP + when "00000001"|"00010001"|"00100001"|"00110001" => + -- LD dd,nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1000"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '1'; + end if; + when 3 => + Inc_PC <= '1'; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1001"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + when "00101010" => + if Mode = 3 then + -- LDI A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Acc <= '1'; + IncDec_16 <= "0110"; + when others => null; + end case; + else + -- LD HL,(nn) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Set_BusA_To(2 downto 0) <= "101"; -- L + Read_To_Reg <= '1'; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Set_BusA_To(2 downto 0) <= "100"; -- H + Read_To_Reg <= '1'; + when others => null; + end case; + end if; + when "00100010" => + if Mode = 3 then + -- LDI (HL),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IncDec_16 <= "0110"; + when others => null; + end case; + else + -- LD (nn),HL + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + Set_BusB_To <= "0101"; -- L + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + Set_BusB_To <= "0100"; -- H + when 5 => + Write <= '1'; + when others => null; + end case; + end if; + when "11111001" => + -- LD SP,HL + TStates <= "110"; + LDSPHL <= '1'; + when "11000101"|"11010101"|"11100101"|"11110101" => + -- PUSH qq + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_TO <= aSP; + if DPAIR = "11" then + Set_BusB_To <= "0111"; + else + Set_BusB_To(2 downto 1) <= DPAIR; + Set_BusB_To(0) <= '0'; + Set_BusB_To(3) <= '0'; + end if; + when 2 => + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + if DPAIR = "11" then + Set_BusB_To <= "1011"; + else + Set_BusB_To(2 downto 1) <= DPAIR; + Set_BusB_To(0) <= '1'; + Set_BusB_To(3) <= '0'; + end if; + Write <= '1'; + when 3 => + Write <= '1'; + when others => null; + end case; + when "11000001"|"11010001"|"11100001"|"11110001" => + -- POP qq + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1011"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '1'; + end if; + when 3 => + IncDec_16 <= "0111"; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "0111"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + +-- EXCHANGE, BLOCK TRANSFER AND SEARCH GROUP + when "11101011" => + if Mode /= 3 then + -- EX DE,HL + ExchangeDH <= '1'; + end if; + when "00001000" => + if Mode = 3 then + -- LD (nn),SP + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + Set_BusB_To <= "1000"; + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + Set_BusB_To <= "1001"; + when 5 => + Write <= '1'; + when others => null; + end case; + elsif Mode < 2 then + -- EX AF,AF' + ExchangeAF <= '1'; + end if; + when "11011001" => + if Mode = 3 then + -- RETI + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + I_RETN <= '1'; + SetEI <= '1'; + when others => null; + end case; + elsif Mode < 2 then + -- EXX + ExchangeRS <= '1'; + end if; + when "11100011" => + if Mode /= 3 then + -- EX (SP),HL + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aSP; + when 2 => + Read_To_Reg <= '1'; + Set_BusA_To <= "0101"; + Set_BusB_To <= "0101"; + Set_Addr_To <= aSP; + when 3 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + TStates <= "100"; + Write <= '1'; + when 4 => + Read_To_Reg <= '1'; + Set_BusA_To <= "0100"; + Set_BusB_To <= "0100"; + Set_Addr_To <= aSP; + when 5 => + IncDec_16 <= "1111"; + TStates <= "101"; + Write <= '1'; + when others => null; + end case; + end if; + +-- 8 BIT ARITHMETIC AND LOGICAL GROUP + when "10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011111" + |"10100000"|"10100001"|"10100010"|"10100011"|"10100100"|"10100101"|"10100111" + |"10101000"|"10101001"|"10101010"|"10101011"|"10101100"|"10101101"|"10101111" + |"10110000"|"10110001"|"10110010"|"10110011"|"10110100"|"10110101"|"10110111" + |"10111000"|"10111001"|"10111010"|"10111011"|"10111100"|"10111101"|"10111111" => + -- ADD A,r + -- ADC A,r + -- SUB A,r + -- SBC A,r + -- AND A,r + -- OR A,r + -- XOR A,r + -- CP A,r + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + when "10000110"|"10001110"|"10010110"|"10011110"|"10100110"|"10101110"|"10110110"|"10111110" => + -- ADD A,(HL) + -- ADC A,(HL) + -- SUB A,(HL) + -- SBC A,(HL) + -- AND A,(HL) + -- OR A,(HL) + -- XOR A,(HL) + -- CP A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + when others => null; + end case; + when "11000110"|"11001110"|"11010110"|"11011110"|"11100110"|"11101110"|"11110110"|"11111110" => + -- ADD A,n + -- ADC A,n + -- SUB A,n + -- SBC A,n + -- AND A,n + -- OR A,n + -- XOR A,n + -- CP A,n + MCycles <= "010"; + if MCycle = "010" then + Inc_PC <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + end if; + when "00000100"|"00001100"|"00010100"|"00011100"|"00100100"|"00101100"|"00111100" => + -- INC r + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0000"; + when "00110100" => + -- INC (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + TStates <= "100"; + Set_Addr_To <= aXY; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0000"; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + when 3 => + Write <= '1'; + when others => null; + end case; + when "00000101"|"00001101"|"00010101"|"00011101"|"00100101"|"00101101"|"00111101" => + -- DEC r + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0010"; + when "00110101" => + -- DEC (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + TStates <= "100"; + Set_Addr_To <= aXY; + ALU_Op <= "0010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + when 3 => + Write <= '1'; + when others => null; + end case; + +-- GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS + when "00100111" => + -- DAA + Set_BusA_To(2 downto 0) <= "111"; + Read_To_Reg <= '1'; + ALU_Op <= "1100"; + Save_ALU <= '1'; + when "00101111" => + -- CPL + I_CPL <= '1'; + when "00111111" => + -- CCF + I_CCF <= '1'; + when "00110111" => + -- SCF + I_SCF <= '1'; + when "00000000" => + if NMICycle = '1' then + -- NMI + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + TStates <= "100"; + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + TStates <= "100"; + Write <= '1'; + when others => null; + end case; + elsif IntCycle = '1' then + -- INT (IM 2) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 1 => + LDZ <= '1'; + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + TStates <= "100"; + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + TStates <= "100"; + Write <= '1'; + when 4 => + Inc_PC <= '1'; + LDZ <= '1'; + when 5 => + Jump <= '1'; + when others => null; + end case; + else + -- NOP + end if; + when "01110110" => + -- HALT + Halt <= '1'; + when "11110011" => + -- DI + SetDI <= '1'; + when "11111011" => + -- EI + SetEI <= '1'; + +-- 16 BIT ARITHMETIC GROUP + when "00001001"|"00011001"|"00101001"|"00111001" => + -- ADD HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + Arith16 <= '1'; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + when others => + Set_BusB_To <= "1001"; + end case; + Arith16 <= '1'; + when others => + end case; + when "00000011"|"00010011"|"00100011"|"00110011" => + -- INC ss + TStates <= "110"; + IncDec_16(3 downto 2) <= "01"; + IncDec_16(1 downto 0) <= DPair; + when "00001011"|"00011011"|"00101011"|"00111011" => + -- DEC ss + TStates <= "110"; + IncDec_16(3 downto 2) <= "11"; + IncDec_16(1 downto 0) <= DPair; + +-- ROTATE AND SHIFT GROUP + when "00000111" + -- RLCA + |"00010111" + -- RLA + |"00001111" + -- RRCA + |"00011111" => + -- RRA + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + +-- JUMP GROUP + when "11000011" => + -- JP nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + Jump <= '1'; + when others => null; + end case; + when "11000010"|"11001010"|"11010010"|"11011010"|"11100010"|"11101010"|"11110010"|"11111010" => + if IR(5) = '1' and Mode = 3 then + case IRB(4 downto 3) is + when "00" => + -- LD ($FF00+C),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IORQ <= '1'; + when others => + end case; + when "01" => + -- LD (nn),A + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + Set_BusB_To <= "0111"; + when 4 => + Write <= '1'; + when others => null; + end case; + when "10" => + -- LD A,($FF00+C) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + Read_To_Acc <= '1'; + IORQ <= '1'; + when others => + end case; + when "11" => + -- LD A,(nn) + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + when 4 => + Read_To_Acc <= '1'; + when others => null; + end case; + end case; + else + -- JP cc,nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + Jump <= '1'; + end if; + when others => null; + end case; + end if; + when "00011000" => + if Mode /= 2 then + -- JR e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00111000" => + if Mode /= 2 then + -- JR C,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_C) = '0' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00110000" => + if Mode /= 2 then + -- JR NC,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_C) = '1' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00101000" => + if Mode /= 2 then + -- JR Z,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_Z) = '0' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00100000" => + if Mode /= 2 then + -- JR NZ,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_Z) = '1' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "11101001" => + -- JP (HL) + JumpXY <= '1'; + when "00010000" => + if Mode = 3 then + I_DJNZ <= '1'; + elsif Mode < 2 then + -- DJNZ,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + I_DJNZ <= '1'; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= "000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + I_DJNZ <= '1'; + Inc_PC <= '1'; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + +-- CALL AND RETURN GROUP + when "11001101" => + -- CALL nn + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + IncDec_16 <= "1111"; + Inc_PC <= '1'; + TStates <= "100"; + Set_Addr_To <= aSP; + LDW <= '1'; + Set_BusB_To <= "1101"; + when 4 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 5 => + Write <= '1'; + Call <= '1'; + when others => null; + end case; + when "11000100"|"11001100"|"11010100"|"11011100"|"11100100"|"11101100"|"11110100"|"11111100" => + if IR(5) = '0' or Mode /= 3 then + -- CALL cc,nn + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + LDW <= '1'; + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + IncDec_16 <= "1111"; + Set_Addr_TO <= aSP; + TStates <= "100"; + Set_BusB_To <= "1101"; + else + MCycles <= "011"; + end if; + when 4 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 5 => + Write <= '1'; + Call <= '1'; + when others => null; + end case; + end if; + when "11001001" => + -- RET + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + when others => null; + end case; + when "11000000"|"11001000"|"11010000"|"11011000"|"11100000"|"11101000"|"11110000"|"11111000" => + if IR(5) = '1' and Mode = 3 then + case IRB(4 downto 3) is + when "00" => + -- LD ($FF00+nn),A + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + Set_BusB_To <= "0111"; + when 3 => + Write <= '1'; + when others => null; + end case; + when "01" => + -- ADD SP,n + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + ALU_Op <= "0000"; + Inc_PC <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To <= "1000"; + Set_BusB_To <= "0110"; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To <= "1001"; + Set_BusB_To <= "1110"; -- Incorrect unsigned !!!!!!!!!!!!!!!!!!!!! + when others => + end case; + when "10" => + -- LD A,($FF00+nn) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + when 3 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "11" => + -- LD HL,SP+n -- Not correct !!!!!!!!!!!!!!!!!!! + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Set_BusA_To(2 downto 0) <= "101"; -- L + Read_To_Reg <= '1'; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Set_BusA_To(2 downto 0) <= "100"; -- H + Read_To_Reg <= '1'; + when others => null; + end case; + end case; + else + -- RET cc + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + Set_Addr_TO <= aSP; + else + MCycles <= "001"; + end if; + TStates <= "101"; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + when others => null; + end case; + end if; + when "11000111"|"11001111"|"11010111"|"11011111"|"11100111"|"11101111"|"11110111"|"11111111" => + -- RST p + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + Write <= '1'; + RstP <= '1'; + when others => null; + end case; + +-- INPUT AND OUTPUT GROUP + when "11011011" => + if Mode /= 3 then + -- IN A,(n) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + when 3 => + Read_To_Acc <= '1'; + IORQ <= '1'; + when others => null; + end case; + end if; + when "11010011" => + if Mode /= 3 then + -- OUT (n),A + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + Set_BusB_To <= "0111"; + when 3 => + Write <= '1'; + IORQ <= '1'; + when others => null; + end case; + end if; + +------------------------------------------------------------------------------ +------------------------------------------------------------------------------ +-- MULTIBYTE INSTRUCTIONS +------------------------------------------------------------------------------ +------------------------------------------------------------------------------ + + when "11001011" => + if Mode /= 2 then + Prefix <= "01"; + end if; + + when "11101101" => + if Mode < 2 then + Prefix <= "10"; + end if; + + when "11011101"|"11111101" => + if Mode < 2 then + Prefix <= "11"; + end if; + + end case; + + when "01" => + +------------------------------------------------------------------------------ +-- +-- CB prefixed instructions +-- +------------------------------------------------------------------------------ + + Set_BusA_To(2 downto 0) <= IR(2 downto 0); + Set_BusB_To(2 downto 0) <= IR(2 downto 0); + + case IRB is + when "00000000"|"00000001"|"00000010"|"00000011"|"00000100"|"00000101"|"00000111" + |"00010000"|"00010001"|"00010010"|"00010011"|"00010100"|"00010101"|"00010111" + |"00001000"|"00001001"|"00001010"|"00001011"|"00001100"|"00001101"|"00001111" + |"00011000"|"00011001"|"00011010"|"00011011"|"00011100"|"00011101"|"00011111" + |"00100000"|"00100001"|"00100010"|"00100011"|"00100100"|"00100101"|"00100111" + |"00101000"|"00101001"|"00101010"|"00101011"|"00101100"|"00101101"|"00101111" + |"00110000"|"00110001"|"00110010"|"00110011"|"00110100"|"00110101"|"00110111" + |"00111000"|"00111001"|"00111010"|"00111011"|"00111100"|"00111101"|"00111111" => + -- RLC r + -- RL r + -- RRC r + -- RR r + -- SLA r + -- SRA r + -- SRL r + -- SLL r (Undocumented) / SWAP r + if MCycle = "001" then + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + when "00000110"|"00010110"|"00001110"|"00011110"|"00101110"|"00111110"|"00100110"|"00110110" => + -- RLC (HL) + -- RL (HL) + -- RRC (HL) + -- RR (HL) + -- SRA (HL) + -- SRL (HL) + -- SLA (HL) + -- SLL (HL) (Undocumented) / SWAP (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => + end case; + when "01000000"|"01000001"|"01000010"|"01000011"|"01000100"|"01000101"|"01000111" + |"01001000"|"01001001"|"01001010"|"01001011"|"01001100"|"01001101"|"01001111" + |"01010000"|"01010001"|"01010010"|"01010011"|"01010100"|"01010101"|"01010111" + |"01011000"|"01011001"|"01011010"|"01011011"|"01011100"|"01011101"|"01011111" + |"01100000"|"01100001"|"01100010"|"01100011"|"01100100"|"01100101"|"01100111" + |"01101000"|"01101001"|"01101010"|"01101011"|"01101100"|"01101101"|"01101111" + |"01110000"|"01110001"|"01110010"|"01110011"|"01110100"|"01110101"|"01110111" + |"01111000"|"01111001"|"01111010"|"01111011"|"01111100"|"01111101"|"01111111" => + -- BIT b,r + if MCycle = "001" then + Set_BusB_To(2 downto 0) <= IR(2 downto 0); + ALU_Op <= "1001"; + end if; + when "01000110"|"01001110"|"01010110"|"01011110"|"01100110"|"01101110"|"01110110"|"01111110" => + -- BIT b,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1001"; + TStates <= "100"; + when others => + end case; + when "11000000"|"11000001"|"11000010"|"11000011"|"11000100"|"11000101"|"11000111" + |"11001000"|"11001001"|"11001010"|"11001011"|"11001100"|"11001101"|"11001111" + |"11010000"|"11010001"|"11010010"|"11010011"|"11010100"|"11010101"|"11010111" + |"11011000"|"11011001"|"11011010"|"11011011"|"11011100"|"11011101"|"11011111" + |"11100000"|"11100001"|"11100010"|"11100011"|"11100100"|"11100101"|"11100111" + |"11101000"|"11101001"|"11101010"|"11101011"|"11101100"|"11101101"|"11101111" + |"11110000"|"11110001"|"11110010"|"11110011"|"11110100"|"11110101"|"11110111" + |"11111000"|"11111001"|"11111010"|"11111011"|"11111100"|"11111101"|"11111111" => + -- SET b,r + if MCycle = "001" then + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + when "11000110"|"11001110"|"11010110"|"11011110"|"11100110"|"11101110"|"11110110"|"11111110" => + -- SET b,(HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => + end case; + when "10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011111" + |"10100000"|"10100001"|"10100010"|"10100011"|"10100100"|"10100101"|"10100111" + |"10101000"|"10101001"|"10101010"|"10101011"|"10101100"|"10101101"|"10101111" + |"10110000"|"10110001"|"10110010"|"10110011"|"10110100"|"10110101"|"10110111" + |"10111000"|"10111001"|"10111010"|"10111011"|"10111100"|"10111101"|"10111111" => + -- RES b,r + if MCycle = "001" then + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + when "10000110"|"10001110"|"10010110"|"10011110"|"10100110"|"10101110"|"10110110"|"10111110" => + -- RES b,(HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => + end case; + end case; + + when others => + +------------------------------------------------------------------------------ +-- +-- ED prefixed instructions +-- +------------------------------------------------------------------------------ + + case IRB is + when "00000000"|"00000001"|"00000010"|"00000011"|"00000100"|"00000101"|"00000110"|"00000111" + |"00001000"|"00001001"|"00001010"|"00001011"|"00001100"|"00001101"|"00001110"|"00001111" + |"00010000"|"00010001"|"00010010"|"00010011"|"00010100"|"00010101"|"00010110"|"00010111" + |"00011000"|"00011001"|"00011010"|"00011011"|"00011100"|"00011101"|"00011110"|"00011111" + |"00100000"|"00100001"|"00100010"|"00100011"|"00100100"|"00100101"|"00100110"|"00100111" + |"00101000"|"00101001"|"00101010"|"00101011"|"00101100"|"00101101"|"00101110"|"00101111" + |"00110000"|"00110001"|"00110010"|"00110011"|"00110100"|"00110101"|"00110110"|"00110111" + |"00111000"|"00111001"|"00111010"|"00111011"|"00111100"|"00111101"|"00111110"|"00111111" + + + |"10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000110"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001110"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010110"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011110"|"10011111" + | "10100100"|"10100101"|"10100110"|"10100111" + | "10101100"|"10101101"|"10101110"|"10101111" + | "10110100"|"10110101"|"10110110"|"10110111" + | "10111100"|"10111101"|"10111110"|"10111111" + |"11000000"|"11000001"|"11000010"|"11000011"|"11000100"|"11000101"|"11000110"|"11000111" + |"11001000"|"11001001"|"11001010"|"11001011"|"11001100"|"11001101"|"11001110"|"11001111" + |"11010000"|"11010001"|"11010010"|"11010011"|"11010100"|"11010101"|"11010110"|"11010111" + |"11011000"|"11011001"|"11011010"|"11011011"|"11011100"|"11011101"|"11011110"|"11011111" + |"11100000"|"11100001"|"11100010"|"11100011"|"11100100"|"11100101"|"11100110"|"11100111" + |"11101000"|"11101001"|"11101010"|"11101011"|"11101100"|"11101101"|"11101110"|"11101111" + |"11110000"|"11110001"|"11110010"|"11110011"|"11110100"|"11110101"|"11110110"|"11110111" + |"11111000"|"11111001"|"11111010"|"11111011"|"11111100"|"11111101"|"11111110"|"11111111" => + null; -- NOP, undocumented + when "01111110"|"01111111" => + -- NOP, undocumented + null; +-- 8 BIT LOAD GROUP + when "01010111" => + -- LD A,I + Special_LD <= "100"; + TStates <= "101"; + when "01011111" => + -- LD A,R + Special_LD <= "101"; + TStates <= "101"; + when "01000111" => + -- LD I,A + Special_LD <= "110"; + TStates <= "101"; + when "01001111" => + -- LD R,A + Special_LD <= "111"; + TStates <= "101"; +-- 16 BIT LOAD GROUP + when "01001011"|"01011011"|"01101011"|"01111011" => + -- LD dd,(nn) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Read_To_Reg <= '1'; + if IR(5 downto 4) = "11" then + Set_BusA_To <= "1000"; + else + Set_BusA_To(2 downto 1) <= IR(5 downto 4); + Set_BusA_To(0) <= '1'; + end if; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Read_To_Reg <= '1'; + if IR(5 downto 4) = "11" then + Set_BusA_To <= "1001"; + else + Set_BusA_To(2 downto 1) <= IR(5 downto 4); + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + when "01000011"|"01010011"|"01100011"|"01110011" => + -- LD (nn),dd + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + if IR(5 downto 4) = "11" then + Set_BusB_To <= "1000"; + else + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + Set_BusB_To(3) <= '0'; + end if; + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + if IR(5 downto 4) = "11" then + Set_BusB_To <= "1001"; + else + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '0'; + Set_BusB_To(3) <= '0'; + end if; + when 5 => + Write <= '1'; + when others => null; + end case; + when "10100000" | "10101000" | "10110000" | "10111000" => + -- LDI, LDD, LDIR, LDDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + IncDec_16 <= "1100"; -- BC + when 2 => + Set_BusB_To <= "0110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "0000"; + Set_Addr_To <= aDE; + if IR(3) = '0' then + IncDec_16 <= "0110"; -- IX + else + IncDec_16 <= "1110"; + end if; + when 3 => + I_BT <= '1'; + TStates <= "101"; + Write <= '1'; + if IR(3) = '0' then + IncDec_16 <= "0101"; -- DE + else + IncDec_16 <= "1101"; + end if; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "10100001" | "10101001" | "10110001" | "10111001" => + -- CPI, CPD, CPIR, CPDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + IncDec_16 <= "1100"; -- BC + when 2 => + Set_BusB_To <= "0110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "0111"; + Save_ALU <= '1'; + PreserveC <= '1'; + if IR(3) = '0' then + IncDec_16 <= "0110"; + else + IncDec_16 <= "1110"; + end if; + when 3 => + NoRead <= '1'; + I_BC <= '1'; + TStates <= "101"; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "01000100"|"01001100"|"01010100"|"01011100"|"01100100"|"01101100"|"01110100"|"01111100" => + -- NEG + Alu_OP <= "0010"; + Set_BusB_To <= "0111"; + Set_BusA_To <= "1010"; + Read_To_Acc <= '1'; + Save_ALU <= '1'; + when "01000110"|"01001110"|"01100110"|"01101110" => + -- IM 0 + IMode <= "00"; + when "01010110"|"01110110" => + -- IM 1 + IMode <= "01"; + when "01011110"|"01110111" => + -- IM 2 + IMode <= "10"; +-- 16 bit arithmetic + when "01001010"|"01011010"|"01101010"|"01111010" => + -- ADC HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0001"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '0'; + when others => + Set_BusB_To <= "1001"; + end case; + when others => + end case; + when "01000010"|"01010010"|"01100010"|"01110010" => + -- SBC HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + when 3 => + NoRead <= '1'; + ALU_Op <= "0011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + when others => + Set_BusB_To <= "1001"; + end case; + when others => + end case; + when "01101111" => + -- RLD + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + Set_Addr_To <= aXY; + when 3 => + Read_To_Reg <= '1'; + Set_BusB_To(2 downto 0) <= "110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1101"; + TStates <= "100"; + Set_Addr_To <= aXY; + Save_ALU <= '1'; + when 4 => + I_RLD <= '1'; + Write <= '1'; + when others => + end case; + when "01100111" => + -- RRD + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Set_Addr_To <= aXY; + when 3 => + Read_To_Reg <= '1'; + Set_BusB_To(2 downto 0) <= "110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1110"; + TStates <= "100"; + Set_Addr_To <= aXY; + Save_ALU <= '1'; + when 4 => + I_RRD <= '1'; + Write <= '1'; + when others => + end case; + when "01000101"|"01001101"|"01010101"|"01011101"|"01100101"|"01101101"|"01110101"|"01111101" => + -- RETI, RETN + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + I_RETN <= '1'; + when others => null; + end case; + when "01000000"|"01001000"|"01010000"|"01011000"|"01100000"|"01101000"|"01110000"|"01111000" => + -- IN r,(C) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + IORQ <= '1'; + if IR(5 downto 3) /= "110" then + Read_To_Reg <= '1'; + Set_BusA_To(2 downto 0) <= IR(5 downto 3); + end if; + I_INRC <= '1'; + when others => + end case; + when "01000001"|"01001001"|"01010001"|"01011001"|"01100001"|"01101001"|"01110001"|"01111001" => + -- OUT (C),r + -- OUT (C),0 + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To(2 downto 0) <= IR(5 downto 3); + if IR(5 downto 3) = "110" then + Set_BusB_To(3) <= '1'; + end if; + when 2 => + Write <= '1'; + IORQ <= '1'; + when others => + end case; + when "10100010" | "10101010" | "10110010" | "10111010" => + -- INI, IND, INIR, INDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "1010"; + Set_BusA_To <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + IORQ <= '1'; + Set_BusB_To <= "0110"; + Set_Addr_To <= aXY; + when 3 => + if IR(3) = '0' then + IncDec_16 <= "0010"; + else + IncDec_16 <= "1010"; + end if; + TStates <= "100"; + Write <= '1'; + I_BTR <= '1'; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "10100011" | "10101011" | "10110011" | "10111011" => + -- OUTI, OUTD, OTIR, OTDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + Set_Addr_To <= aXY; + Set_BusB_To <= "1010"; + Set_BusA_To <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + Set_BusB_To <= "0110"; + Set_Addr_To <= aBC; + when 3 => + if IR(3) = '0' then + IncDec_16 <= "0010"; + else + IncDec_16 <= "1010"; + end if; + IORQ <= '1'; + Write <= '1'; + I_BTR <= '1'; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + end case; + + end case; + + if Mode = 1 then + if MCycle = "001" then +-- TStates <= "100"; + else + TStates <= "011"; + end if; + end if; + + if Mode = 3 then + if MCycle = "001" then +-- TStates <= "100"; + else + TStates <= "100"; + end if; + end if; + + if Mode < 2 then + if MCycle = "110" then + Inc_PC <= '1'; + if Mode = 1 then + Set_Addr_To <= aXY; + TStates <= "100"; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + end if; + if IRB = "00110110" or IRB = "11001011" then + Set_Addr_To <= aNone; + end if; + end if; + if MCycle = "111" then + if Mode = 0 then + TStates <= "101"; + end if; + if ISet /= "01" then + Set_Addr_To <= aXY; + end if; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + if IRB = "00110110" or ISet = "01" then + -- LD (HL),n + Inc_PC <= '1'; + else + NoRead <= '1'; + end if; + end if; + end if; + + end process; + +end; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_Pack.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_Pack.vhd new file mode 100644 index 00000000..ac7d34da --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_Pack.vhd @@ -0,0 +1,208 @@ +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0242 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- + +library IEEE; +use IEEE.std_logic_1164.all; + +package T80_Pack is + + component T80 + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic + ); + end component; + + component T80_Reg + port( + Clk : in std_logic; + CEN : in std_logic; + WEH : in std_logic; + WEL : in std_logic; + AddrA : in std_logic_vector(2 downto 0); + AddrB : in std_logic_vector(2 downto 0); + AddrC : in std_logic_vector(2 downto 0); + DIH : in std_logic_vector(7 downto 0); + DIL : in std_logic_vector(7 downto 0); + DOAH : out std_logic_vector(7 downto 0); + DOAL : out std_logic_vector(7 downto 0); + DOBH : out std_logic_vector(7 downto 0); + DOBL : out std_logic_vector(7 downto 0); + DOCH : out std_logic_vector(7 downto 0); + DOCL : out std_logic_vector(7 downto 0) + ); + end component; + + component T80_MCode + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,BC,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); + -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic + ); + end component; + + component T80_ALU + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) + ); + end component; + +end; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_Reg.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_Reg.vhd new file mode 100644 index 00000000..828485fb --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80_Reg.vhd @@ -0,0 +1,105 @@ +-- +-- T80 Registers, technology independent +-- +-- Version : 0244 +-- +-- Copyright (c) 2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t51/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0242 : Initial release +-- +-- 0244 : Changed to single register file +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; + +entity T80_Reg is + port( + Clk : in std_logic; + CEN : in std_logic; + WEH : in std_logic; + WEL : in std_logic; + AddrA : in std_logic_vector(2 downto 0); + AddrB : in std_logic_vector(2 downto 0); + AddrC : in std_logic_vector(2 downto 0); + DIH : in std_logic_vector(7 downto 0); + DIL : in std_logic_vector(7 downto 0); + DOAH : out std_logic_vector(7 downto 0); + DOAL : out std_logic_vector(7 downto 0); + DOBH : out std_logic_vector(7 downto 0); + DOBL : out std_logic_vector(7 downto 0); + DOCH : out std_logic_vector(7 downto 0); + DOCL : out std_logic_vector(7 downto 0) + ); +end T80_Reg; + +architecture rtl of T80_Reg is + + type Register_Image is array (natural range <>) of std_logic_vector(7 downto 0); + signal RegsH : Register_Image(0 to 7); + signal RegsL : Register_Image(0 to 7); + +begin + + process (Clk) + begin + if Clk'event and Clk = '1' then + if CEN = '1' then + if WEH = '1' then + RegsH(to_integer(unsigned(AddrA))) <= DIH; + end if; + if WEL = '1' then + RegsL(to_integer(unsigned(AddrA))) <= DIL; + end if; + end if; + end if; + end process; + + DOAH <= RegsH(to_integer(unsigned(AddrA))); + DOAL <= RegsL(to_integer(unsigned(AddrA))); + DOBH <= RegsH(to_integer(unsigned(AddrB))); + DOBL <= RegsL(to_integer(unsigned(AddrB))); + DOCH <= RegsH(to_integer(unsigned(AddrC))); + DOCL <= RegsL(to_integer(unsigned(AddrC))); + +end; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80as.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80as.vhd new file mode 100644 index 00000000..9a34c64f --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/T80/T80as.vhd @@ -0,0 +1,289 @@ +------------------------------------------------------------------------------ +-- 2004.10.18 WR_n active was changed from T2 to T3. +-- modification by Katsumi Degawa +------------------------------------------------------------------------------ +-- t80as.vhd : The non-tristate signal edition of t80a.vhd +-- +-- 2003.2.7 non-tristate modification by Tatsuyuki Satoh +-- +-- 1.separate 'D' to 'DO' and 'DI'. +-- 2.added 'DOE' to 'DO' enable signal.(data direction) +-- 3.MREQ_n,IORQ_n,RD_n,WR_n,RFSH_n,A doesn't become the condition of 'Z'. +-- +-- There is a mark of "--AS" in all the change points. +-- +------------------------------------------------------------------------------ + +-- +-- Z80 compatible microprocessor core, asynchronous top level +-- +-- Version : 0247 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0211 : Fixed interrupt cycle +-- +-- 0235 : Updated for T80 interface change +-- +-- 0238 : Updated for T80 interface change +-- +-- 0240 : Updated for T80 interface change +-- +-- 0242 : Updated for T80 interface change +-- +-- 0247 : Fixed bus req/ack cycle +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80as is + generic( + Mode : integer := 0 -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + MREQ_n : out std_logic; + IORQ_n : out std_logic; + RD_n : out std_logic; + WR_n : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); +--AS-- D : inout std_logic_vector(7 downto 0) +--AS>> + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + DOE : out std_logic +--< 'Z'); +--AS-- D <= DO when Write = '1' and BUSAK_n_i = '1' else (others => 'Z'); +--AS>> + MREQ_n <= MREQ_n_i; + IORQ_n <= IORQ_n_i; + RD_n <= RD_n_i; + WR_n <= WR_n_i; + RFSH_n <= RFSH_n_i; + A <= A_i; + DOE <= Write when BUSAK_n_i = '1' else '0'; +--< Mode, + IOWait => 1) + port map( + CEN => CEN, + M1_n => M1_n, + IORQ => IORQ, + NoRead => NoRead, + Write => Write, + RFSH_n => RFSH_n_i, + HALT_n => HALT_n, + WAIT_n => Wait_s, + INT_n => INT_n, + NMI_n => NMI_n, + RESET_n => Reset_s, + BUSRQ_n => BUSRQ_n, + BUSAK_n => BUSAK_n_i, + CLK_n => CLK_n, + A => A_i, +-- DInst => D, + DInst => DI, + DI => DI_Reg, + DO => DO, + MC => MCycle, + TS => TState, + IntCycle_n => IntCycle_n); + + process (CLK_n) + begin + if CLK_n'event and CLK_n = '0' then + Wait_s <= WAIT_n; + if TState = "011" and BUSAK_n_i = '1' then +--AS-- DI_Reg <= to_x01(D); +--AS>> + DI_Reg <= to_x01(DI); +--<>3))) +user_io( + .clk_sys (clock_24 ), + .conf_str (CONF_STR ), + .SPI_CLK (SPI_SCK ), + .SPI_SS_IO (CONF_DATA0 ), + .SPI_MISO (SPI_DO ), + .SPI_MOSI (SPI_DI ), + .buttons (buttons ), + .switches (switches ), + .scandoubler_disable (scandoublerD ), + .ypbpr (ypbpr ), + .key_strobe (key_strobe ), + .key_pressed (key_pressed ), + .key_code (key_code ), + .joystick_0 (joystick_0 ), + .joystick_1 (joystick_1 ), + .status (status ) + ); + +dac #( + .C_bits(8)) +dac( + .clk_i(clock_24), + .res_n_i(1'b1), + .dac_i(audio), + .dac_o(AUDIO_L) + ); + +// Rotated Normal +wire m_up = ~status[2] ? btn_left | joystick_0[1] | joystick_1[1] : btn_up | joystick_0[3] | joystick_1[3]; +wire m_down = ~status[2] ? btn_right | joystick_0[0] | joystick_1[0] : btn_down | joystick_0[2] | joystick_1[2]; +wire m_left = ~status[2] ? btn_down | joystick_0[2] | joystick_1[2] : btn_left | joystick_0[1] | joystick_1[1]; +wire m_right = ~status[2] ? btn_up | joystick_0[3] | joystick_1[3] : btn_right | joystick_0[0] | joystick_1[0]; +wire m_fire = btn_fire1 | joystick_0[4] | joystick_1[4]; + +reg btn_one_player = 0; +reg btn_two_players = 0; +reg btn_left = 0; +reg btn_right = 0; +reg btn_down = 0; +reg btn_up = 0; +reg btn_fire1 = 0; +reg btn_coin = 0; +wire key_pressed; +wire [7:0] key_code; +wire key_strobe; + +always @(posedge clock_24) begin + reg old_state; + if(key_strobe) begin + case(key_code) + 'h75: btn_up <= key_pressed; // up + 'h72: btn_down <= key_pressed; // down + 'h6B: btn_left <= key_pressed; // left + 'h74: btn_right <= key_pressed; // right + 'h76: btn_coin <= key_pressed; // ESC + 'h05: btn_one_player <= key_pressed; // F1 + 'h06: btn_two_players <= key_pressed; // F2 + 'h29: btn_fire1 <= key_pressed; // Space + endcase + end +end + + +endmodule diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_adec.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_adec.v new file mode 100644 index 00000000..338f4dd1 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_adec.v @@ -0,0 +1,322 @@ +//=============================================================================== +// +// Modified for Donkey Kong Junior by gaz68. +// +// FPGA DONKEY KONG ADDRESS DECODER +// +// Version : 4.00 +// +// Copyright(c) 2003 - 2004 Katsumi Degawa , All rights reserved +// +// Important ! +// +// This program is freeware for non-commercial use. +// An author does no guarantee about this program. +// You can use this under your own risk. +// +// 2004- 8-24 CPU_Wait was stopped. K.Degawa +// 2005- 2- 9 CPU_Wait was worked. because, Z80_ip was improved. K.Degawa +//================================================================================ + + +module dkongjr_adec( + +I_CLK12M, +I_CLK, +I_RESET_n, +I_AB, +I_DB, +I_MREQ_n, +I_RFSH_n, +I_RD_n, +I_WR_n, +I_VRAMBUSY_n, +I_VBLK_n, + +O_WAIT_n, +O_NMI_n, +O_ROM_CS_n, +O_RAM1_CS_n, +O_RAM2_CS_n, +O_RAM3_CS_n, +O_DMA_CS_n, +O_6A_G_n, +O_OBJ_RQ_n, +O_OBJ_RD_n, +O_OBJ_WR_n, +O_VRAM_RD_n, +O_VRAM_WR_n, +O_SW1_OE_n, +O_SW2_OE_n, +O_SW3_OE_n, +O_DIP_OE_n, +O_4H_Q, +O_5H_Q, +O_6H_Q, +O_3D_Q + +); + +input I_CLK12M; +input I_CLK; // H_CNT[1] 3.072MHz +input I_RESET_n; +input [15:0]I_AB; +input [3:0]I_DB; +input I_MREQ_n; +input I_RFSH_n; +input I_RD_n; +input I_WR_n; +input I_VRAMBUSY_n; +input I_VBLK_n; + +output O_ROM_CS_n; // 0000 H - 3FFF H (5E,5C,5B,5A) +output O_RAM1_CS_n; // 6000 H - 63FF H (3C,4C) +output O_RAM2_CS_n; // 6400 H - 67FF H (3B,4B) +output O_RAM3_CS_n; // 6800 H - 6BFF H (3A,4A) +output O_DMA_CS_n; // 7800 H - 783F H (DMA) +output O_6A_G_n; // 7000 H - 77FF H => Active +output O_OBJ_RQ_n; // 7000 H - 73FF H +output O_OBJ_RD_n; // 7000 H - 73FF H (R mode) +output O_OBJ_WR_n; // 7000 H - 73FF H (W mode) +output O_VRAM_RD_n; // 7400 H - 77FF H (R mode) +output O_VRAM_WR_n; // 7400 H - 77FF H (W mode) +output O_SW1_OE_n; // 7C00 H (R mode) +output O_SW2_OE_n; // 7C80 H (R mode) +output O_SW3_OE_n; // 7D00 H (R mode) +output O_DIP_OE_n; // 7D80 H (R mode) +output [1:0]O_4H_Q; // GFX (Characters) bank switch, sound +output [7:0]O_5H_Q; // FLIP, +output [7:0]O_6H_Q; // sound +output [4:0]O_3D_Q; // sound + +output O_WAIT_n; +output O_NMI_n; + + +wire [3:0]W_2A1_Q,W_2A2_Q; +wire [7:0]W_4D_Q,W_2B_Q,W_2C_Q,W_2D_Q; +wire [7:0]W_1B_Q,W_1C_Q; +reg [7:0]W_5H_Q; +reg [1:0]W_4H_Q; + +// CPU WAIT + +reg W_7F1_Qn; +reg W_7F2_Q; +assign O_WAIT_n = W_7F1_Qn; +//assign O_WAIT_n = 1'b1; + +always@(posedge I_CLK or negedge I_VBLK_n) +begin + if(I_VBLK_n == 1'b0) + W_7F1_Qn <= 1'b1; + else + W_7F1_Qn <= I_VRAMBUSY_n | W_2A2_Q[1]; +end + +always@(negedge I_CLK) +begin + W_7F2_Q <= W_7F1_Qn; +end + +// CPU NMI +wire W_VBLK = ~I_VBLK_n; +reg O_NMI_n; +always@(posedge W_VBLK or negedge W_5H_Q[4]) +begin + if(~W_5H_Q[4]) + O_NMI_n <= 1'b1; + else + O_NMI_n <= 1'b0; +end + +// ADDR DEC 0000H - 7FFFH + +logic_74xx138 U_4D( + +.I_G1(I_RFSH_n), +.I_G2a(I_AB[15]), +.I_G2b(I_AB[15]), +.I_Sel(I_AB[14:12]), +.O_Q(W_4D_Q) + +); + +assign O_ROM_CS_n = W_4D_Q[0]&W_4D_Q[1]&W_4D_Q[2]&W_4D_Q[3]&W_4D_Q[4]&W_4D_Q[5]; + +// ADDR DEC 7000H - 7FFFH + + +logic_74xx139 U_2A_1( + +.I_G(W_4D_Q[7]), +.I_Sel({1'b0,I_AB[11]}), +.O_Q(W_2A1_Q) + +); + +assign O_DMA_CS_n = W_2A1_Q[1]|I_AB[10]; +assign O_6A_G_n = W_2A1_Q[0]; + +logic_74xx139 U_2A_2( + +.I_G(W_4D_Q[7] | I_MREQ_n), +.I_Sel(I_AB[11:10]), +.O_Q(W_2A2_Q) + +); + +assign O_OBJ_RQ_n = W_2A2_Q[0]; + +// ADDR DEC 7000H - 7FFFH (R) +logic_74xx138 U_2B( + +.I_G1(1'b1), +.I_G2a(I_RD_n), +.I_G2b(I_MREQ_n), +.I_Sel({W_4D_Q[7],I_AB[11:10]}), +.O_Q(W_2B_Q) + +); + +assign O_OBJ_RD_n = W_2B_Q[0]; +assign O_VRAM_RD_n = W_2B_Q[1]; + +// ADDR DEC 7000H - 7FFFH (W) +logic_74xx138 U_2C( + +.I_G1(W_7F2_Q), +//.I_G1(1'b1), // No Wait +.I_G2a(I_WR_n), +.I_G2b(I_MREQ_n), +.I_Sel({W_4D_Q[7],I_AB[11:10]}), +.O_Q(W_2C_Q) + +); + +assign O_OBJ_WR_n = W_2C_Q[0]; +assign O_VRAM_WR_n = W_2C_Q[1]; + +// ADDR DEC 6000H - 6FFFH (W) +logic_74xx138 U_2D( + +.I_G1(1'b1), +.I_G2a(I_WR_n & I_RD_n), +.I_G2b(I_MREQ_n), +.I_Sel({W_4D_Q[6],I_AB[11:10]}), +.O_Q(W_2D_Q) + +); + +assign O_RAM1_CS_n = W_2D_Q[0]; +assign O_RAM2_CS_n = W_2D_Q[1]; +assign O_RAM3_CS_n = W_2D_Q[2]; + +// ADDR DEC 7C00H - 7FFFH (R) +logic_74xx138 U_1B( + +.I_G1(1'b1), +.I_G2a(I_RD_n), +.I_G2b(W_2A2_Q[3]), +.I_Sel(I_AB[9:7]), +.O_Q(W_1B_Q) + +); + +assign O_SW1_OE_n = W_1B_Q[0]; +assign O_SW2_OE_n = W_1B_Q[1]; +assign O_SW3_OE_n = W_1B_Q[2]; +assign O_DIP_OE_n = W_1B_Q[3]; + +// ADDR DEC 7C00H - 7FFFH (W) +logic_74xx138 U_1C( + +.I_G1(1'b1), +.I_G2a(I_WR_n), +.I_G2b(W_2A2_Q[3]), +.I_Sel(I_AB[9:7]), +.O_Q(W_1C_Q) + +); + +//--- Parts 5H --------- +always@(posedge I_CLK12M or negedge I_RESET_n) +begin + if(I_RESET_n == 1'b0) begin + W_5H_Q <= 0; + end + else begin + if(W_1C_Q[3] == 1'b0) begin + case(I_AB[2:0]) + 3'h0 : W_5H_Q[0] <= I_DB[0]; + 3'h1 : W_5H_Q[1] <= I_DB[0]; + 3'h2 : W_5H_Q[2] <= I_DB[0]; + 3'h3 : W_5H_Q[3] <= I_DB[0]; + 3'h4 : W_5H_Q[4] <= I_DB[0]; + 3'h5 : W_5H_Q[5] <= I_DB[0]; + 3'h6 : W_5H_Q[6] <= I_DB[0]; + 3'h7 : W_5H_Q[7] <= I_DB[0]; + endcase + end + end +end + +//--- Parts 6H --------- +reg [7:0]W_6H_Q; + +always@(posedge I_CLK12M or negedge I_RESET_n) +begin + if(I_RESET_n == 1'b0) begin + W_6H_Q <= 0; + end + else begin + if(W_1C_Q[2] == 1'b0) begin + case(I_AB[2:0]) + 3'h0 : W_6H_Q[0] <= I_DB[0]; + 3'h1 : W_6H_Q[1] <= I_DB[0]; + 3'h2 : W_6H_Q[2] <= I_DB[0]; + 3'h3 : W_6H_Q[3] <= I_DB[0]; + 3'h4 : W_6H_Q[4] <= I_DB[0]; + 3'h5 : W_6H_Q[5] <= I_DB[0]; + 3'h6 : W_6H_Q[6] <= I_DB[0]; + 3'h7 : W_6H_Q[7] <= I_DB[0]; + endcase + end + end +end + +//--- Parts 4H --------- + +always@(posedge I_CLK12M or negedge I_RESET_n) +begin + if(I_RESET_n == 1'b0) begin + W_4H_Q <= 0; + end + else begin + if(W_1C_Q[1] == 1'b0) begin + case(I_AB[0]) + 3'h0 : W_4H_Q[0] <= I_DB[0]; // VROM signal + 3'h1 : W_4H_Q[1] <= I_DB[0]; // SOUND 8035 PB6 + endcase + end + end +end + +// Parts 3D +reg [4:0]O_3D_Q; + +always@(posedge W_1C_Q[0] or negedge I_RESET_n) +begin + if(I_RESET_n == 1'b0) begin + O_3D_Q <= 0; + end + else begin + O_3D_Q <= I_DB; + end +end + +assign O_5H_Q = W_5H_Q; +assign O_6H_Q = W_6H_Q; +assign O_4H_Q = W_4H_Q; + +endmodule diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_bram.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_bram.v new file mode 100644 index 00000000..fda82397 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_bram.v @@ -0,0 +1,271 @@ + +module ram_1024_8_8 +( + input I_CLKA,I_CLKB, + input [9:0]I_ADDRA,I_ADDRB, + input [7:0]I_DA,I_DB, + input I_CEA,I_CEB, + input I_WEA,I_WEB, + output [7:0]O_DA,O_DB +); + +wire [7:0]W_DOA,W_DOB; +assign O_DA = I_CEA ? W_DOA : 8'h00; +assign O_DB = I_CEB ? W_DOB : 8'h00; + +dpram #(10,8) ram_1024_8_8 +( + .clock_a(I_CLKA), + .address_a(I_ADDRA), + .data_a(I_DA), + .enable_a(I_CEA), + .wren_a(I_WEA), + .q_a(W_DOA), + + .clock_b(I_CLKB), + .address_b(I_ADDRB), + .data_b(I_DB), + .enable_b(I_CEB), + .wren_b(I_WEB), + .q_b(W_DOB) +); + +endmodule + +///////////////////////////////////////////////////////////////////// + +module ram_1024_8 +( + input I_CLK, + input [9:0]I_ADDR, + input [7:0]I_D, + input I_CE, + input I_WE, + output [7:0]O_D +); + +wire [7:0]W_DO; +assign O_D = I_CE ? W_DO : 8'h00; + +dpram #(10,8) ram_1024_8 +( + .clock_a(I_CLK), + .address_a(I_ADDR), + .data_a(I_D), + .wren_a(I_WE), + .enable_a(I_CE), + .q_a(W_DO), + + .clock_b(I_CLK) +); + +endmodule + +///////////////////////////////////////////////////////////////////// + +module ram_2N +( + input I_CLK, + input [7:0]I_ADDR, + input [3:0]I_D, + input I_CE, + input I_WE, + output [3:0]O_D +); + +dpram #(8,4) ram_256_4 +( + .clock_a(I_CLK), + .address_a(I_ADDR), + .data_a(I_D), + .wren_a(I_WE), + .enable_a(I_CE), + .q_a(O_D), + + .clock_b(I_CLK) +); + +endmodule + +///////////////////////////////////////////////////////////////////// + +module ram_2EH7M +( + input I_CLKA,I_CLKB, + input [7:0]I_ADDRA, + input [5:0]I_ADDRB, + input [5:0]I_DA, + input [8:0]I_DB, + input I_CEA,I_CEB, + input I_WEA,I_WEB, + output [5:0]O_DA, + output [8:0]O_DB +); + +dpram #(8,6) ram_256_6 +( + .clock_a(I_CLKA), + .address_a(I_ADDRA), + .data_a(I_DA), + .enable_a(I_CEA), + .wren_a(I_WEA), + .q_a(O_DA), + + .clock_b(I_CLKA) +); + +dpram #(6,9) ram_64_9 +( + .clock_a(I_CLKB), + .address_a(I_ADDRB), + .data_a(I_DB), + .enable_a(I_CEB), + .wren_a(I_WEB), + .q_a(O_DB), + + .clock_b(I_CLKB) +); + +endmodule + +///////////////////////////////////////////////////////////////////// + +module ram_2EF +( + input I_CLKA,I_CLKB, + input [7:0]I_ADDRA,I_ADDRB, + input [7:0]I_DA,I_DB, + input I_CEA,I_CEB, + input I_WEA,I_WEB, + output [7:0]O_DA,O_DB +); + +dpram #(9,8) ram_512_8 +( + .clock_a(I_CLKA), + .address_a({1'b0,I_ADDRA}), + .data_a(I_DA), + .enable_a(I_CEA), + .wren_a(I_WEA), + .q_a(O_DA), + + .clock_b(I_CLKB), + .address_b({1'b1,I_ADDRB}), + .data_b(I_DB), + .enable_b(I_CEB), + .wren_b(I_WEB), + .q_b(O_DB) +); + +endmodule + +///////////////////////////////////////////////////////////////////// + +module double_scan +( + input I_CLKA,I_CLKB, + input [8:0]I_ADDRA,I_ADDRB, + input [7:0]I_DA,I_DB, + input I_CEA,I_CEB, + input I_WEA,I_WEB, + output [7:0]O_DA,O_DB +); + +dpram #(9,8) ram_512_8 +( + .clock_a(I_CLKA), + .address_a(I_ADDRA), + .data_a(I_DA), + .enable_a(I_CEA), + .wren_a(I_WEA), + .q_a(O_DA), + + .clock_b(I_CLKB), + .address_b(I_ADDRB), + .data_b(I_DB), + .enable_b(I_CEB), + .wren_b(I_WEB), + .q_b(O_DB) +); + +endmodule + +///////////////////////////////////////////////////////////////////// + +module ram_64_8 +( + input I_CLK, + input [5:0]I_ADDR, + input [7:0]I_D, + input I_CE, + input I_WE, + output [7:0]O_D +); + +dpram #(6,8) ram_64_8 +( + .clock_a(I_CLK), + .address_a(I_ADDR), + .data_a(I_D), + .wren_a(I_WE), + .enable_a(I_CE), + .q_a(O_D), + + .clock_b(I_CLK) +); + +endmodule + +///////////////////////////////////////////////////////////////////// + +module ram_2048_8 +( + input I_CLK, + input [10:0]I_ADDR, + input [7:0]I_D, + input I_CE, + input I_WE, + output [7:0]O_D +); + +dpram #(11,8) ram_2048_8 +( + .clock_a(I_CLK), + .address_a(I_ADDR), + .data_a(I_D), + .wren_a(I_WE), + .enable_a(I_CE), + .q_a(O_D), + + .clock_b(I_CLK) +); + +endmodule + +///////////////////////////////////////////////////////////////////// + +module ram_4096_8 +( + input I_CLK, + input [11:0]I_ADDR, + input [7:0]I_D, + input I_CE, + input I_WE, + output [7:0]O_D +); + + +dpram #(12,8) ram_4096_8 +( + .clock_a(I_CLK), + .address_a(I_ADDR), + .data_a(I_D), + .wren_a(I_WE), + .enable_a(I_CE), + .q_a(O_D), + + .clock_b(I_CLK) +); + +endmodule + diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_col_pal.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_col_pal.v new file mode 100644 index 00000000..a896d7fc --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_col_pal.v @@ -0,0 +1,69 @@ +//=============================================================================== +// FPGA DONKEY KONG COLOR_PALETE(XILINX EDITION) +// +// Version : 3.00 +// +// Copyright(c) 2003 - 2004 Katsumi Degawa , All rights reserved +// +// Important ! +// +// This program is freeware for non-commercial use. +// An author does no guarantee about this program. +// You can use this under your own risk. +// +// 2005- 2- 9 The description of the ROM was changed. +// Data on the ROM are initialized at the time of the start. +//================================================================================ + + + +module dkongjr_col_pal +( + input CLK_6M, + input CLK_12M, + input [5:0]I_VRAM_D, + input [5:0]I_OBJ_D, + input I_CMPBLKn, + input I_5H_Q6,I_5H_Q7, + + input [7:0]I_CNF_A, + input [7:0]I_CNF_D, + output [2:0]O_R, + output [2:0]O_G, + output [1:0]O_B +); + + +//------- PARTS 3ML ------------------------------------ +wire [5:0]W_3ML_Y = (~(I_OBJ_D[0]|I_OBJ_D[1])) ? I_VRAM_D: I_OBJ_D; + +//------- PARTS 1EF ------------------------------------ +wire [9:0]W_1EF_D = {I_5H_Q7,I_5H_Q6,W_3ML_Y[5:0],W_3ML_Y[0]|W_3ML_Y[1],I_CMPBLKn}; +reg [9:0]W_1EF_Q; +wire W_1EF_RST = I_CMPBLKn|W_1EF_Q[0]; + +always@(posedge CLK_6M or negedge W_1EF_RST) +begin + if(W_1EF_RST == 1'b0) W_1EF_Q <= 1'b0; + else W_1EF_Q <= W_1EF_D; +end + +//------- PARTS 2EF ------------------------------------ +wire [3:0]W_2E_DO,W_2F_DO; + +col1 rom2j( + .clk(CLK_12M), + .addr(W_1EF_Q[9:2]), + .data(W_2E_DO) +); + +col2 rom2k( + .clk(CLK_12M), + .addr(W_1EF_Q[9:2]), + .data(W_2F_DO) +); + + +assign {O_R, O_G, O_B} = {~W_2F_DO, ~W_2E_DO}; + +endmodule diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_dac.sv b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_dac.sv new file mode 100644 index 00000000..909bdb6d --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_dac.sv @@ -0,0 +1,121 @@ +//============================================================================ +// DAC Discharge Circuit +// +// Author: gaz68 (https://github.com/gaz68) +// October 2019 +// +// Simulation of capacitor discharge circuit to pin 14 input of DAC-08. +// Components R20, C32 and Q4 on schematics. +// Adds decay to some sounds and background tunes. +//============================================================================ + +module dkongjr_dac +( + input I_CLK, + input I_DECAY_EN, + input I_RESET_n, + input signed [15:0]I_SND_DAT, + output signed [15:0]O_SND_DAT +); + +// Exponential decay. Timing of decay steps calculated using: +// v = exp(-(t / (r * c))) +// Where: +// t = 1 / sample rate (48,000Hz) +// r = 10,000 (10KOhm) +// c = 0.00001 (10uf) +// for v scaled up to 8-bit values. +wire [14:0] exp_lut[0:255] = +'{ + 15'h000A, 15'h001D, 15'h0030, 15'h0043, 15'h0056, 15'h0069, 15'h007C, 15'h0090, + 15'h00A3, 15'h00B7, 15'h00CA, 15'h00DE, 15'h00F2, 15'h0106, 15'h011A, 15'h012E, + 15'h0142, 15'h0156, 15'h016A, 15'h017E, 15'h0193, 15'h01A7, 15'h01BC, 15'h01D1, + 15'h01E5, 15'h01FA, 15'h020F, 15'h0224, 15'h0239, 15'h024F, 15'h0264, 15'h0279, + 15'h028F, 15'h02A5, 15'h02BA, 15'h02D0, 15'h02E6, 15'h02FC, 15'h0312, 15'h0328, + 15'h033F, 15'h0355, 15'h036C, 15'h0382, 15'h0399, 15'h03B0, 15'h03C7, 15'h03DE, + 15'h03F5, 15'h040C, 15'h0424, 15'h043B, 15'h0453, 15'h046B, 15'h0483, 15'h049B, + 15'h04B3, 15'h04CB, 15'h04E3, 15'h04FC, 15'h0514, 15'h052D, 15'h0546, 15'h055F, + 15'h0578, 15'h0591, 15'h05AB, 15'h05C4, 15'h05DE, 15'h05F8, 15'h0612, 15'h062C, + 15'h0646, 15'h0661, 15'h067B, 15'h0696, 15'h06B1, 15'h06CC, 15'h06E7, 15'h0702, + 15'h071D, 15'h0739, 15'h0755, 15'h0771, 15'h078D, 15'h07A9, 15'h07C5, 15'h07E2, + 15'h07FF, 15'h081C, 15'h0839, 15'h0856, 15'h0873, 15'h0891, 15'h08AF, 15'h08CD, + 15'h08EB, 15'h0909, 15'h0928, 15'h0947, 15'h0966, 15'h0985, 15'h09A4, 15'h09C4, + 15'h09E4, 15'h0A04, 15'h0A24, 15'h0A44, 15'h0A65, 15'h0A86, 15'h0AA7, 15'h0AC8, + 15'h0AEA, 15'h0B0C, 15'h0B2E, 15'h0B50, 15'h0B72, 15'h0B95, 15'h0BB8, 15'h0BDC, + 15'h0BFF, 15'h0C23, 15'h0C47, 15'h0C6B, 15'h0C90, 15'h0CB5, 15'h0CDA, 15'h0D00, + 15'h0D25, 15'h0D4B, 15'h0D72, 15'h0D99, 15'h0DC0, 15'h0DE7, 15'h0E0F, 15'h0E37, + 15'h0E5F, 15'h0E88, 15'h0EB1, 15'h0EDA, 15'h0F04, 15'h0F2E, 15'h0F58, 15'h0F83, + 15'h0FAE, 15'h0FDA, 15'h1006, 15'h1033, 15'h105F, 15'h108D, 15'h10BA, 15'h10E9, + 15'h1117, 15'h1146, 15'h1176, 15'h11A6, 15'h11D6, 15'h1207, 15'h1239, 15'h126B, + 15'h129D, 15'h12D0, 15'h1304, 15'h1338, 15'h136D, 15'h13A2, 15'h13D8, 15'h140F, + 15'h1446, 15'h147E, 15'h14B6, 15'h14EF, 15'h1529, 15'h1564, 15'h159F, 15'h15DB, + 15'h1618, 15'h1655, 15'h1694, 15'h16D3, 15'h1713, 15'h1754, 15'h1795, 15'h17D8, + 15'h181C, 15'h1860, 15'h18A6, 15'h18EC, 15'h1934, 15'h197D, 15'h19C7, 15'h1A12, + 15'h1A5E, 15'h1AAB, 15'h1AFA, 15'h1B4A, 15'h1B9B, 15'h1BEE, 15'h1C42, 15'h1C98, + 15'h1CEF, 15'h1D48, 15'h1DA3, 15'h1DFF, 15'h1E5D, 15'h1EBD, 15'h1F1F, 15'h1F83, + 15'h1FE9, 15'h2052, 15'h20BC, 15'h2129, 15'h2199, 15'h220B, 15'h2280, 15'h22F8, + 15'h2373, 15'h23F2, 15'h2473, 15'h24F9, 15'h2582, 15'h260F, 15'h26A1, 15'h2737, + 15'h27D1, 15'h2871, 15'h2917, 15'h29C2, 15'h2A74, 15'h2B2D, 15'h2BED, 15'h2CB5, + 15'h2D86, 15'h2E60, 15'h2F45, 15'h3035, 15'h3131, 15'h323C, 15'h3356, 15'h3483, + 15'h35C3, 15'h371A, 15'h388B, 15'h3A1B, 15'h3BD0, 15'h3DB0, 15'h3FC6, 15'h421F, + 15'h44CE, 15'h47F0, 15'h4BB3, 15'h5069, 15'h56B8, 15'h604C, 15'h74E6, 15'h7FFF +}; + +parameter div = 512; // 24.576MHz/512 = 48KHz +reg [11:0]sample; +reg sample_pls; + +always@(posedge I_CLK or negedge I_RESET_n) +begin + if(! I_RESET_n) begin + sample <= 0; + sample_pls <= 0; + end else begin + sample <= (sample == div-1) ? 1'b0 : sample + 1'b1; + sample_pls <= (sample == div-1)? 1'b1 : 1'b0 ; + end +end + + +reg signed [8:0]expval; +reg [7:0]index; +reg [14:0]count; +reg signed [23:0]snd_out; + +always@(posedge I_CLK or negedge I_RESET_n) +begin + if(!I_RESET_n) begin + expval <= 9'sd255; + count <= 0; + index <= 0; + end + else begin + + if (sample_pls) begin + + if (I_DECAY_EN) begin + + count <= (count == 15'h7FF0) ? 15'h7FF0 : count + 1'b1; + + if (count == exp_lut[index]) begin + index <= (index == 8'd255) ? 8'd255 : index + 1'b1; + expval <= (expval == 0) ? 1'b0 : expval - 1'b1; + end + end + else begin + + expval <= (expval == 9'sd255) ? 9'sd255 : expval + 1'b1; + count <= 0; + index <= 0; + end + + snd_out <= I_SND_DAT * expval; + + end + end +end + +assign O_SND_DAT = snd_out[23:8]; + +endmodule + diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_dma.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_dma.v new file mode 100644 index 00000000..a40acf71 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_dma.v @@ -0,0 +1,74 @@ +//============================================================================ +// Sprite DMA. +// +// Author: gaz68 (https://github.com/gaz68) +// October 2019 +// +// Simplified sprite DMA. To Do: Implement full 8257 DMA controller. +//============================================================================ + +module dkongjr_dma +( + input I_CLK, + input I_RSTn, + input I_DMA_TRIG, + input [7:0]I_DMA_DS, + + output [9:0]O_DMA_AS, + output [9:0]O_DMA_AD, + output [7:0]O_DMA_DD, + output O_DMA_CES, + output O_DMA_CED +); + +parameter dma_cnt_end = 10'h17F; + +reg W_DMA_EN = 1'b0; +reg [10:0]W_DMA_CNT; +reg [7:0]W_DMA_DATA; +reg [9:0]DMA_ASr; +reg [9:0]DMA_ADr; +reg [7:0]DMA_DDr; +reg DMA_CESr, DMA_CEDr; + +always @(posedge I_CLK) +begin + reg old_trig; + + old_trig <= I_DMA_TRIG; + + if(~old_trig & I_DMA_TRIG) + begin + DMA_ASr <= 10'h100; + DMA_ADr <= 0; + W_DMA_CNT <= 0; + W_DMA_EN <= 1'b1; + DMA_CESr <= 1'b1; + DMA_CEDr <= 1'b1; + end + else if(W_DMA_EN == 1'b1) + begin + case(W_DMA_CNT[1:0]) + 1: DMA_DDr <= I_DMA_DS; + 2: DMA_ASr <= DMA_ASr + 1'd1; + 3: DMA_ADr <= DMA_ADr + 1'd1; + default:; + endcase + W_DMA_CNT <= W_DMA_CNT + 1'd1; + W_DMA_EN <= W_DMA_CNT==dma_cnt_end*4 ? 1'b0 : 1'b1; + end + else + begin + DMA_CESr <= 1'b0; + DMA_CEDr <= 1'b0; + end +end + +assign O_DMA_AS = DMA_ASr; +assign O_DMA_AD = DMA_ADr; +assign O_DMA_DD = DMA_DDr; +assign O_DMA_CES = DMA_CESr; +assign O_DMA_CED = DMA_CEDr; + + +endmodule diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_hv_count.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_hv_count.v new file mode 100644 index 00000000..53ea729b --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_hv_count.v @@ -0,0 +1,125 @@ +//=============================================================================== +// FPGA DONKEY KONG H&V COUNTER +// +// Version : 2.00 +// +// Copyright(c) 2003 - 2004 Katsumi Degawa , All rights reserved +// +// Important ! +// +// This program is freeware for non-commercial use. +// An author does no guarantee about this program. +// You can use this under your own risk. +// +// 2005- 2- 9 some changed. +//================================================================================ +//----------------------------------------------------------------------------------------- +// H_CNT[0],H_CNT[1],H_CNT[2],H_CNT[3],H_CNT[4],H_CNT[5],H_CNT[6],H_CNT[7],H_CNT[8],H_CNT[9] +// 1/2 H 1 H 2 H 4H 8H 16 H 32H 64 H 128 H 256 H +//----------------------------------------------------------------------------------------- +// V_CNT[0], V_CNT[1], V_CNT[2], V_CNT[3], V_CNT[4], V_CNT[5], V_CNT[6], V_CNT[7] +// 1 V 2 V 4 V 8 V 16 V 32 V 64 V 128 V +//----------------------------------------------------------------------------------------- +// VF_CNT[0],VF_CNT[1],VF_CNT[2],VF_CNT[3],VF_CNT[4],VF_CNT[5],VF_CNT[6],VF_CNT[7] +// 1 VF 2 VF 4 VF 8 VF 16 VF 32 VF 64 VF 128 VF + + +module dkongjr_hv_count( + +// input +I_CLK, +RST_n, +V_FLIP, +// output +O_CLK, +H_CNT, +V_CNT, +VF_CNT, +H_BLANKn, +V_BLANKn, +C_BLANKn, +H_SYNCn, +V_SYNCn + +); + +input I_CLK;// 24.576MHz +input RST_n; +input V_FLIP; + +output O_CLK; +output [9:0]H_CNT; +output [7:0]V_CNT; +output [7:0]VF_CNT; +output H_BLANKn; +output V_BLANKn; +output C_BLANKn; +output H_SYNCn; +output V_SYNCn; + +parameter H_count = 1536; +parameter H_BL_P = 511; +parameter H_BL_W = 767; +parameter V_CL_P = 576; +parameter V_CL_W = 640; + +parameter V_BL_P = 239; +parameter V_BL_W = 15; + +reg [10:0]H_CNT_r = 0; +always@(posedge I_CLK) +begin + H_CNT_r <= (H_CNT_r == H_count-1)? 0 : H_CNT_r+1 ; +end + +assign H_CNT[9:0] = H_CNT_r[10:1]; +assign O_CLK = H_CNT_r[0] ; + +reg V_CLK = 1'b0; +reg H_BLANK = 1'b0; +always@(posedge O_CLK) +begin + case(H_CNT[9:0]) + H_BL_P: H_BLANK <= 1; + V_CL_P: V_CLK <= 1; + H_BL_W: H_BLANK <= 0; + V_CL_W: V_CLK <= 0; + default:; + endcase +end + +assign H_SYNCn = ~V_CLK; +assign H_BLANKn = ~H_BLANK; + + +reg [8:0]V_CNT_r; +always@(posedge V_CLK or negedge RST_n) +begin + if(RST_n == 1'b0) + V_CNT_r <= 0 ; + else + V_CNT_r <= (V_CNT_r == 255)? 504 : V_CNT_r+1 ; +end + +reg V_BLANK; +always@(posedge V_CLK or negedge RST_n) +begin + if(RST_n == 1'b0)begin + V_BLANK <= 0 ; + end + else begin + case(V_CNT_r[8:0]) + V_BL_P: V_BLANK <= 1; + V_BL_W: V_BLANK <= 0; + default:; + endcase + end +end + +assign V_CNT[7:0] = V_CNT_r[7:0]; +assign V_SYNCn = ~V_CNT_r[8]; +assign V_BLANKn = ~V_BLANK; +assign C_BLANKn = ~(H_BLANK | V_BLANK); +assign VF_CNT[7:0]= V_CNT ^ {8{V_FLIP}}; + +endmodule diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_iir_filter.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_iir_filter.v new file mode 100644 index 00000000..81f95001 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_iir_filter.v @@ -0,0 +1,171 @@ +/*MIT License +Copyright (c) 2019 Gregory Hogan (Soltan_G42) +Permission is hereby granted, free of charge, to any person obtaining a copy +of this software and associated documentation files (the "Software"), to deal +in the Software without restriction, including without limitation the rights +to use, copy, modify, merge, publish, distribute, sublicense, and/or sell +copies of the Software, and to permit persons to whom the Software is +furnished to do so, subject to the following conditions: +The above copyright notice and this permission notice shall be included in all +copies or substantial portions of the Software. +THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR +IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, +FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE +AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER +LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, +OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE +SOFTWARE.*/ + +module iir_1st_order +#( + parameter COEFF_WIDTH = 18, + parameter COEFF_SCALE = 15, + parameter DATA_WIDTH = 8, + parameter COUNT_BITS = 11 +) +( + input clk, + input reset, + input [COUNT_BITS - 1 : 0] div, + input signed [COEFF_WIDTH - 1 : 0] A2, B1, B2, + input signed [DATA_WIDTH - 1 :0] in, + output signed [DATA_WIDTH - 1:0] out +); + + reg signed [DATA_WIDTH-1:0] x0,x1,y0; + reg signed [DATA_WIDTH + COEFF_WIDTH - 1 : 0] out32; + reg [COUNT_BITS - 1:0] count; + + // Usage: + // Design your 1st order iir low/high-pass with a tool that will give you the + // filter coefficients for the difference equation. Filter coefficients can + // be generated in Octave/matlab/scipy using a command similar to + // [B, A] = butter( 1, 3500/(106528/2), 'low') for a 3500 hz 1st order low-pass + // assuming 106528Hz sample rate. + // + // The Matlab output is: + // B = [0.093863 0.093863] + // A = [1.00000 -0.81227] + // + // Then scale coefficients by multiplying by 2^COEFF_SCALE and round to nearest integer + // + // B = [3076 3076] + // A = [32768 -26616] + // + // Discard A(1) because it is assumed 1.0 before scaling + // + // This leaves you with A2 = -26616 , B1 = 3076 , B2 = 3076 + // B1 + B2 - A2 should sum to 2^COEFF_SCALE = 32768 + // + // Sample frequency is "clk rate/div": for Genesis this is 53.69mhz/504 = 106528hz + // + // COEFF_WIDTH must be at least COEFF_SCALE+1 and must be large enough to + // handle temporary overflow during this computation: out32 <= (B1*x0 + B2*x1) - A2*y0 + + assign out = y0; + + always @ (*) begin + out32 <= (B1*x0 + B2*x1) - A2*y0; //Previous output is y0 not y1 + end + + always @ (posedge clk) begin + if(reset) begin + count <= 0; + x0 <= 0; + x1 <= 0; + y0 <= 0; + end + else begin + count <= count + 1'd1; + if (count == div - 1) begin + count <= 0; + y0 <= {out32[DATA_WIDTH + COEFF_WIDTH - 1] , out32[COEFF_SCALE + DATA_WIDTH - 2 : COEFF_SCALE]}; + x1 <= x0; + x0 <= in; + end + end + end + +endmodule //iir_1st_order + + + +module iir_2nd_order +#( + parameter COEFF_WIDTH = 18, + parameter COEFF_SCALE = 14, + parameter DATA_WIDTH = 16, + parameter COUNT_BITS = 10 +) +( + input clk, + input reset, + input [COUNT_BITS - 1 : 0] div, + input signed [COEFF_WIDTH - 1 : 0] A2, A3, B1, B2, B3, + input signed [DATA_WIDTH - 1 : 0] in, + output [DATA_WIDTH - 1 : 0] out +); + + reg signed [DATA_WIDTH-1 : 0] x0,x1,x2; + reg signed [DATA_WIDTH-1 : 0] y0,y1; + reg signed [(DATA_WIDTH + COEFF_WIDTH - 1) : 0] out32; + reg [COUNT_BITS : 0] count; + + + // Usage: + // Design your 1st order iir low/high-pass with a tool that will give you the + // filter coefficients for the difference equation. Filter coefficients can + // be generated in Octave/matlab/scipy using a command similar to + // [B, A] = butter( 2, 5000/(48000/2), 'low') for a 5000 hz 2nd order low-pass + // assuming 48000Hz sample rate. + // + // Output is: + // B = [ 0.072231 0.144462 0.072231] + // A = [1.00000 -1.10923 0.39815] + // + // Then scale coefficients by multiplying by 2^COEFF_SCALE and round to nearest integer + // Make sure your coefficients can be stored as a signed number with COEFF_WIDTH bits. + // + // B = [1183 2367 1183] + // A = [16384 -18174 6523] + // + // Discard A(1) because it is assumed 1.0 before scaling + // + // This leaves you with A2 = -18174 , A3 = 6523, B1 = 1183 , B2 = 2367 , B3 = 1183 + // B1 + B2 + B3 - A2 - A3 should sum to 2^COEFF_SCALE = 16384 + // + // Sample frequency is "clk rate/div" + // + // COEFF_WIDTH must be at least COEFF_SCALE+1 and must be large enough to + // handle temporary overflow during this computation: + // out32 <= (B1*x0 + B2*x1 + B3*x2) - (A2*y0 + A3*y1); + + assign out = y0; + + always @ (*) begin + out32 <= (B1*x0 + B2*x1 + B3*x2) - (A2*y0 + A3*y1); //Previous output is y0 not y1 + end + + always @ (posedge clk) begin + if(reset) begin + count <= 0; + x0 <= 0; + x1 <= 0; + x2 <= 0; + y0 <= 0; + y1 <= 0; + end + else begin + count <= count + 1'd1; + if (count == div - 1) begin + count <= 0; + y1 <= y0; + y0 <= {out32[DATA_WIDTH + COEFF_WIDTH - 1] , out32[(DATA_WIDTH + COEFF_SCALE - 2) : COEFF_SCALE]}; + x2 <= x1; + x1 <= x0; + x0 <= in; + end + end + end + +endmodule //iir_2nd_order \ No newline at end of file diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_inport.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_inport.v new file mode 100644 index 00000000..63203789 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_inport.v @@ -0,0 +1,76 @@ +//=============================================================================== +// +// Modified for Donkey Kong Junior by gaz68. +// +// FPGA DONKEY KONG INPORT +// +// Version : 1.00 +// +// Copyright(c) 2003 - 2004 Katsumi Degawa , All rights reserved +// +// Important ! +// +// This program is freeware for non-commercial use. +// An author does no guarantee about this program. +// You can use this under your own risk. +// +//================================================================================ + + + +module dkongjr_inport( + +// input +I_SW1, +I_SW2, +I_SW3, +I_DIP, +// enable +I_SW1_OE_n, +I_SW2_OE_n, +I_SW3_OE_n, +I_DIP_OE_n, +// output +O_D + +); + +// B0 B1 B2 B3 B4 B5 B6 B7 +//----------------------------------------------------------------------------------- +//7C00(R) sw1(MAIN) RIGHT LEFT UP DOWN JUMP +//7C80(R) sw2(SUB) RIGHT LEFT UP DOWN JUMP +//7D00(R) sw3( ) 1P 2P COIN +//7D80(R) DIP +// JUMPMAN 3 0 0 +// 4 1 0 +// 5 0 1 +// 6 1 1 +// BONUS 10000 0 0 +// 15000 1 0 +// 20000 0 1 +// 25000 1 1 +// COIN 1/1 0 0 0 +// 1/2 0 1 0 +// 1/3 0 0 1 +// 1/4 0 1 1 +// 2/1 1 0 0 +// 3/1 1 1 0 +// 4/1 1 0 1 +// 5/1 1 1 1 +// Table 0 +// Upright 1 +// +input [7:0]I_SW1,I_SW2,I_SW3,I_DIP; +input I_SW1_OE_n,I_SW2_OE_n,I_SW3_OE_n,I_DIP_OE_n; // Active LOW +output [7:0]O_D; + +wire [7:0]W_SW1 = I_SW1_OE_n ? 8'h00: ~I_SW1; +wire [7:0]W_SW2 = I_SW2_OE_n ? 8'h00: !I_DIP[7] ? ~I_SW2 : ~I_SW1; +wire [7:0]W_SW3 = I_SW3_OE_n ? 8'h00: ~I_SW3; +wire [7:0]W_DIP = I_DIP_OE_n ? 8'h00: I_DIP; + + +assign O_D = W_SW1 | W_SW2 | W_SW3 | W_DIP; + + +endmodule \ No newline at end of file diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_logic.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_logic.v new file mode 100644 index 00000000..4994ef8e --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_logic.v @@ -0,0 +1,128 @@ +//=============================================================================== +// FPGA DONKEY KONG used LOGIC IP +// +// Version : 1.00 +// +// Copyright(c) 2003 - 2004 Katsumi Degawa , All rights reserved +// +// Important ! +// +// This program is freeware for non-commercial use. +// An author does no guarantee about this program. +// You can use this under your own risk. +// +//================================================================================ + +//================================================ +// 74xx109 +// JK FLIP-FLOPS with PRESET & RST +// PRESET NO USE +//================================================ + +module logic_74xx109( + +CLK, +RST, +I_J, +I_K, +O_Q + +); + +input CLK,RST; +input I_J,I_K; +output O_Q; + +reg Q; + +assign O_Q = Q; + +always@(posedge CLK or negedge RST) +begin + if(RST == 1'b0) Q <= 1'b0; + else begin + case({I_J,I_K}) + 2'b00: Q <= 1'b0; + 2'b01: Q <= Q; + 2'b10: Q <= ~Q; + 2'b11: Q <= 1'b1; + endcase + end +end + +endmodule + +//================================================ +// 74xx138 +// 3-to-8 line decoder +//================================================ + +module logic_74xx138( + +I_G1, +I_G2a, +I_G2b, +I_Sel, +O_Q + +); + +input I_G1,I_G2a,I_G2b; +input [2:0]I_Sel; +output [7:0]O_Q; + +reg [7:0]O_Q; +wire [2:0]I_G = {I_G1,I_G2a,I_G2b}; +always@(I_G or I_Sel or O_Q) +begin + if(I_G == 3'b100 )begin + case(I_Sel) + 3'b000: O_Q = 8'b11111110; + 3'b001: O_Q = 8'b11111101; + 3'b010: O_Q = 8'b11111011; + 3'b011: O_Q = 8'b11110111; + 3'b100: O_Q = 8'b11101111; + 3'b101: O_Q = 8'b11011111; + 3'b110: O_Q = 8'b10111111; + 3'b111: O_Q = 8'b01111111; + endcase + end + else begin + O_Q = 8'b11111111; + end +end +endmodule + +//================================================ +// 74xx139 +// 2-to-4 line decoder +//================================================ + +module logic_74xx139( + +I_G, +I_Sel, +O_Q + +); + +input I_G; +input [1:0]I_Sel; +output [3:0]O_Q; + +reg [3:0]O_Q; +always@(I_G or I_Sel or O_Q) +begin + if(I_G == 1'b0 )begin + case(I_Sel) + 2'b00: O_Q = 4'b1110; + 2'b01: O_Q = 4'b1101; + 2'b10: O_Q = 4'b1011; + 2'b11: O_Q = 4'b0111; + endcase + end + else begin + O_Q = 4'b1111; + end +end +endmodule \ No newline at end of file diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_obj.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_obj.v new file mode 100644 index 00000000..865188ba --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_obj.v @@ -0,0 +1,377 @@ +//=============================================================================== +// FPGA DONKEY KONG OBJ +// +// Version : 4.00 +// +// Copyright(c) 2003 - 2004 Katsumi Degawa , All rights reserved +// +// Important ! +// +// This program is freeware for non-commercial use. +// An author does no guarantee about this program. +// You can use this under your own risk. +// +// 2004 -8-24 OBJ ROM REMOVED K.Degawa +// 2005- 2- 9 The description of the ROM was changed. +// Data on the ROM are initialized at the time of the start. +//================================================================================ + +//----------------------------------------------------------------------------------------- +// H_CNT[0],H_CNT[1],H_CNT[2],H_CNT[3],H_CNT[4],H_CNT[5],H_CNT[6],H_CNT[7],H_CNT[8],H_CNT[9] +// 1/2 H 1 H 2 H 4H 8H 16 H 32H 64 H 128 H 256 H +//----------------------------------------------------------------------------------------- +// V_CNT[0], V_CNT[1], V_CNT[2], V_CNT[3], V_CNT[4], V_CNT[5], V_CNT[6], V_CNT[7] +// 1 V 2 V 4 V 8 V 16 V 32 V 64 V 128 V +//----------------------------------------------------------------------------------------- +// VF_CNT[0],VF_CNT[1],VF_CNT[2],VF_CNT[3],VF_CNT[4],VF_CNT[5],VF_CNT[6],VF_CNT[7] +// 1 VF 2 VF 4 VF 8 VF 16 VF 32 VF 64 VF 128 VF +//----------------------------------------------------------------------------------------- + + + +module dkongjr_obj( + +CLK_24M, +CLK_12M, +I_AB, +I_DB, +I_OBJ_D, +I_OBJ_WRn, +I_OBJ_RDn, +I_OBJ_RQn, +I_2PSL, +I_FLIPn, +I_H_CNT, +I_VF_CNT, +I_CMPBLKn, +//I_OBJ_D1, +//I_OBJ_D2, +//I_OBJ_D3, +//I_OBJ_D4, +//O_OBJ_AB, +//---- Debug --------- +//-------------------- +O_DB, +O_OBJ_DO, +O_FLIP_VRAM, +O_FLIP_HV, +O_L_CMPBLKn + +); + +input CLK_24M; +input CLK_12M; +input [9:0]I_AB; +input [7:0]I_DB; +input [7:0]I_OBJ_D; +input I_OBJ_WRn; +input I_OBJ_RDn; +input I_OBJ_RQn; +input I_2PSL; +input I_FLIPn; +input I_CMPBLKn; +input [9:0]I_H_CNT; +input [7:0]I_VF_CNT; +output [7:0]O_DB; +output [5:0]O_OBJ_DO; +output O_FLIP_VRAM; +output O_FLIP_HV; +output O_L_CMPBLKn; +//output [11:0]O_OBJ_AB; +//input [7:0]I_OBJ_D1,I_OBJ_D2,I_OBJ_D3,I_OBJ_D4; +//---- Debug --------- +//-------------------- + +wire W_5F1_G = ~(I_H_CNT[0]&I_H_CNT[1]&I_H_CNT[2]&I_H_CNT[3]); +reg W_5B; +always@(negedge CLK_24M) W_5B <= ~(I_H_CNT[0]&I_H_CNT[1]&I_H_CNT[2]&I_H_CNT[3]); + +wire [3:0]W_5F1_Q; +wire [3:0]W_5F2_QB; + +logic_74xx139 U_5F1( + +.I_G(W_5F1_G), +.I_Sel({~I_H_CNT[9],I_H_CNT[3]}), +.O_Q(W_5F1_Q) + +); + +logic_74xx139 U_5F2( + +.I_G(1'b0), +.I_Sel({I_H_CNT[3],I_H_CNT[2]}), +.O_Q(W_5F2_QB) + +); + +reg [3:0]W_5F2_Q; +always@(negedge CLK_24M) W_5F2_Q <= W_5F2_QB; + +//---------- FLIP ---------------------------------------------------- +wire W_FLIP_1 = ~I_FLIPn; // INV +wire W_FLIP_2 = W_FLIP_1 ^ 1'b1; // INV => XOR +wire W_FLIP_3 = ~W_FLIP_2; // INV => XOR => INV +wire W_FLIP_4 = W_FLIP_3 | W_5F2_Q[0]; +wire W_FLIP_5 = ~W_FLIP_4; + +assign O_FLIP_VRAM = W_FLIP_1; +assign O_FLIP_HV = W_FLIP_3; + +//------- DB CONTROL ------------------------------------------------ +wire [7:0]WI_DB = I_OBJ_WRn ? 8'h00: I_DB; +wire [7:0]WO_DB; + +//assign O_DB = I_OBJ_RDn ? 8'h00: WO_DB; + +//------- AB CONTROL ------------------------------------------------ +wire W_AB_SEL = I_OBJ_WRn & I_OBJ_RDn & I_OBJ_RQn; +wire [9:0]W_obj_AB = W_AB_SEL ? {I_2PSL,I_H_CNT[8:0]} : I_AB ; +wire W_obj_CS = W_AB_SEL ? 1'b0 : I_OBJ_WRn & I_OBJ_RDn; + +//------- VFC_CNT[7:0] ------------------------------------------------ +reg [7:0]W_VFC_CNT; +always@(negedge I_H_CNT[9]) W_VFC_CNT <= I_VF_CNT; + +//------ PARTS 6N +reg [7:0]W_6N_Q; +always@(negedge CLK_12M) W_6N_Q <= I_OBJ_D; + +wire [7:0]W_78R_A = W_6N_Q; +wire [7:0]W_78R_B = {4'b1111,I_FLIPn,W_FLIP_1,W_FLIP_1,1'b1}; + +wire [8:0]W_78R_Q = W_78R_A + W_78R_B + 8'b00000001; + +wire [7:0]W_78P_A = W_78R_Q[7:0]; +wire [7:0]W_78P_B = I_VF_CNT[7:0]; + +wire [8:0]W_78P_Q = W_78P_A + W_78P_B; + +reg W_7H; +always@(posedge CLK_12M) W_7H <= ~(W_78P_Q[7]&W_78P_Q[6]&W_78P_Q[5]&W_78P_Q[4]); + +reg [7:0]W_5L_Q; +reg CLK_4L; +always@(negedge CLK_24M) CLK_4L = ~(I_H_CNT[0]&(~I_H_CNT[1])); + +wire W_6L = ~(W_5L_Q[6]|W_5L_Q[7]); +wire W_3P = ~(I_H_CNT[2]&I_H_CNT[3]&I_H_CNT[4]&I_H_CNT[5]&I_H_CNT[6]&I_H_CNT[7]&I_H_CNT[8] & W_6L); + +//-- U_4L --------------- + +reg W_4L_Q; +wire RST_4L = ~I_H_CNT[9]; +always@(posedge CLK_4L or negedge RST_4L) +begin + if(RST_4L == 0) W_4L_Q <= 1'b0; + else W_4L_Q <= ~(W_7H&W_3P); +end + +wire CLK_5L = ~(CLK_12M&(~I_H_CNT[9])&W_4L_Q&W_6L); + +wire W_5L_RST = ~I_H_CNT[9]; +always@(posedge CLK_5L or negedge W_5L_RST) +begin + if(W_5L_RST == 1'b0) W_5L_Q <= 0; + else W_5L_Q <= W_5L_Q +1; +end + +//------ PARTS 6M ---------------------------------------------- +reg [7:0]W_6M_Q; +always@(negedge CLK_12M) W_6M_Q <= W_6N_Q; +//---------------------------------------------------------------- +wire [5:0]W_RAM_7M_AB = ~I_H_CNT[9] ? W_5L_Q[5:0]:I_H_CNT[7:2]; +wire [8:0]W_RAM_7M_DIB = {W_6M_Q[7:0],W_3P}; +wire [8:0]W_RAM_7M_DOB; +wire [8:0]W_RAM_7M_DOBn = W_RAM_7M_DOB[8:0]; + +reg [7:0]W_HD; +always@(negedge CLK_24M) W_HD <= W_RAM_7M_DOBn[8:1]; + +wire [7:0]W_78K_A = W_RAM_7M_DOBn[8:1]; +wire [7:0]W_78K_B = {4'b1111,W_FLIP_5,W_FLIP_4,W_FLIP_4,1'b1}; + +wire [8:0]W_78K_Q = W_78K_A + W_78K_B + 8'b00000001; + +wire [7:0]W_78J_A = W_78K_Q[7:0]; +wire [7:0]W_78J_B = W_VFC_CNT[7:0]; + +wire [8:0]W_78J_Q = W_78J_A + W_78J_B; +wire [7:0]W_8H_D = W_78J_Q[7:0]; + +reg [7:0]W_8H_Q; +always@(posedge W_5F2_Q[0]) W_8H_Q <= W_8H_D; + +reg [7:0]W_6J_Q; +always@(posedge W_5F2_Q[2]) W_6J_Q <= W_HD[7:0]; + +wire [7:0]W_6K_D = {W_6J_Q[7],I_CMPBLKn,~I_H_CNT[9], + ~(I_H_CNT[9]|W_FLIP_2),W_6J_Q[3:0]}; + +reg [7:0]W_6K_Q; +always@(posedge CLK_12M) +begin + if(W_5B == 1'b0) W_6K_Q <= W_6K_D; + else W_6K_Q <= W_6K_Q; +end + +assign O_L_CMPBLKn = W_6K_Q[6]; + +wire W_8N_Q; + +logic_74xx109 U_8N( + +.CLK(W_5F2_Q[0]), +.RST(I_H_CNT[9]), +.I_J(~W_RAM_7M_DOBn[0]), +.I_K(1'b1), +.O_Q(W_8N_Q) + +); + +wire W_6F = ~(W_8H_Q[4]&W_8H_Q[5]&W_8H_Q[6]&W_8H_Q[7]); +wire W_5J = W_8N_Q|W_6F; +wire W_6L1 = ~(W_5J|W_5B); + +//------ PARTS 6H ---------------------------------------------- +wire W_6H_G = ~W_5F2_Q[1]; +reg [7:0]W_6H_Q; +always@(W_6H_G or W_HD[7:0]) +begin + if(W_6H_G) W_6H_Q <= W_HD[7:0]; + //else + // W_6H_Q <= W_6H_Q; +end + +//---------------------------------------------------------------- +wire [3:0]W_8B_A,W_8B_B,W_8B_Y; +wire W_8C_Qa,W_8D_Qh; +wire W_8E_Qa,W_8F_Qh; + +//------ PARTS 8CD ---------------------------------------------- +wire [1:0]C_8CD = W_8B_Y[1:0]; +wire [15:0]I_8CD = {W_OBJ_DO_7C,W_OBJ_DO_7D}; +reg [15:0]reg_8CD; + +assign W_8C_Qa = reg_8CD[15]; +assign W_8D_Qh = reg_8CD[0]; +always@(posedge CLK_12M) +begin + case(C_8CD) + 2'b00: reg_8CD <= reg_8CD; + 2'b10: reg_8CD <= {reg_8CD[14:0],1'b0}; + 2'b01: reg_8CD <= {1'b0,reg_8CD[15:1]}; + 2'b11: reg_8CD <= I_8CD; + endcase +end + +//------ PARTS 8EF ---------------------------------------------- +wire [1:0]C_8EF = W_8B_Y[1:0]; +wire [15:0]I_8EF = {W_OBJ_DO_7E,W_OBJ_DO_7F}; +reg [15:0]reg_8EF; + +assign W_8E_Qa = reg_8EF[15]; +assign W_8F_Qh = reg_8EF[0]; +always@(posedge CLK_12M) +begin + case(C_8EF) + 2'b00: reg_8EF <= reg_8EF; + 2'b10: reg_8EF <= {reg_8EF[14:0],1'b0}; + 2'b01: reg_8EF <= {1'b0,reg_8EF[15:1]}; + 2'b11: reg_8EF <= I_8EF; + endcase +end + +//------ PARTS 8B ---------------------------------------------- +assign W_8B_A = {W_8C_Qa,W_8E_Qa,1'b1,W_6L1}; +assign W_8B_B = {W_8D_Qh,W_8F_Qh,W_6L1,1'b1}; + +assign W_8B_Y = W_6K_Q[7] ? W_8B_B:W_8B_A; + +//------ PRATS 3E & 4E ----------------------------------------- +reg CLK_3E; +always@(negedge CLK_24M) + CLK_3E <= ~(~(I_H_CNT[0]&W_6K_Q[5])& CLK_12M); + +wire [7:0]W_3E_LD_DI = W_78K_Q[7:0]; + +wire W_3E_RST = W_5F1_Q[3]|W_6K_Q[5]; +wire W_3E_LD = W_5F1_Q[1]; +reg [7:0]W_3E_Q; +always@(posedge CLK_3E) +begin + if(W_3E_LD == 1'b0) + W_3E_Q <= W_3E_LD_DI; + else begin + if(W_3E_RST == 1'b0) + W_3E_Q <= 0 ; + else + W_3E_Q <= W_3E_Q +1; + end +end + +wire [5:0]W_RAM_2EH_DO; +wire [5:0]W_3J_B = {W_6K_Q[3:0],W_8B_Y[2],W_8B_Y[3]}; + +wire [5:0]W_RAM_2EH_DI = W_6K_Q[5] ? 8'h00 :(W_8B_Y[2]|W_8B_Y[3])? W_3J_B: W_RAM_2EH_DO; + +wire [7:0]W_RAM_2EH_AB = W_3E_Q[7:0]^{8{W_6K_Q[4]}}; + +ram_2EH7M U_2EH_7M( +// 256_6 +.I_CLKA(CLK_24M), +.I_ADDRA(W_RAM_2EH_AB), +.I_DA(W_RAM_2EH_DI), +.I_CEA(1'b1), +.I_WEA(~CLK_3E), +.O_DA(W_RAM_2EH_DO), +// 64_9 +.I_CLKB(~CLK_24M), +.I_ADDRB(W_RAM_7M_AB), +.I_DB(W_RAM_7M_DIB), +.I_CEB(1'b1), +.I_WEB(~CLK_5L), +.O_DB(W_RAM_7M_DOB) + +); + +//------ PARTS 3K ---------------------------------------------- +reg [5:0]O_OBJ_DO; +always@(posedge CLK_24M) +begin + if(~CLK_12M) + O_OBJ_DO <= W_RAM_2EH_DO; + else + O_OBJ_DO <= O_OBJ_DO ; +end + +wire [10:0]W_ROM_OBJ_AB = {W_6H_Q[6:0],W_8H_Q[3:0]^{W_6H_Q[7],W_6H_Q[7],W_6H_Q[7],W_6H_Q[7]}}; + +wire [7:0]W_OBJ_DO_7C,W_OBJ_DO_7D,W_OBJ_DO_7E,W_OBJ_DO_7F; +obj1 obj1 ( + .clk(CLK_12M), + .addr(W_ROM_OBJ_AB), + .data(W_OBJ_DO_7C) + ); + +obj2 obj2 ( + .clk(CLK_12M), + .addr(W_ROM_OBJ_AB), + .data(W_OBJ_DO_7D) + ); + +obj3 obj3 ( + .clk(CLK_12M), + .addr(W_ROM_OBJ_AB), + .data(W_OBJ_DO_7E) + ); + +obj4 obj4 ( + .clk(CLK_12M), + .addr(W_ROM_OBJ_AB), + .data(W_OBJ_DO_7F) + ); + +endmodule + + diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_rom.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_rom.v new file mode 100644 index 00000000..007bb94b --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_rom.v @@ -0,0 +1,123 @@ +//============================================================================ +// ROMS + Sound samples for analogur sounds. +// +// Author: gaz68 (https://github.com/gaz68) +// October 2019 +// +//============================================================================ +// +// Contents of A.DKONGJR.ROM file: +// +// 0x00000 - 0x01FFF 5B PROGRAM ROM (8KB) +// 0x02000 - 0x03FFF 5C PROGRAM ROM (8KB) +// 0x04000 - 0x05FFF 5E PROGRAM ROM (8KB) +// 0x06000 - 0x06FFF 3P GFX ROM (4KB) +// 0x07000 - 0x07FFF 3N GFX ROM (4KB) +// 0x08000 - 0x09FFF 5B PROGRAM ROM REPEAT (8KB) +// 0x0A000 - 0x0A7FF 7C GFX ROM (2KB) +// 0x0A800 - 0x0AFFF 7C GFX ROM REPEAT (2KB) +// 0x0B000 - 0x0B7FF 7D GFX ROM (2KB) +// 0x0B800 - 0x0BFFF 7D GFX ROM REPEAT (2KB) +// 0x0C000 - 0x0C7FF 7E GFX ROM (2KB) +// 0x0C800 - 0x0CFFF 7E GFX ROM REPEAT (2KB) +// 0x0D000 - 0x0D7FF 7F GFX ROM (2KB) +// 0x0D800 - 0x0DFFF 7F GFX ROM REPEAT (2KB) +// 0x0E000 - 0x0EFFF 3H SOUND ROM (4KB) +// 0x0F000 - 0x0F0FF 2E PROM (256B) +// 0x0F100 - 0x0F1FF 2F PROM (256B) +// 0x0F200 - 0x0F2FF 2N PROM (256B) +// 0x0F300 - 0x0FFFF EMPTY +//-------------------------------------------- +// 0x10000 - 0x10FFF WALK SOUND SAMPLE 0 (4KB) +// 0x11000 - 0x11FFF WALK SOUND SAMPLE 1 (4KB) +// 0x12000 - 0x12FFF WALK SOUND SAMPLE 2 (4KB) +// 0x13000 - 0x13FFF CLIMB SOUND SAMPLE 0 (4KB) +// 0x14000 - 0x14FFF CLIMB SOUND SAMPLE 1 (4KB) +// 0x15000 - 0x15FFF CLIMB SOUND SAMPLE 2 (4KB) +// 0x16000 - 0x19FFF JUMP SOUND SAMPLE (16KB) +// 0x1A000 - 0x1DFFF LAND SOUND SAMPLE (16KB) +// 0x1E000 - 0x27FFF FALL SOUND SAMPLE (40KB) + +module dkongjr_rom +( + input I_CLKA,I_CLKB, + input [17:0]I_ADDRA, + input [16:0]I_ADDRB, + input [15:0]I_ADDRC, + input [7:0]I_DA, + input I_WEA, + output [7:0]O_DB, + output [15:0]O_DC +); + +reg [16:0] W_ADDRB; + +// Program ROM address translation (0x0000 - 0x5FFF). +// Program ROMs are addressed as follows: +// 0x0000 - 0x0FFF ROM 5B [0x0000 - 0x0FFF] (4KB) +// 0x1000 - 0x17FF ROM 5C [0x1000 - 0x17FF] (2KB) +// 0x1800 - 0x1FFF ROM 5E [0x1800 - 0x1FFF] (2KB) +// 0x2000 - 0x27FF ROM 5C [0x0000 - 0x07FF] (2KB) +// 0x2800 - 0x2FFF ROM 5E [0x0800 - 0x0FFF] (2KB) +// 0x3000 - 0x3FFF ROM 5B [0x1000 - 0x1FFF] (4KB) +// 0x4000 - 0x47FF ROM 5E [0x0000 - 0x07FF] (2KB) +// 0x4800 - 0x4FFF ROM 5C [0x0800 - 0x0FFF] (2KB) +// 0x5000 - 0x57FF ROM 5E [0x1000 - 0x17FF] (2KB) +// 0x5800 - 0x5FFF ROM 5C [0x1800 - 0x1FFF] (2KB) + +always @(*) begin + case(I_ADDRB[16:11]) + 6'h02: W_ADDRB = {6'h06,I_ADDRB[10:0]}; // 0x1000-0x17FF -> 0x3000-0x37FF in ROM file + 6'h03: W_ADDRB = {6'h0B,I_ADDRB[10:0]}; // 0x1800-0x1FFF -> 0x5800-0x5FFF in ROM file + 6'h05: W_ADDRB = {6'h09,I_ADDRB[10:0]}; // 0x2800-0x2FFF -> 0x4800-0x4FFF in ROM file + 6'h06: W_ADDRB = {6'h02,I_ADDRB[10:0]}; // 0x3000-0x37FF -> 0x1000-0x17FF in ROM file + 6'h07: W_ADDRB = {6'h03,I_ADDRB[10:0]}; // 0x3800-0x3FFF -> 0x1800-0x1FFF in ROM file + 6'h09: W_ADDRB = {6'h05,I_ADDRB[10:0]}; // 0x4800-0x4FFF -> 0x2800-0x2FFF in ROM file + 6'h0B: W_ADDRB = {6'h07,I_ADDRB[10:0]}; // 0x5800-0x5FFF -> 0x3800-0x3FFF in ROM file + default: W_ADDRB = I_ADDRB; + endcase +end + +dpram #(16) roms +( + .clock_a(I_CLKA), + .wren_a(I_WEA && (I_ADDRA[17:16] == 2'b0)), + .address_a(I_ADDRA[15:0]), + .data_a(I_DA), + + .clock_b(I_CLKB), + .address_b(W_ADDRB), + .q_b(O_DB) +); + +// Write 8-bit download stream to wave ROM as 16-bit words. +reg [15:0]WAV_ADDR = 0; +reg [7:0]DA_L = 0; +reg [15:0]DA16 = 0; + +always @(posedge I_CLKA) begin + + if (I_ADDRA[17:16] > 0) begin + if (I_ADDRA[0] == 1'b0) begin + DA_L <= I_DA; + end else begin + DA16 <= {I_DA, DA_L}; + WAV_ADDR <= I_ADDRA[17:1] - 17'h08000; + end + end +end + +// 16-bit sound samples for analogue sounds. +dpram #(16, 16) wav_rom +( + .clock_a(I_CLKA), + .wren_a(I_WEA), + .address_a(WAV_ADDR), + .data_a(DA16), + + .clock_b(I_CLKB), + .address_b(I_ADDRC), + .q_b(O_DC) +); + +endmodule diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_sound.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_sound.v new file mode 100644 index 00000000..4c4d6fff --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_sound.v @@ -0,0 +1,115 @@ +//=============================================================================== +// +// Modified for Donkey Kong Junior by gaz68. +// +// FPGA DONKEY KONG SOUND_I/F +// +// Version : 4.00 +// +// Copyright(c) 2003 - 2004 Katsumi Degawa , All rights reserved +// +// Important ! +// +// This program is freeware for non-commercial use. +// An author does no guarantee about this program. +// You can use this under your own risk. +// +// 2004- 9- 2 T48-IP(beta3) was include. K.Degawa +// 2004- 9-14 T48-IP was changed to beta4. K.Degawa +// 2005- 2- 9 The description of the ROM was changed. +// Data on the ROM are initialized at the time of the start. +//================================================================================ + +module dkongjr_sound( + +I_CLK1, +I_CLK2, +I_RST, +I8035_DBI, +I8035_DBO, +I8035_PAI, +I8035_PBI, +I8035_PBO, +I8035_ALE, +I8035_RDn, +I8035_PSENn, +I8035_RSTn, +I8035_INTn, +I8035_T0, +I8035_T1, +I_SOUND_DAT, +I_SOUND_CNT, +O_SOUND_DAT +); + +input I_CLK1,I_CLK2; +input I_RST; + +input [7:0]I8035_DBI; +output [7:0]I8035_DBO; +input [7:0]I8035_PAI; +input [7:0]I8035_PBI; +output [7:0]I8035_PBO; +input I8035_ALE; +input I8035_RDn; +input I8035_PSENn; + +input [4:0]I_SOUND_DAT; +input [5:0]I_SOUND_CNT; + +output I8035_INTn; +output I8035_T0; +output I8035_T1; +output I8035_RSTn; + +output [7:0]O_SOUND_DAT; + +assign I8035_PBO[6] = ~I_SOUND_CNT[5]; +assign I8035_PBO[4] = ~I_SOUND_CNT[4]; +assign I8035_T0 = ~I_SOUND_CNT[3]; +assign I8035_T1 = ~I_SOUND_CNT[2]; +assign I8035_PBO[5] = ~I_SOUND_CNT[1]; +assign I8035_INTn = ~I_SOUND_CNT[0]; +assign I8035_RSTn = I_RST; + +assign I8035_PBO[3:0] = 4'b0000; +assign I8035_PBO[7] = 1'b0; + +//---- Parts 4FH ----------------------------- +wire [11:0]S_ROM_A; +reg [7:0]L_ROM_A; + +always@(negedge I8035_ALE) L_ROM_A <= I8035_DBI ; +assign S_ROM_A = {I8035_PBI[3:0],L_ROM_A[7:0]}; + +//---- Parts 4C ------------------------------ +reg S_D1_CS; +always@(posedge I_CLK1) S_D1_CS <= ~I8035_RDn; + +wire [7:0]S_D1 = S_D1_CS ? {3'h0,I_SOUND_DAT[4:0]}: 8'h00 ; + +//---- PROG ROM 3H --------------------------- + + +wire [7:0]S_PROG_DB; +wire [7:0]S_PROG_D = I8035_PSENn ? 8'h00 : S_PROG_DB ; + +snd1 snd1 ( + .clk(I_CLK2), + .addr(S_ROM_A), + .data(S_PROG_DB) + ); + + +//---- I8035_DB IO I/F ----------------------- +wire [7:0]I8035_DO = S_PROG_D | S_D1; + +reg [7:0]DO; +always@(posedge I_CLK1) DO <= I8035_DO; +assign I8035_DBO = DO; + +//---- DAC I/F ------------------------ +assign O_SOUND_DAT = I8035_PAI; + + +endmodule diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_top.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_top.v new file mode 100644 index 00000000..45a8442e --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_top.v @@ -0,0 +1,509 @@ +//=============================================================================== +// Arcade: Donkey Kong Junior by gaz68 (Oct 2019) +// https://github.com/gaz68 +// +// Original Donkey Kong core by Katsumi Degawa. +//=============================================================================== + +//=============================================================================== +// FPGA DONKEY KONG TOP +// +// Version : 4.00 +// +// Copyright(c) 2003 - 2004 Katsumi Degawa , All rights reserved +// +// Important ! +// +// This program is freeware for non-commercial use. +// An author does no guarantee about this program. +// You can use this under your own risk. +// +// 2004- 3- 3 first release. +// 2004- 6- 8 Quartus2 v4.0sp1 used (bug fix) K.Degawa +// 2004- 8-24 T80-IP was include. K.Degawa +// 2004- 9- 2 T48-IP(beta3) was include. K.Degawa +// 2004- 9-14 T48-IP was changed to beta4. K.Degawa +// 2005- 2- 9 Data on the ROM are initialized at the time of the start. +// added device. +// changed module I/O. +//================================================================================ +//-------------------------------------------------------------------------------- + + +module dkongjr_top +( + // FPGA_USE + input I_CLK_24576M, + input I_RESETn, + output O_PIX, + + // INPORT SW IF + input I_U1,I_D1,I_L1,I_R1,I_J1, + input I_U2,I_D2,I_L2,I_R2,I_J2, + input I_S1,I_S2,I_C1,I_SF, + //input I_DEBUG, + input [7:0]I_DIP_SW, + + // VGA (VIDEO) IF + output [2:0]O_VGA_R, + output [2:0]O_VGA_G, + output [1:0]O_VGA_B, + output O_H_BLANK, + output O_V_BLANK, + output O_VGA_H_SYNCn, + output O_VGA_V_SYNCn, + + // SOUND IF + output signed [15:0] O_SOUND_DAT +); + +assign O_H_BLANK = ~W_H_BLANKn; +assign O_V_BLANK = ~W_V_BLANKn; + +wire W_CLK_24576M = I_CLK_24576M; +wire W_CLK_12288M,WB_CLK_12288M; +wire WB_CLK_06144M; +wire W_RESETn = I_RESETn; + +//============ CPU MODULE ( Donkey Kong ) ==================================== +//======== Assign Wire ========================================================= +// INPUT DATA BUS +wire [7:0]ZDO,ZDI; +wire [7:0]WI_D = ZDI; +// INPORT DATA OUT +wire [7:0]W_SW_DO; +// ADDRESS DECODER +wire W_ROM_CSn; +wire W_RAM1_CSn; +wire W_RAM2_CSn; +wire W_RAM3_CSn; +wire W_RAM_CSn = W_RAM1_CSn & W_RAM2_CSn & W_RAM3_CSn; +//wire W_6A_Gn; +wire W_OBJ_RQn; +wire W_OBJ_RDn; +wire W_OBJ_WRn; +wire W_VRAM_RDn; +wire W_VRAM_WRn; +wire W_SW1_OEn ; +wire W_SW2_OEn ; +wire W_SW3_OEn ; +wire W_DIP_OEn ; + +wire W_SW_OEn = W_SW1_OEn & W_SW2_OEn & W_SW3_OEn & W_DIP_OEn; + +wire [1:0]W_4H_Q; +wire [7:0]W_5H_Q; +wire [7:0]W_6H_Q; +wire [4:0]W_3D_Q; + +// INT RAM DATA +wire [7:0]W_RAM1_DO; +wire [7:0]W_RAM2_DO; +wire [7:0]W_RAM3_DO; + +// EXT ROM DATA +wire [7:0]W_ROM_DO; + +// H&V COUNTER +wire [9:0]W_H_CNT; +//wire [7:0]W_V_CNT; +wire W_H_BLANKn; +wire W_V_BLANKn; +wire W_C_BLANKn; +wire W_H_SYNCn; +wire W_V_SYNCn; + +wire [7:0]W_OBJ_DB; +wire [7:0]W_VRAM_DB; +wire [7:0]W_OBJ_DI; + +wire W_CPU_CLK; +wire W_CPU_RESETn = W_RESETn; +wire W_CPU_WAITn; +wire W_CPU_RFSHn; +wire W_CPU_M1n; +wire W_CPU_NMIn; +wire W_CPU_MREQn; +wire W_CPU_RDn; +wire W_CPU_WRn; +wire [15:0]W_CPU_A; + +assign WB_CLK_06144M = W_H_CNT[0]; // 6.144MHz +assign WB_CLK_12288M = W_CLK_12288M; // 12.288MHz +assign W_CPU_CLK = W_H_CNT[1]; // 3.072MHz + +T80as z80core( + .RESET_n(W_RESETn), + .CLK_n(W_CPU_CLK), + .WAIT_n(W_CPU_WAITn), + .INT_n(1'b1), + .NMI_n(W_CPU_NMIn), + .BUSRQ_n(1'b1), + .M1_n(W_CPU_M1n), + .MREQ_n(W_CPU_MREQn), + .RD_n(W_CPU_RDn), + .WR_n(W_CPU_WRn), + .RFSH_n(W_CPU_RFSHn), + .A(W_CPU_A), + .DI(ZDO), + .DO(ZDI) + ); + +//========= CPU DATA BUS[7:0] ============================================== +wire [7:0]WO_D = W_SW_DO | W_RAM1_DO |W_RAM2_DO |W_RAM3_DO | W_ROM_DO | W_VRAM_DB ; +assign ZDO = WO_D; + +wire [11:0]OBJ_ROM_A; +reg [7:0]OBJ_ROM1_DO,OBJ_ROM2_DO,OBJ_ROM3_DO,OBJ_ROM4_DO; + +reg [7:0]WB_ROM_DO; +assign W_ROM_DO = (~W_ROM_CSn & ~W_CPU_RDn)? WB_ROM_DO :8'h00; + +//--------------------------------------------------------- + +prog ROM( + .clk(W_CLK_12288M), + .addr(W_CPU_A[14:0]), + .data(WB_ROM_DO) +); + + +//======== INT RAM Interface ================================================== + +ram_1024_8 U_3C4C +( + .I_CLK(~W_CLK_12288M), + .I_ADDR(W_CPU_A[9:0]), + .I_D(WI_D), + .I_CE(~W_RAM1_CSn), + .I_WE(~W_CPU_WRn), + .O_D(W_RAM1_DO) +); + +ram_1024_8 U_3B4B +( + .I_CLK(~W_CLK_12288M), + .I_ADDR(W_CPU_A[9:0]), + .I_D(WI_D), + .I_CE(~W_RAM2_CSn), + .I_WE(~W_CPU_WRn), + .O_D(W_RAM2_DO) +); + +//---- Sprite DMA ------------------------------------------ + +wire [9:0]W_OBJ_AB = {W_2PSL, W_H_CNT[8:0]}; + +wire [9:0]W_DMA_A; +wire [7:0]W_DMA_D; +wire W_DMA_CE; + +wire [9:0]W_DMA_AB; +wire [7:0]W_DMA_DB; +wire W_DMA_CEB; + +ram_1024_8_8 U_3A4A +( + // A Port + .I_CLKA(~W_CLK_12288M), + .I_ADDRA(W_CPU_A[9:0]), + .I_DA(WI_D), + .I_CEA(~W_RAM3_CSn), + .I_WEA(~W_CPU_WRn), + .O_DA(W_RAM3_DO), + // B Port + .I_CLKB(W_CLK_12288M), + .I_ADDRB(W_DMA_A), + .I_DB(8'h00), + .I_CEB(W_DMA_CE), + .I_WEB(1'b0), + .O_DB(W_DMA_D) +); + + +dkongjr_dma sprite_dma +( + .I_CLK(W_H_CNT[0]), // 3.072 Mhz + .I_DMA_TRIG(W_DREQ), + .I_DMA_DS(W_DMA_D), + + .O_DMA_AS(W_DMA_A), + .O_DMA_AD(W_DMA_AB), + .O_DMA_DD(W_DMA_DB), + .O_DMA_CES(W_DMA_CE), + .O_DMA_CED(W_DMA_CEB) +); + + +ram_1024_8_8 U_6PR +( + // A Port + .I_CLKA(~W_CLK_12288M), + .I_ADDRA(W_DMA_AB), + .I_DA(W_DMA_DB), + .I_CEA(W_DMA_CEB), + .I_WEA(1'b1), + .O_DA(), + // B Port + .I_CLKB(W_CLK_12288M), + .I_ADDRB(W_OBJ_AB[9:0]), + .I_DB(8'h00), + .I_CEB(1'b1), + .I_WEB(1'b0), + .O_DB(W_OBJ_DI) +); + + +//---- SW Interface --------------------------------- +wire [7:0]W_SW1={1'b1,1'b1,1'b1,I_J1,I_D1,I_U1,I_L1,I_R1}; +wire [7:0]W_SW2={1'b1,1'b1,1'b1,I_J2,I_D2,I_U2,I_L2,I_R2}; +wire [7:0]W_SW3={I_C1,1'b1,1'b1,1'b1,I_S2,I_S1,1'b1,1'b1}; + + +dkongjr_inport inport +( + // input + .I_SW1(W_SW1), + .I_SW2(W_SW2), + .I_SW3(W_SW3), + .I_DIP(I_DIP_SW), + // enable + .I_SW1_OE_n(W_SW1_OEn), + .I_SW2_OE_n(W_SW2_OEn), + .I_SW3_OE_n(W_SW3_OEn), + .I_DIP_OE_n(W_DIP_OEn), + // output + .O_D(W_SW_DO) +); + + +//======== Address Decoder ===================================================== +wire W_VRAMBUSYn; + +dkongjr_adec adec +( + .I_CLK12M(W_CLK_12288M), + .I_CLK(W_CPU_CLK), + .I_RESET_n(W_RESETn), + .I_AB(W_CPU_A), + .I_DB(WI_D), + .I_MREQ_n(W_CPU_MREQn), + .I_RFSH_n(W_CPU_RFSHn), + .I_RD_n(W_CPU_RDn), + .I_WR_n(W_CPU_WRn), + .I_VRAMBUSY_n(W_VRAMBUSYn), + .I_VBLK_n(W_V_BLANKn), + .O_WAIT_n(W_CPU_WAITn), + .O_NMI_n(W_CPU_NMIn), + .O_ROM_CS_n(W_ROM_CSn), + .O_RAM1_CS_n(W_RAM1_CSn), + .O_RAM2_CS_n(W_RAM2_CSn), + .O_RAM3_CS_n(W_RAM3_CSn), + .O_DMA_CS_n(/*O_DMA_CSn*/), + .O_6A_G_n(/*W_6A_Gn*/), + .O_OBJ_RQ_n(W_OBJ_RQn), + .O_OBJ_RD_n(W_OBJ_RDn), + .O_OBJ_WR_n(W_OBJ_WRn), + .O_VRAM_RD_n(W_VRAM_RDn), + .O_VRAM_WR_n(W_VRAM_WRn), + .O_SW1_OE_n(W_SW1_OEn), + .O_SW2_OE_n(W_SW2_OEn), + .O_SW3_OE_n(W_SW3_OEn), + .O_DIP_OE_n(W_DIP_OEn), + .O_4H_Q(W_4H_Q), + .O_5H_Q(W_5H_Q), + .O_6H_Q(W_6H_Q), + .O_3D_Q(W_3D_Q) +); + +wire W_FLIPn = W_5H_Q[2]; +wire W_2PSL = W_5H_Q[3]; +wire W_DREQ = W_5H_Q[5]; // DMA Trigger + + +//=========== VIDEO MODULE =================================== +//======== Assign Wire ======================================= +wire [7:0]W_VF_CNT; +wire [5:0]W_OBJ_DAT; +wire W_FLIP_VRAM; +wire W_FLIP_HV; +wire W_L_CMPBLKn; +wire [3:0]W_VRAM_COL; +wire [1:0]W_VRAM_VID; +wire [5:0]W_VRAM_DAT = {W_VRAM_COL[3:0],W_VRAM_VID[1:0]}; + +//======== H & V Counter ===================================================== + +dkongjr_hv_count hv +( + // input + .I_CLK(W_CLK_24576M), + .RST_n(W_RESETn), + .V_FLIP(W_FLIP_HV), + // output + .O_CLK(W_CLK_12288M), + .H_CNT(W_H_CNT), + .V_CNT(/*W_V_CNT*/), + .VF_CNT(W_VF_CNT), + .H_BLANKn(W_H_BLANKn), + .V_BLANKn(W_V_BLANKn), + .C_BLANKn(W_C_BLANKn), + .H_SYNCn(W_H_SYNCn), + .V_SYNCn(W_V_SYNCn) +); + +//======== OBJ (VIDEO) ===================================================== + +dkongjr_obj obj +( + // input + .CLK_24M(W_CLK_24576M), + .CLK_12M(WB_CLK_12288M), + .I_AB(), + .I_DB(/*W_2N_DO*/), + .I_OBJ_D(W_OBJ_DI), + .I_OBJ_WRn(1'b1), + .I_OBJ_RDn(1'b1), + .I_OBJ_RQn(1'b1), + .I_2PSL(W_2PSL), + .I_FLIPn(W_FLIPn), + .I_H_CNT(W_H_CNT), + .I_VF_CNT(W_VF_CNT), + .I_CMPBLKn(W_C_BLANKn), + // Debug + // output + .O_DB(W_OBJ_DB), + .O_OBJ_DO(W_OBJ_DAT), + .O_FLIP_VRAM(W_FLIP_VRAM), + .O_FLIP_HV(W_FLIP_HV), + .O_L_CMPBLKn(W_L_CMPBLKn) +); + +//======== V-RAM (VIDEO) ===================================================== + +dkongjr_vram vram +( + // input + .CLK_12M(~W_CLK_12288M), + .I_AB(W_CPU_A[9:0]), + .I_DB(WI_D), + .I_VRAM_WRn(W_VRAM_WRn), + .I_VRAM_RDn(W_VRAM_RDn), + .I_FLIP(W_FLIP_VRAM), + .I_H_CNT(W_H_CNT), + .I_VF_CNT(W_VF_CNT), + .I_CMPBLK(W_C_BLANKn), + .I_4H_Q0(W_4H_Q[0]), + // Debug + // output + .O_DB(W_VRAM_DB), + .O_COL(W_VRAM_COL), + .O_VID(W_VRAM_VID), + .O_VRAMBUSYn(W_VRAMBUSYn), + .O_ESBLKn() +); + +//======== COLOR PALETE ===================================================== +wire [2:0]W_R; +wire [2:0]W_G; +wire [1:0]W_B; + +assign O_PIX = W_H_CNT[0]; + +dkongjr_col_pal cpal +( + // input + .CLK_6M(W_H_CNT[0]), + .CLK_12M(W_CLK_12288M), + .I_VRAM_D(W_VRAM_DAT), + .I_OBJ_D(W_OBJ_DAT), + .I_CMPBLKn(W_L_CMPBLKn), + .I_5H_Q6(W_5H_Q[6]), + .I_5H_Q7(W_5H_Q[7]), + // output + .O_R(W_R), + .O_G(W_G), + .O_B(W_B) +); + +//======== VIDEO Interface ===================================================== + +assign O_VGA_R = W_R; +assign O_VGA_G = W_G; +assign O_VGA_B = W_B; +assign O_VGA_H_SYNCn = W_H_SYNCn; +assign O_VGA_V_SYNCn = W_V_SYNCn; + +//======== DIGTAL SOUND ===================================================== +// Background music and some of the sound effects + +wire [7:0]W_D_S_DAT; +wire [15:0]W_D_S_DATB; +wire [15:0]W_D_S_DATC; + +wire [7:0]I8035_DBI; +wire [7:0]I8035_DBO; +wire [7:0]I8035_PAI; +wire [7:0]I8035_PBI; +wire [7:0]I8035_PBO; +wire I8035_ALE; +wire I8035_RDn; +wire I8035_PSENn; +wire I8035_CLK = WB_CLK_06144M; +wire I8035_INTn; +wire I8035_T0; +wire I8035_T1; +wire I8035_RSTn; + +I8035IP SOUND_CPU +( + .I_CLK(I8035_CLK), + .I_RSTn(I8035_RSTn), + .I_INTn(I8035_INTn), + .I_EA(1'b1), + .O_PSENn(I8035_PSENn), + .O_RDn(I8035_RDn), + .O_WRn(), + .O_ALE(I8035_ALE), + .O_PROGn(), + .I_T0(I8035_T0), + .O_T0(), + .I_T1(I8035_T1), + .I_DB(I8035_DBO), + .O_DB(I8035_DBI), + .I_P1(8'h00), + .O_P1(I8035_PAI), + .I_P2(I8035_PBO), + .O_P2(I8035_PBI) +); + +dkongjr_sound Digtal_sound +( + .I_CLK1(W_CLK_12288M), + .I_CLK2(W_CLK_24576M), + .I_RST(W_RESETn), + .I8035_DBI(I8035_DBI), + .I8035_DBO(I8035_DBO), + .I8035_PAI(I8035_PAI), + .I8035_PBI(I8035_PBI), + .I8035_PBO(I8035_PBO), + .I8035_ALE(I8035_ALE), + .I8035_RDn(I8035_RDn), + .I8035_PSENn(I8035_PSENn), + .I8035_RSTn(I8035_RSTn), + .I8035_INTn(I8035_INTn), + .I8035_T0(I8035_T0), + .I8035_T1(I8035_T1), + + .I_SOUND_DAT(W_3D_Q), + .I_SOUND_CNT({W_4H_Q[1],W_6H_Q[6:3],W_5H_Q[0]}), + .O_SOUND_DAT(W_D_S_DAT) +); + +assign O_SOUND_DAT = W_D_S_DAT; + + + +endmodule + + diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_vram.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_vram.v new file mode 100644 index 00000000..eb642e20 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_vram.v @@ -0,0 +1,196 @@ +//=============================================================================== +// +// Modified for Donkey Kong Junior by gaz68. +// +// FPGA DONKEY KONG V RAM +// +// Version : 4.00 +// +// Copyright(c) 2003 - 2004 Katsumi Degawa , All rights reserved +// +// Important ! +// +// This program is freeware for non-commercial use. +// An author does no guarantee about this program. +// You can use this under your own risk. +// +// 2004- 8-24 V-RAM module changed . K.Degawa +// 2005- 2- 9 The description of the ROM was changed. +// Data on the ROM are initialized at the time of the start. +//================================================================================ + +//----------------------------------------------------------------------------------------- +// H_CNT[0],H_CNT[1],H_CNT[2],H_CNT[3],H_CNT[4],H_CNT[5],H_CNT[6],H_CNT[7],H_CNT[8],H_CNT[9] +// 1/2 H 1 H 2 H 4H 8H 16 H 32H 64 H 128 H 256 H +//----------------------------------------------------------------------------------------- +// V_CNT[0], V_CNT[1], V_CNT[2], V_CNT[3], V_CNT[4], V_CNT[5], V_CNT[6], V_CNT[7] +// 1 V 2 V 4 V 8 V 16 V 32 V 64 V 128 V +//----------------------------------------------------------------------------------------- +// VF_CNT[0],VF_CNT[1],VF_CNT[2],VF_CNT[3],VF_CNT[4],VF_CNT[5],VF_CNT[6],VF_CNT[7] +// 1 VF 2 VF 4 VF 8 VF 16 VF 32 VF 64 VF 128 VF +//----------------------------------------------------------------------------------------- + +module dkongjr_vram( + +CLK_12M, +I_AB, +I_DB, +I_VRAM_WRn, +I_VRAM_RDn, +I_FLIP, +I_H_CNT, +I_VF_CNT, +I_CMPBLK, +I_4H_Q0, +//---- Debug ---- +//--------------- +O_DB, +O_COL, +O_VID, +O_VRAMBUSYn, +O_ESBLKn + +); + +input CLK_12M; +input [9:0]I_AB; +input [7:0]I_DB; +input I_VRAM_WRn; +input I_VRAM_RDn; +input I_FLIP; +input [9:0]I_H_CNT; +input [7:0]I_VF_CNT; +input I_CMPBLK; +input I_4H_Q0; + +output [7:0]O_DB; +output [3:0]O_COL; +output [1:0]O_VID; +output O_VRAMBUSYn; +output O_ESBLKn; + +//---- Debug ---- +//--------------- +wire [7:0]WI_DB = I_VRAM_WRn ? 8'h00: I_DB; +wire [7:0]WO_DB; + +assign O_DB = I_VRAM_RDn ? 8'h00: WO_DB; + +wire [4:0]W_HF_CNT = I_H_CNT[8:4]^{I_FLIP,I_FLIP,I_FLIP,I_FLIP,I_FLIP}; +wire [9:0]W_cnt_AB = {I_VF_CNT[7:3],W_HF_CNT[4:0]}; +wire [9:0]W_vram_AB = I_CMPBLK ? W_cnt_AB : I_AB ; +wire W_vram_CS = I_CMPBLK ? 1'b0 : I_VRAM_WRn & I_VRAM_RDn; +wire W_2S4 = I_CMPBLK ? 1'b0 : 1'b1 ; + +reg CLK_2M; +always@(negedge CLK_12M) CLK_2M <= ~(I_H_CNT[1]&I_H_CNT[2]&I_H_CNT[3]); + +ram_1024_8 U_2PR( + +.I_CLK(~CLK_12M), +.I_ADDR(W_vram_AB), +.I_D(WI_DB), +.I_CE(~W_vram_CS), +.I_WE(~I_VRAM_WRn), +.O_D(WO_DB) + +); + +wire [3:0]W_2N_DO; +col3 col3 ( + .clk(CLK_12M), + .addr({W_vram_AB[9:7],W_vram_AB[4:0]}), + .data(W_2N_DO) + ); + +// Parts 2M +reg [3:0]O_COL; +always@(negedge CLK_2M) O_COL[3:0] <= W_2N_DO[3:0]; + + +wire ROM_3PN_CE = ~I_H_CNT[9]; +wire [3:0]W_4M_a,W_4M_b; +wire [3:0]W_4M_Y; +wire W_4P_Qa,W_4P_Qh,W_4N_Qa,W_4N_Qh; + +wire CLK_4PN = I_H_CNT[0]; + +//------ PARTS 4P ---------------------------------------------- +wire [1:0]C_4P = W_4M_Y[1:0]; +wire [7:0]I_4P = W_3P_DO; +reg [7:0]reg_4P; + +assign W_4P_Qa = reg_4P[7]; +assign W_4P_Qh = reg_4P[0]; +always@(posedge CLK_4PN) +begin + case(C_4P) + 2'b00: reg_4P <= reg_4P; + 2'b10: reg_4P <= {reg_4P[6:0],1'b0}; + 2'b01: reg_4P <= {1'b0,reg_4P[7:1]}; + 2'b11: reg_4P <= I_4P; + endcase +end +//------ PARTS 4N ---------------------------------------------- +wire [1:0]C_4N = W_4M_Y[1:0]; +wire [7:0]I_4N = W_3N_DO; +reg [7:0]reg_4N; + +assign W_4N_Qa = reg_4N[7]; +assign W_4N_Qh = reg_4N[0]; +always@(posedge CLK_4PN) +begin + case(C_4N) + 2'b00: reg_4N <= reg_4N; + 2'b10: reg_4N <= {reg_4N[6:0],1'b0}; + 2'b01: reg_4N <= {1'b0,reg_4N[7:1]}; + 2'b11: reg_4N <= I_4N; + endcase +end + +assign W_4M_a = {W_4P_Qa,W_4N_Qa,1'b1,~(CLK_2M|W_2S4)}; +assign W_4M_b = {W_4P_Qh,W_4N_Qh,~(CLK_2M|W_2S4),1'b1}; + +assign W_4M_Y = I_FLIP ? W_4M_b:W_4M_a; + +assign O_VID[0] = W_4M_Y[2]; +assign O_VID[1] = W_4M_Y[3]; + +//------ PARTS 2K1 ---------------------------------------------- +reg W_VRAMBUSY; +assign O_VRAMBUSYn = ~W_VRAMBUSY; +always@(posedge I_H_CNT[2] or negedge I_H_CNT[9]) +begin + if(I_H_CNT[9] == 1'b0) + W_VRAMBUSY <= 1'b1; + else + W_VRAMBUSY <= I_H_CNT[4]&I_H_CNT[5]&I_H_CNT[6]&I_H_CNT[7]; +end + +//------ PARTS 2K2 ---------------------------------------------- +reg W_ESBLK; +assign O_ESBLKn = ~W_ESBLK; +always@(posedge I_H_CNT[6] or negedge I_H_CNT[9]) +begin + if(I_H_CNT[9] == 1'b0) + W_ESBLK <= 1'b0; + else + W_ESBLK <= ~I_H_CNT[7]; +end + +wire [7:0] W_3P_DO, W_3N_DO; +vid1 vid1 ( + .clk(CLK_12M & ROM_3PN_CE), + .addr({1'b0,WO_DB[7:0],I_VF_CNT[2:0]}), + .data(W_3P_DO) + ); + +vid2 vid2 ( + .clk(CLK_12M & ROM_3PN_CE), + .addr({1'b0,WO_DB[7:0],I_VF_CNT[2:0]}), + .data(W_3N_DO) + ); + + +endmodule + diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_wav_sound.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_wav_sound.v new file mode 100644 index 00000000..ba442c66 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dkongjr_wav_sound.v @@ -0,0 +1,110 @@ +//============================================================================ +// Sound sample player. +// +// Author: gaz68 (https://github.com/gaz68) +// October 2019 +// +// Up to 8 channels. 16-bit signed samples. +// For DKJ analogue sounds. +//============================================================================ + +module dkongjr_wav_sound +( + input I_CLK, + input I_RSTn, + input [3:0]I_H_CNT, + input [11:0]I_DIV, + input [3:0]I_VOL, + input I_DMA_TRIG, + input I_DMA_STOP, + input [2:0]I_DMA_CHAN, // 8 channels + input [15:0]I_DMA_ADDR, + input [15:0]I_DMA_LEN, + input signed [15:0]I_DMA_DATA, // Data coming back from wave ROM + + output [15:0]O_DMA_ADDR, // output address to wave ROM + output signed [15:0]O_SND +); + + +reg [15:0]W_DMA_ADDR; +reg signed [23:0]W_DMA_DATA; +reg [15:0]W_DMA_CNT; +reg W_DMA_EN = 1'b0; +reg [11:0]sample; +reg W_DMA_TRIG; +reg signed [15:0]W_SAMPL; +reg signed[8:0]W_VOL; + +always@(posedge I_CLK or negedge I_RSTn) +begin + + if(! I_RSTn)begin + + W_DMA_EN <= 1'b0; + W_DMA_CNT <= 0; + W_DMA_DATA <= 0; + W_DMA_ADDR <= 0; + W_DMA_TRIG <= 0; + W_VOL <= 0; + sample <= 0; + + end else begin + + // Check for DMA trigger and enable DMA. + W_DMA_TRIG <= I_DMA_TRIG; + + if(~W_DMA_TRIG & I_DMA_TRIG) begin + + W_DMA_ADDR <= I_DMA_ADDR; + W_DMA_CNT <= 0; + W_DMA_EN <= 1'b1; + W_DMA_DATA <= 0; + sample <= 0; + + end else if (W_DMA_EN == 1'b1) begin + + case(I_VOL) + 4: W_VOL <= 9'sd0; // OFF + 5: W_VOL <= 9'sd26; // 10% + 6: W_VOL <= 9'sd52; // 20% + 7: W_VOL <= 9'sd79; // 30% + 8: W_VOL <= 9'sd104; // 40% + 9: W_VOL <= 9'sd130; // 50% + 10: W_VOL <= 9'sd156; // 60% + 0: W_VOL <= 9'sd182; // 70% + 1: W_VOL <= 9'sd208; // 80% + 2: W_VOL <= 9'sd234; // 90% + 3: W_VOL <= 9'sd255; // 100% + default: W_VOL <= 9'sd255; + endcase + + // Prefetch sample. + if (I_H_CNT == {I_DMA_CHAN,1'b1}) begin + W_DMA_DATA <= I_DMA_DATA * W_VOL; + end + + sample <= (sample == I_DIV-1) ? 1'b0 : sample + 1'b1; + + if (sample == I_DIV-1) begin + W_SAMPL <= W_DMA_DATA[23:8]; + W_DMA_ADDR <= W_DMA_ADDR + 1'd1; + W_DMA_CNT <= W_DMA_CNT + 1'd1; + W_DMA_EN <= (W_DMA_CNT==I_DMA_LEN) || I_DMA_STOP ? 1'b0 : 1'b1; + end + + end else begin + + W_DMA_ADDR <= 0; + W_SAMPL <= 0; + + end + + end + +end + +assign O_DMA_ADDR = W_DMA_ADDR; +assign O_SND = W_SAMPL; + +endmodule diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dpram.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dpram.vhd new file mode 100644 index 00000000..fec08f5f --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/dpram.vhd @@ -0,0 +1,75 @@ +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.altera_mf_components.all; + +entity dpram is + generic ( + addr_width_g : integer := 8; + data_width_g : integer := 8 + ); + PORT + ( + address_a : IN STD_LOGIC_VECTOR (addr_width_g-1 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (addr_width_g-1 DOWNTO 0); + clock_a : IN STD_LOGIC := '1'; + clock_b : IN STD_LOGIC ; + data_a : IN STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0) := (others => '0'); + enable_a : IN STD_LOGIC := '1'; + enable_b : IN STD_LOGIC := '1'; + wren_a : IN STD_LOGIC := '0'; + wren_b : IN STD_LOGIC := '0'; + q_a : OUT STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0) + ); +END dpram; + + +ARCHITECTURE SYN OF dpram IS +BEGIN + altsyncram_component : altsyncram + GENERIC MAP ( + address_reg_b => "CLOCK1", + clock_enable_input_a => "NORMAL", + clock_enable_input_b => "NORMAL", + clock_enable_output_a => "BYPASS", + clock_enable_output_b => "BYPASS", + indata_reg_b => "CLOCK1", + intended_device_family => "Cyclone V", + lpm_type => "altsyncram", + numwords_a => 2**addr_width_g, + numwords_b => 2**addr_width_g, + operation_mode => "BIDIR_DUAL_PORT", + outdata_aclr_a => "NONE", + outdata_aclr_b => "NONE", + outdata_reg_a => "UNREGISTERED", + outdata_reg_b => "UNREGISTERED", + power_up_uninitialized => "FALSE", + read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ", + read_during_write_mode_port_b => "NEW_DATA_NO_NBE_READ", + widthad_a => addr_width_g, + widthad_b => addr_width_g, + width_a => data_width_g, + width_b => data_width_g, + width_byteena_a => 1, + width_byteena_b => 1, + wrcontrol_wraddress_reg_b => "CLOCK1" + ) + PORT MAP ( + address_a => address_a, + address_b => address_b, + clock0 => clock_a, + clock1 => clock_b, + clocken0 => enable_a, + clocken1 => enable_b, + data_a => data_a, + data_b => data_b, + wren_a => wren_a, + wren_b => wren_b, + q_a => q_a, + q_b => q_b + ); + +END SYN; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/i8035ip.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/i8035ip.v new file mode 100644 index 00000000..e2c23a6e --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/i8035ip.v @@ -0,0 +1,132 @@ +//=============================================================================== +// FPGA DONKEY KONG T8035 I/F +// +// Version : 1.01 +// +// Copyright(c) 2004 Katsumi Degawa , All rights reserved +// +// Important ! +// +// This program is freeware for non-commercial use. +// An author does no guarantee about this program. +// You can use this under your own risk. +// +// 2004- 9- 2 T48-IP(beta3) was include. K.Degawa +// 2004- 9- 2 T48 Bug Fix K.Degawa +// 2004- 9-14 T48-IP was changed to beta4. K.Degawa +// 2005- 2- 9 It cleaned. +//================================================================================ + + +module I8035IP( + +I_CLK, +I_RSTn, +I_INTn, +I_EA, +O_PSENn, +O_RDn, +O_WRn, +O_ALE, +O_PROGn, +I_T0, +O_T0, +I_T1, +I_DB, +O_DB, +I_P1, +O_P1, +I_P2, +O_P2 + +); + +input I_CLK; +input I_RSTn; +input I_INTn; +input I_EA; +output O_PSENn; +output O_RDn; +output O_WRn; +output O_ALE; +output O_PROGn; +input I_T0; +output O_T0; +input I_T1; +input [7:0]I_DB; +output [7:0]O_DB; +input [7:0]I_P1; +output [7:0]O_P1; +input [7:0]I_P2; +output [7:0]O_P2; + +wire W_PSENn; +assign O_PSENn = W_PSENn ; + +// 64 Byte RAM ------------------------------------------ +wire [7:0]t48_ram_a; +wire t48_ram_we; +wire [7:0]t48_ram_do; +wire [7:0]t48_ram_di; + +ram_64_8 t48_ram( + +.I_CLK(I_CLK), +.I_ADDR(t48_ram_a[5:0]), +.I_D(t48_ram_di), +.I_CE(1'b1), +.I_WE(t48_ram_we), +.O_D(t48_ram_do) + +); + +//---------------------------------------------------------- + +wire xtal3_s; + +t48_core t48_core( + +.xtal_i(I_CLK), +.reset_i(I_RSTn), +.t0_i(I_T0), +.t0_o(O_T0), +.t0_dir_o(), +.int_n_i(I_INTn), +.ea_i(I_EA), +.rd_n_o(O_RDn), +.psen_n_o(W_PSENn), +.wr_n_o(O_WRn), +.ale_o(O_ALE), +.db_i(I_DB), +.db_o(O_DB), +.db_dir_o(), +.t1_i(I_T1), +.p2_i(I_P2), +.p2_o(O_P2), +.p2_low_imp_o(), +.p1_i(I_P1), +.p1_o(O_P1), +.p1_low_imp_o(), +.prog_n_o(O_PROGn), +.clk_i(I_CLK), +.en_clk_i(xtal3_s), +.xtal3_o(xtal3_s), +.dmem_addr_o(t48_ram_a), +.dmem_we_o(t48_ram_we), +.dmem_data_i(t48_ram_do), +.dmem_data_o(t48_ram_di), +.pmem_addr_o(), +.pmem_data_i(8'h00) + +); + + +endmodule + + + + + + + + diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/pll.v b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/pll.v new file mode 100644 index 00000000..7c405c68 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/pll.v @@ -0,0 +1,309 @@ +// megafunction wizard: %ALTPLL% +// GENERATION: STANDARD +// VERSION: WM1.0 +// MODULE: altpll + +// ============================================================ +// File Name: pll.v +// Megafunction Name(s): +// altpll +// +// Simulation Library Files(s): +// altera_mf +// ============================================================ +// ************************************************************ +// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +// +// 13.1.4 Build 182 03/12/2014 Patches 4.26 SJ Web Edition +// ************************************************************ + + +//Copyright (C) 1991-2014 Altera Corporation +//Your use of Altera Corporation's design tools, logic functions +//and other software and tools, and its AMPP partner logic +//functions, and any output files from any of the foregoing +//(including device programming or simulation files), and any +//associated documentation or information are expressly subject +//to the terms and conditions of the Altera Program License +//Subscription Agreement, Altera MegaCore Function License +//Agreement, or other applicable license agreement, including, +//without limitation, that your use is for the sole purpose of +//programming logic devices manufactured by Altera and sold by +//Altera or its authorized distributors. Please refer to the +//applicable agreement for further details. + + +// synopsys translate_off +`timescale 1 ps / 1 ps +// synopsys translate_on +module pll ( + inclk0, + c0, + locked); + + input inclk0; + output c0; + output locked; + + wire [4:0] sub_wire0; + wire sub_wire2; + wire [0:0] sub_wire5 = 1'h0; + wire [0:0] sub_wire1 = sub_wire0[0:0]; + wire c0 = sub_wire1; + wire locked = sub_wire2; + wire sub_wire3 = inclk0; + wire [1:0] sub_wire4 = {sub_wire5, sub_wire3}; + + altpll altpll_component ( + .inclk (sub_wire4), + .clk (sub_wire0), + .locked (sub_wire2), + .activeclock (), + .areset (1'b0), + .clkbad (), + .clkena ({6{1'b1}}), + .clkloss (), + .clkswitch (1'b0), + .configupdate (1'b0), + .enable0 (), + .enable1 (), + .extclk (), + .extclkena ({4{1'b1}}), + .fbin (1'b1), + .fbmimicbidir (), + .fbout (), + .fref (), + .icdrclk (), + .pfdena (1'b1), + .phasecounterselect ({4{1'b1}}), + .phasedone (), + .phasestep (1'b1), + .phaseupdown (1'b1), + .pllena (1'b1), + .scanaclr (1'b0), + .scanclk (1'b0), + .scanclkena (1'b1), + .scandata (1'b0), + .scandataout (), + .scandone (), + .scanread (1'b0), + .scanwrite (1'b0), + .sclkout0 (), + .sclkout1 (), + .vcooverrange (), + .vcounderrange ()); + defparam + altpll_component.bandwidth_type = "AUTO", + altpll_component.clk0_divide_by = 78, + altpll_component.clk0_duty_cycle = 50, + altpll_component.clk0_multiply_by = 71, + altpll_component.clk0_phase_shift = "0", + altpll_component.compensate_clock = "CLK0", + altpll_component.inclk0_input_frequency = 37037, + altpll_component.intended_device_family = "Cyclone III", + altpll_component.lpm_hint = "CBX_MODULE_PREFIX=pll", + altpll_component.lpm_type = "altpll", + altpll_component.operation_mode = "NORMAL", + altpll_component.pll_type = "AUTO", + altpll_component.port_activeclock = "PORT_UNUSED", + altpll_component.port_areset = "PORT_UNUSED", + altpll_component.port_clkbad0 = "PORT_UNUSED", + altpll_component.port_clkbad1 = "PORT_UNUSED", + altpll_component.port_clkloss = "PORT_UNUSED", + altpll_component.port_clkswitch = "PORT_UNUSED", + altpll_component.port_configupdate = "PORT_UNUSED", + altpll_component.port_fbin = "PORT_UNUSED", + altpll_component.port_inclk0 = "PORT_USED", + altpll_component.port_inclk1 = "PORT_UNUSED", + altpll_component.port_locked = "PORT_USED", + altpll_component.port_pfdena = "PORT_UNUSED", + altpll_component.port_phasecounterselect = "PORT_UNUSED", + altpll_component.port_phasedone = "PORT_UNUSED", + altpll_component.port_phasestep = "PORT_UNUSED", + altpll_component.port_phaseupdown = "PORT_UNUSED", + altpll_component.port_pllena = "PORT_UNUSED", + altpll_component.port_scanaclr = "PORT_UNUSED", + altpll_component.port_scanclk = "PORT_UNUSED", + altpll_component.port_scanclkena = "PORT_UNUSED", + altpll_component.port_scandata = "PORT_UNUSED", + altpll_component.port_scandataout = "PORT_UNUSED", + altpll_component.port_scandone = "PORT_UNUSED", + altpll_component.port_scanread = "PORT_UNUSED", + altpll_component.port_scanwrite = "PORT_UNUSED", + altpll_component.port_clk0 = "PORT_USED", + altpll_component.port_clk1 = "PORT_UNUSED", + altpll_component.port_clk2 = "PORT_UNUSED", + altpll_component.port_clk3 = "PORT_UNUSED", + altpll_component.port_clk4 = "PORT_UNUSED", + altpll_component.port_clk5 = "PORT_UNUSED", + altpll_component.port_clkena0 = "PORT_UNUSED", + altpll_component.port_clkena1 = "PORT_UNUSED", + altpll_component.port_clkena2 = "PORT_UNUSED", + altpll_component.port_clkena3 = "PORT_UNUSED", + altpll_component.port_clkena4 = "PORT_UNUSED", + altpll_component.port_clkena5 = "PORT_UNUSED", + altpll_component.port_extclk0 = "PORT_UNUSED", + altpll_component.port_extclk1 = "PORT_UNUSED", + altpll_component.port_extclk2 = "PORT_UNUSED", + altpll_component.port_extclk3 = "PORT_UNUSED", + altpll_component.self_reset_on_loss_lock = "OFF", + altpll_component.width_clock = 5; + + +endmodule + +// ============================================================ +// CNX file retrieval info +// ============================================================ +// Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +// Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +// Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +// Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +// Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +// Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +// Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +// Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +// Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +// Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +// Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +// Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +// Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +// Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0" +// Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +// Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "78" +// Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +// Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "24.576923" +// Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +// Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +// Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +// Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +// Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +// Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +// Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +// Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "27.000" +// Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +// Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +// Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1" +// Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available" +// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +// Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +// Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +// Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "71" +// Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1" +// Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "24.57600000" +// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" +// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +// Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +// Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +// Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +// Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +// Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "0" +// Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +// Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +// Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +// Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +// Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +// Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll.mif" +// Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +// Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +// Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +// Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +// Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +// Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +// Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +// Retrieval info: PRIVATE: SPREAD_USE STRING "0" +// Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0" +// Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +// Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +// Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +// Retrieval info: PRIVATE: USE_CLK0 STRING "1" +// Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +// Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +// Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +// Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +// Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "78" +// Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +// Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "71" +// Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +// Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +// Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "37037" +// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +// Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +// Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL" +// Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +// Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +// Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +// Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF" +// Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +// Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +// Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +// Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +// Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked" +// Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +// Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +// Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +// Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0 +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.v TRUE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.ppf TRUE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.inc FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.cmp FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll.bsf FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll_inst.v FALSE +// Retrieval info: GEN_FILE: TYPE_NORMAL pll_bb.v FALSE +// Retrieval info: LIB_FILE: altera_mf +// Retrieval info: CBX_MODULE_PREFIX: ON diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/0000 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/0000 new file mode 100644 index 00000000..854b078c Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/0000 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/1000 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/1000 new file mode 100644 index 00000000..fa065aa1 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/1000 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/1800 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/1800 new file mode 100644 index 00000000..80df3da1 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/1800 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/2000 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/2000 new file mode 100644 index 00000000..90cfbea2 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/2000 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/2800 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/2800 new file mode 100644 index 00000000..357d5a6c Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/2800 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/3000 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/3000 new file mode 100644 index 00000000..06b1f917 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/3000 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/4000 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/4000 new file mode 100644 index 00000000..e905e0c5 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/4000 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/4800 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/4800 new file mode 100644 index 00000000..a7fcf2bd Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/4800 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/5000 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/5000 new file mode 100644 index 00000000..0ebf82de Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/5000 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/5800 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/5800 new file mode 100644 index 00000000..7dfadc7e Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/5800 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/Neuer Ordner/snd1.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/Neuer Ordner/snd1.vhd new file mode 100644 index 00000000..719e5cac --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/Neuer Ordner/snd1.vhd @@ -0,0 +1,150 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity snd1 is +port ( + clk : in std_logic; + addr : in std_logic_vector(10 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of snd1 is + type rom is array(0 to 2047) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"55",X"04",X"52",X"C5",X"A5",X"8A",X"40",X"8A",X"80",X"B9",X"02",X"BA",X"40",X"BB",X"40",X"FA", + X"77",X"77",X"53",X"3F",X"6A",X"AA",X"AB",X"34",X"00",X"FB",X"97",X"67",X"6B",X"AB",X"34",X"00", + X"E9",X"0F",X"FA",X"47",X"00",X"53",X"0F",X"37",X"17",X"6A",X"07",X"AA",X"AB",X"03",X"D8",X"E6", + X"3C",X"34",X"00",X"FB",X"97",X"67",X"6B",X"AB",X"34",X"00",X"04",X"22",X"D5",X"23",X"2B",X"34", + X"81",X"14",X"45",X"04",X"52",X"80",X"37",X"B4",X"33",X"C6",X"51",X"53",X"F0",X"96",X"51",X"04", + X"45",X"83",X"05",X"85",X"A5",X"B8",X"20",X"B0",X"00",X"D5",X"27",X"AE",X"AF",X"C5",X"8A",X"80", + X"14",X"73",X"26",X"74",X"A5",X"0A",X"37",X"B2",X"A8",X"27",X"AE",X"AF",X"A9",X"B4",X"35",X"14", + X"73",X"04",X"62",X"93",X"B8",X"20",X"F0",X"03",X"05",X"C6",X"69",X"F0",X"03",X"09",X"C6",X"69", + X"B8",X"08",X"A5",X"B5",X"D4",X"1A",X"D4",X"38",X"8A",X"80",X"C6",X"62",X"B9",X"03",X"34",X"3F", + X"B4",X"35",X"E9",X"8E",X"B9",X"04",X"B4",X"35",X"E9",X"96",X"FA",X"03",X"F9",X"A9",X"C6",X"86", + X"9A",X"7F",X"B4",X"35",X"E9",X"A2",X"04",X"86",X"BB",X"20",X"34",X"15",X"FB",X"77",X"77",X"53", + X"3F",X"6B",X"AB",X"26",X"74",X"E6",X"AA",X"34",X"15",X"FB",X"77",X"77",X"53",X"3F",X"6B",X"AB", + X"26",X"74",X"E6",X"B7",X"04",X"62",X"BA",X"08",X"B9",X"FF",X"8A",X"80",X"A5",X"B5",X"FA",X"AB", + X"34",X"31",X"34",X"31",X"FA",X"97",X"67",X"6A",X"F6",X"62",X"AB",X"34",X"31",X"34",X"31",X"34", + X"31",X"FA",X"AB",X"34",X"31",X"34",X"31",X"FA",X"97",X"67",X"97",X"67",X"6A",X"AA",X"04",X"CE", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"B8",X"03",X"34",X"23",X"E8",X"02",X"B8",X"03",X"34",X"0D",X"E8",X"08",X"83",X"27",X"AE",X"AF", + X"D5",X"AE",X"AF",X"C4",X"7B",X"FB",X"47",X"E7",X"53",X"1F",X"AF",X"FB",X"47",X"E7",X"53",X"E0", + X"AE",X"A4",X"35",X"FB",X"77",X"77",X"AE",X"53",X"3F",X"AF",X"FE",X"53",X"C0",X"AE",X"D5",X"C4", + X"7B",X"FB",X"77",X"77",X"AE",X"53",X"3F",X"AF",X"FE",X"53",X"C0",X"AE",X"D5",X"A4",X"35",X"FE", + X"6F",X"E6",X"44",X"1F",X"6F",X"E6",X"48",X"1F",X"AE",X"83",X"AB",X"D5",X"FB",X"1B",X"C5",X"B4", + X"33",X"C6",X"9E",X"F2",X"9F",X"A8",X"D4",X"1A",X"D4",X"38",X"D4",X"4B",X"C6",X"4B",X"B9",X"03", + X"8A",X"80",X"34",X"3F",X"D5",X"34",X"3F",X"D4",X"7B",X"E9",X"62",X"B9",X"04",X"D5",X"D4",X"7B", + X"E9",X"6D",X"FA",X"03",X"F9",X"A9",X"C6",X"58",X"9A",X"7F",X"D5",X"D4",X"7B",X"E9",X"7A",X"24", + X"58",X"AB",X"D5",X"FB",X"1B",X"C5",X"B4",X"33",X"C6",X"9E",X"F2",X"9F",X"A8",X"D4",X"1A",X"D4", + X"38",X"D4",X"4B",X"C6",X"82",X"FA",X"A9",X"D5",X"D4",X"7B",X"E9",X"97",X"24",X"8F",X"83",X"BE", + X"80",X"A4",X"A2",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"03",X"06",X"09",X"0C",X"0F",X"12",X"15",X"18",X"1B",X"1E",X"21",X"24",X"27",X"2A",X"2D", + X"30",X"33",X"36",X"39",X"3C",X"3F",X"42",X"45",X"48",X"4B",X"4E",X"51",X"54",X"57",X"5A",X"5D", + X"60",X"5D",X"5A",X"57",X"54",X"51",X"4E",X"4B",X"48",X"45",X"42",X"3F",X"3C",X"39",X"36",X"33", + X"30",X"2D",X"2A",X"27",X"24",X"21",X"1E",X"1B",X"18",X"15",X"12",X"0F",X"0C",X"09",X"06",X"03", + X"FC",X"6E",X"AC",X"FD",X"7F",X"AD",X"77",X"77",X"53",X"3F",X"A3",X"A8",X"C5",X"FC",X"6E",X"AC", + X"FD",X"7F",X"AD",X"77",X"77",X"43",X"C0",X"A3",X"D5",X"68",X"39",X"16",X"5F",X"44",X"40",X"C5", + X"83",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"05",X"0A",X"0F",X"14",X"19",X"1E",X"23",X"28",X"2D",X"32",X"37",X"3C",X"41",X"46",X"4B", + X"50",X"55",X"5A",X"5F",X"64",X"69",X"6E",X"73",X"78",X"7D",X"82",X"87",X"8C",X"91",X"96",X"9B", + X"9F",X"9B",X"96",X"91",X"8C",X"87",X"82",X"7D",X"78",X"73",X"6E",X"69",X"64",X"5F",X"5A",X"55", + X"50",X"4B",X"46",X"41",X"3C",X"37",X"32",X"2D",X"28",X"23",X"1E",X"19",X"14",X"0F",X"0A",X"05", + X"00",X"2A",X"80",X"1C",X"84",X"0E",X"88",X"8A",X"88",X"00",X"16",X"84",X"0B",X"84",X"84",X"00", + X"00",X"18",X"84",X"0C",X"80",X"80",X"00",X"10",X"B8",X"B4",X"B0",X"00",X"12",X"90",X"09",X"90", + X"90",X"12",X"90",X"90",X"94",X"90",X"94",X"90",X"94",X"09",X"94",X"94",X"12",X"94",X"94",X"98", + X"94",X"98",X"94",X"00",X"00",X"09",X"B0",X"B2",X"B4",X"12",X"BA",X"B6",X"00",X"0E",X"A4",X"1C", + X"E8",X"90",X"D8",X"88",X"38",X"E0",X"80",X"00",X"60",X"CA",X"82",X"20",X"CC",X"84",X"40",X"D0", + X"86",X"CA",X"82",X"08",X"DA",X"89",X"D9",X"89",X"DA",X"89",X"D9",X"89",X"DA",X"89",X"D9",X"89", + X"DA",X"89",X"D9",X"89",X"08",X"DA",X"89",X"D9",X"89",X"DA",X"89",X"D9",X"89",X"DA",X"89",X"D9", + X"89",X"DA",X"89",X"D9",X"89",X"7F",X"DA",X"8A",X"00",X"00",X"24",X"88",X"82",X"88",X"82",X"12", + X"D8",X"88",X"D6",X"88",X"D8",X"82",X"D6",X"82",X"D6",X"88",X"88",X"D6",X"82",X"82",X"24",X"DA", + X"87",X"D9",X"83",X"DA",X"87",X"D7",X"83",X"09",X"D8",X"88",X"D7",X"88",X"D8",X"88",X"D7",X"88", + X"D8",X"82",X"D7",X"82",X"D8",X"82",X"D7",X"82",X"48",X"D8",X"88",X"00",X"00",X"00",X"20",X"E8", + X"88",X"82",X"E2",X"88",X"10",X"82",X"A4",X"20",X"DC",X"88",X"82",X"84",X"18",X"E0",X"87",X"08", + X"A2",X"20",X"E4",X"88",X"E7",X"82",X"E8",X"88",X"EA",X"82",X"20",X"EA",X"88",X"EC",X"82",X"88", + X"82",X"EC",X"88",X"82",X"F0",X"90",X"88",X"EC",X"88",X"82",X"10",X"84",X"AA",X"E8",X"8C",X"AA", + X"20",X"E7",X"92",X"8A",X"10",X"84",X"A4",X"E2",X"8C",X"A4",X"00",X"1B",X"E2",X"88",X"09",X"A4", + X"12",X"82",X"A8",X"12",X"88",X"A4",X"E2",X"82",X"A4",X"12",X"E0",X"80",X"09",X"82",X"83",X"86", + X"88",X"8A",X"8C",X"24",X"D0",X"88",X"00",X"20",X"80",X"DC",X"98",X"E0",X"9A",X"E2",X"9C",X"20", + X"90",X"E4",X"88",X"10",X"E3",X"90",X"A4",X"20",X"88",X"DA",X"8A",X"EA",X"84",X"10",X"E8",X"8A", + X"A4",X"20",X"84",X"E2",X"82",X"E2",X"87",X"16",X"E8",X"88",X"0A",X"A3",X"10",X"E4",X"82",X"A0", + X"15",X"C8",X"80",X"2B",X"CA",X"83",X"40",X"CB",X"80",X"00",X"10",X"E8",X"A4",X"E8",X"A4",X"E6", + X"A2",X"E6",X"A2",X"E4",X"A0",X"E4",X"A0",X"E2",X"9C",X"E2",X"9C",X"10",X"E0",X"90",X"A0",X"E4", + X"88",X"A0",X"E4",X"80",X"A0",X"E4",X"88",X"A8",X"20",X"EA",X"96",X"E8",X"90",X"40",X"F0",X"80", + X"00",X"10",X"E8",X"A4",X"E8",X"A4",X"E6",X"A2",X"E6",X"A2",X"E4",X"A0",X"E4",X"A0",X"E2",X"9C", + X"E2",X"9C",X"20",X"E0",X"90",X"10",X"88",X"08",X"A0",X"A2",X"20",X"E4",X"90",X"E0",X"88",X"20", + X"E2",X"92",X"10",X"8A",X"08",X"A2",X"A4",X"20",X"E6",X"92",X"E2",X"8A",X"20",X"E8",X"88",X"10", + X"82",X"A8",X"EA",X"88",X"A8",X"E6",X"82",X"A4",X"E8",X"80",X"2B",X"83",X"40",X"80",X"00",X"0A", + X"E8",X"A4",X"EA",X"A6",X"14",X"EC",X"A8",X"28",X"E8",X"A4",X"0A",X"E8",X"A4",X"EA",X"A6",X"14", + X"EC",X"A8",X"28",X"E8",X"A4",X"00",X"0A",X"E0",X"98",X"E0",X"98",X"3C",X"E0",X"98",X"12",X"88", + X"84",X"88",X"84",X"88",X"84",X"88",X"84",X"88",X"84",X"88",X"84",X"00",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"A3",X"83",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"20",X"10",X"05",X"06",X"12",X"40",X"16",X"01",X"02",X"00",X"04",X"14",X"FA",X"1E",X"2D", + X"10",X"00",X"13",X"00",X"11",X"00",X"14",X"83",X"FE",X"85",X"FE",X"85",X"FE",X"00",X"15",X"00", + X"0A",X"00",X"95",X"FE",X"85",X"FE",X"85",X"FE",X"00",X"00",X"00",X"09",X"00",X"FE",X"84",X"FE", + X"83",X"FE",X"00",X"A3",X"83",X"D5",X"B8",X"20",X"80",X"37",X"53",X"0F",X"20",X"37",X"17",X"60", + X"96",X"64",X"B6",X"BD",X"46",X"BA",X"F0",X"A3",X"C6",X"5D",X"F2",X"5F",X"34",X"3F",X"E9",X"5D", + X"FF",X"96",X"56",X"FE",X"C6",X"75",X"FA",X"03",X"F8",X"A9",X"27",X"AE",X"AF",X"C4",X"7B",X"27", + X"AE",X"AF",X"C4",X"7B",X"F0",X"A3",X"C6",X"5F",X"F2",X"8C",X"92",X"7D",X"B2",X"81",X"D2",X"E5", + X"8A",X"80",X"A8",X"D4",X"1A",X"D4",X"38",X"C6",X"64",X"B9",X"08",X"C4",X"7B",X"34",X"4A",X"04", + X"52",X"34",X"81",X"04",X"52",X"C5",X"BE",X"80",X"F4",X"06",X"04",X"52",X"76",X"91",X"C5",X"04", + X"74",X"B0",X"08",X"A4",X"46",X"D5",X"FB",X"1B",X"C5",X"A3",X"C6",X"9E",X"96",X"A2",X"14",X"45", + X"04",X"52",X"D2",X"B6",X"97",X"F7",X"97",X"F7",X"A9",X"23",X"80",X"62",X"16",X"AE",X"16",X"B2", + X"A4",X"AE",X"E9",X"A9",X"A4",X"95",X"F4",X"06",X"A4",X"95",X"95",X"BB",X"F0",X"FB",X"E7",X"E7", + X"47",X"53",X"03",X"96",X"C6",X"17",X"37",X"17",X"6B",X"AB",X"03",X"E0",X"F6",X"D7",X"85",X"27", + X"AE",X"AF",X"B8",X"20",X"A0",X"C4",X"7B",X"FB",X"47",X"E7",X"53",X"1F",X"AF",X"FB",X"47",X"E7", + X"53",X"E0",X"AE",X"C4",X"7B",X"B0",X"04",X"C5",X"F9",X"F2",X"ED",X"04",X"C6",X"D5",X"A4",X"46", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"28",X"00",X"2A",X"61",X"2C",X"E6",X"2F",X"91",X"32",X"66",X"FF",X"FF",X"35",X"65",X"38",X"92", + X"3B",X"EF",X"3F",X"75",X"43",X"46",X"47",X"46",X"4B",X"83",X"BB",X"00",X"B9",X"30",X"B1",X"FF", + X"D4",X"27",X"96",X"20",X"E8",X"20",X"83",X"B9",X"30",X"FB",X"96",X"2D",X"11",X"F1",X"96",X"34", + X"FB",X"1B",X"E3",X"83",X"FB",X"1B",X"84",X"F8",X"D4",X"27",X"C6",X"5C",X"F2",X"46",X"AA",X"D4", + X"27",X"F2",X"46",X"A9",X"D4",X"27",X"A8",X"D4",X"5D",X"F8",X"83",X"D2",X"54",X"D5",X"BE",X"00", + X"BF",X"00",X"C5",X"83",X"D4",X"27",X"D5",X"A8",X"D4",X"5D",X"C5",X"F8",X"83",X"F8",X"53",X"0F", + X"E7",X"AC",X"A3",X"AF",X"FC",X"17",X"A3",X"AE",X"F8",X"53",X"30",X"47",X"AC",X"FF",X"97",X"67", + X"AF",X"FE",X"67",X"AE",X"1C",X"FC",X"03",X"FC",X"96",X"6D",X"83",X"42",X"03",X"80",X"62",X"76", + X"A2",X"FC",X"6E",X"AC",X"FD",X"7F",X"AD",X"77",X"77",X"43",X"C0",X"A3",X"A8",X"C5",X"FC",X"6E", + X"AC",X"FD",X"7F",X"AD",X"77",X"77",X"43",X"C0",X"A3",X"D5",X"68",X"39",X"16",X"A0",X"C4",X"81", + X"C5",X"83",X"44",X"40",X"A3",X"83",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"03",X"06",X"09",X"0C",X"0F",X"12",X"15",X"18",X"1B",X"1E",X"21",X"24",X"27",X"2A",X"2D", + X"30",X"33",X"36",X"39",X"3C",X"3F",X"42",X"45",X"48",X"4B",X"4E",X"51",X"54",X"57",X"5A",X"5D", + X"60",X"5D",X"5A",X"57",X"54",X"51",X"4E",X"4B",X"48",X"45",X"42",X"3F",X"3C",X"39",X"36",X"33", + X"30",X"2D",X"2A",X"27",X"24",X"21",X"1E",X"1B",X"18",X"15",X"12",X"0F",X"0C",X"09",X"06",X"03", + X"02",X"04",X"06",X"0C",X"14",X"FF",X"A8",X"A3",X"28",X"17",X"A3",X"A9",X"12",X"24",X"C9",X"F4", + X"24",X"9A",X"7F",X"B8",X"00",X"B9",X"FF",X"F4",X"24",X"9A",X"7F",X"B8",X"00",X"B9",X"FF",X"F4", + X"24",X"8A",X"80",X"83",X"BF",X"00",X"9A",X"BF",X"A5",X"23",X"B0",X"48",X"3A",X"BA",X"08",X"81", + X"E9",X"3B",X"AB",X"C8",X"F8",X"F2",X"BA",X"43",X"B0",X"3A",X"FB",X"77",X"AB",X"F2",X"78",X"76", + X"5B",X"1F",X"FF",X"A3",X"F2",X"4A",X"37",X"17",X"E4",X"4E",X"CF",X"00",X"23",X"EC",X"6E",X"AE", + X"F6",X"59",X"27",X"AE",X"39",X"EA",X"AC",X"E4",X"2D",X"E4",X"54",X"A5",X"CF",X"FF",X"F2",X"62", + X"E4",X"64",X"27",X"AF",X"A3",X"37",X"17",X"6E",X"F6",X"71",X"27",X"AE",X"39",X"EA",X"AC",X"E4", + X"2D",X"00",X"AE",X"39",X"EA",X"AC",X"E4",X"2D",X"76",X"93",X"B5",X"CF",X"FF",X"F2",X"81",X"E4", + X"83",X"27",X"AF",X"A3",X"6E",X"AE",X"E6",X"90",X"23",X"FF",X"AE",X"39",X"EA",X"AC",X"E4",X"2D", + X"00",X"E4",X"8B",X"1F",X"FF",X"A3",X"F2",X"9C",X"00",X"00",X"E4",X"9F",X"CF",X"FF",X"A3",X"6E", + X"E6",X"AA",X"23",X"FF",X"AE",X"39",X"EA",X"AC",X"E4",X"2D",X"E4",X"A4",X"FB",X"C6",X"B4",X"00", + X"00",X"00",X"E4",X"3B",X"81",X"C6",X"BA",X"FB",X"E4",X"3B",X"8A",X"40",X"A5",X"83",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"07",X"FF",X"05",X"FF",X"02",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/Neuer Ordner/snd2.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/Neuer Ordner/snd2.vhd new file mode 100644 index 00000000..b4a02f74 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/Neuer Ordner/snd2.vhd @@ -0,0 +1,150 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity snd2 is +port ( + clk : in std_logic; + addr : in std_logic_vector(10 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of snd2 is + type rom is array(0 to 2047) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"C0",X"F0",X"F0",X"F8",X"38",X"7C",X"3C",X"7A",X"38",X"D1",X"E1",X"E1",X"E1",X"E0",X"E2",X"F0", + X"F1",X"D1",X"DC",X"4E",X"9E",X"0F",X"0F",X"1E",X"1E",X"0E",X"1E",X"1E",X"1A",X"58",X"E1",X"E1", + X"C0",X"F0",X"F0",X"F8",X"38",X"7C",X"3C",X"7A",X"38",X"D1",X"E1",X"E1",X"E1",X"E0",X"E2",X"F0", + X"F1",X"D1",X"DC",X"4E",X"9E",X"0F",X"0F",X"1E",X"1E",X"0E",X"1E",X"1E",X"1A",X"58",X"E1",X"E1", + X"C0",X"F0",X"F0",X"F8",X"38",X"7C",X"3C",X"7A",X"38",X"D1",X"E1",X"E1",X"E1",X"E0",X"E2",X"F0", + X"F1",X"D1",X"DC",X"4E",X"9E",X"0F",X"0F",X"1E",X"1E",X"0E",X"1E",X"1E",X"1A",X"58",X"E1",X"E1", + X"C0",X"F0",X"F0",X"F8",X"38",X"7C",X"3C",X"7A",X"38",X"D1",X"E1",X"E1",X"E1",X"E0",X"E2",X"F0", + X"F1",X"D1",X"DC",X"4E",X"9E",X"0F",X"0F",X"1E",X"1E",X"0E",X"1E",X"1E",X"1A",X"58",X"E1",X"E1", + X"1E",X"0E",X"3E",X"8F",X"27",X"0C",X"DC",X"38",X"7C",X"78",X"38",X"EC",X"6C",X"7C",X"78",X"70", + X"CC",X"78",X"78",X"70",X"F8",X"78",X"78",X"78",X"78",X"66",X"B8",X"E4",X"E1",X"E0",X"E6",X"63", + X"1E",X"0E",X"3E",X"8F",X"27",X"0C",X"DC",X"38",X"7C",X"78",X"38",X"EC",X"6C",X"7C",X"78",X"70", + X"CC",X"78",X"78",X"70",X"F8",X"78",X"78",X"78",X"78",X"66",X"B8",X"E4",X"E1",X"E0",X"E6",X"63", + X"1E",X"0E",X"3E",X"8F",X"27",X"0C",X"DC",X"38",X"7C",X"78",X"38",X"EC",X"6C",X"7C",X"78",X"70", + X"CC",X"78",X"78",X"70",X"F8",X"78",X"78",X"78",X"78",X"66",X"B8",X"E4",X"E1",X"E0",X"E6",X"63", + X"1E",X"0E",X"3E",X"8F",X"27",X"0C",X"DC",X"38",X"7C",X"78",X"38",X"EC",X"6C",X"7C",X"78",X"70", + X"CC",X"78",X"78",X"70",X"F8",X"78",X"78",X"78",X"78",X"66",X"B8",X"E4",X"E1",X"E0",X"E6",X"63", + X"1E",X"47",X"13",X"93",X"C6",X"E5",X"70",X"73",X"3C",X"1C",X"67",X"1F",X"19",X"E0",X"E2",X"78", + X"CC",X"3E",X"39",X"1E",X"0E",X"63",X"8B",X"91",X"F0",X"E3",X"38",X"EC",X"73",X"1C",X"4E",X"33", + X"1E",X"47",X"13",X"93",X"C6",X"E5",X"70",X"73",X"3C",X"1C",X"67",X"1F",X"19",X"E0",X"E2",X"78", + X"CC",X"3E",X"39",X"1E",X"0E",X"63",X"8B",X"91",X"F0",X"E3",X"38",X"EC",X"73",X"1C",X"4E",X"33", + X"1E",X"47",X"13",X"93",X"C6",X"E5",X"70",X"73",X"3C",X"1C",X"67",X"1F",X"19",X"E0",X"E2",X"78", + X"CC",X"3E",X"39",X"1E",X"0E",X"63",X"8B",X"91",X"F0",X"E3",X"38",X"EC",X"73",X"1C",X"4E",X"33", + X"1E",X"47",X"13",X"93",X"C6",X"E5",X"70",X"73",X"3C",X"1C",X"67",X"1F",X"19",X"E0",X"E2",X"78", + X"CC",X"3E",X"39",X"1E",X"0E",X"63",X"8B",X"91",X"F0",X"E3",X"38",X"EC",X"73",X"1C",X"4E",X"33", + X"E4",X"E2",X"E4",X"E4",X"D3",X"53",X"55",X"8D",X"53",X"33",X"33",X"34",X"D5",X"4D",X"55",X"35", + X"8D",X"4D",X"55",X"4D",X"33",X"35",X"4D",X"33",X"34",X"D5",X"55",X"4D",X"94",X"CD",X"33",X"33", + X"E4",X"E2",X"E4",X"E4",X"D3",X"53",X"55",X"8D",X"53",X"33",X"33",X"34",X"D5",X"4D",X"55",X"35", + X"8D",X"4D",X"55",X"4D",X"33",X"35",X"4D",X"33",X"34",X"D5",X"55",X"4D",X"94",X"CD",X"33",X"33", + X"E4",X"E2",X"E4",X"E4",X"D3",X"53",X"55",X"8D",X"53",X"33",X"33",X"34",X"D5",X"4D",X"55",X"35", + X"8D",X"4D",X"55",X"4D",X"33",X"35",X"4D",X"33",X"34",X"D5",X"55",X"4D",X"94",X"CD",X"33",X"33", + X"E4",X"E2",X"E4",X"E4",X"D3",X"53",X"55",X"8D",X"53",X"33",X"33",X"34",X"D5",X"4D",X"55",X"35", + X"8D",X"4D",X"55",X"4D",X"33",X"35",X"4D",X"33",X"34",X"D5",X"55",X"4D",X"94",X"CD",X"33",X"33", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"55",X"55",X"55",X"56",X"66",X"66",X"66",X"66",X"66", + X"66",X"55",X"65",X"55",X"56",X"66",X"66",X"66",X"59",X"99",X"99",X"99",X"95",X"55",X"55",X"66", + X"65",X"66",X"66",X"66",X"66",X"59",X"59",X"59",X"59",X"59",X"59",X"59",X"96",X"56",X"59",X"59", + X"66",X"56",X"66",X"66",X"66",X"66",X"55",X"55",X"95",X"56",X"59",X"99",X"99",X"99",X"95",X"99", + X"99",X"99",X"99",X"99",X"99",X"59",X"59",X"99",X"96",X"66",X"56",X"55",X"99",X"99",X"A6",X"96", + X"56",X"59",X"56",X"66",X"66",X"66",X"99",X"96",X"66",X"59",X"96",X"95",X"95",X"4D",X"93",X"66", + X"65",X"99",X"66",X"59",X"59",X"39",X"39",X"56",X"59",X"5A",X"56",X"5A",X"5A",X"69",X"5A",X"59", + X"64",X"E4",X"CD",X"4C",X"E4",X"E6",X"66",X"69",X"6A",X"66",X"A6",X"63",X"4D",X"4B",X"4D",X"59", + X"59",X"9A",X"56",X"36",X"36",X"36",X"97",X"27",X"25",X"8E",X"8D",X"8A",X"CD",X"4D",X"4C",X"D6", + X"65",X"A6",X"A6",X"66",X"64",X"D5",X"35",X"36",X"56",X"CE",X"4D",X"4A",X"6A",X"9B",X"26",X"26", + X"36",X"DD",X"CC",X"88",X"89",X"22",X"CB",X"DD",X"DD",X"CA",X"92",X"46",X"65",X"95",X"65",X"96", + X"65",X"95",X"95",X"4C",X"D3",X"4D",X"59",X"56",X"66",X"66",X"66",X"66",X"56",X"35",X"55",X"59", + X"99",X"99",X"99",X"66",X"59",X"99",X"99",X"96",X"59",X"96",X"66",X"66",X"66",X"56",X"56",X"66", + X"59",X"99",X"96",X"66",X"53",X"55",X"9A",X"65",X"99",X"94",X"D9",X"99",X"55",X"99",X"99",X"59", + X"99",X"55",X"99",X"99",X"55",X"66",X"65",X"95",X"99",X"99",X"59",X"99",X"8D",X"99",X"99",X"56", + X"65",X"96",X"59",X"59",X"95",X"66",X"66",X"59",X"66",X"65",X"55",X"9A",X"4D",X"56",X"64",X"D3", + X"00",X"66",X"4E",X"56",X"99",X"53",X"9A",X"4E",X"4D",X"A9",X"54",X"DD",X"33",X"1D",X"C9",X"93", + X"3D",X"49",X"25",X"E4",X"92",X"5E",X"48",X"95",X"E4",X"89",X"DD",X"44",X"BB",X"31",X"25",X"E4", + X"46",X"5E",X"44",X"65",X"E4",X"45",X"5D",X"84",X"55",X"D8",X"45",X"67",X"61",X"16",X"76",X"12", + X"6A",X"E1",X"4C",X"CF",X"21",X"A9",X"7A",X"1B",X"27",X"61",X"6C",X"9E",X"8D",X"98",X"E8",X"DC", + X"C1",X"47",X"EC",X"09",X"FD",X"81",X"1F",X"E2",X"01",X"FF",X"02",X"1F",X"E0",X"C1",X"FE",X"0C", + X"1F",X"C0",X"A0",X"FF",X"07",X"07",X"F0",X"70",X"7F",X"07",X"07",X"F0",X"70",X"7F",X"23",X"83", + X"F0",X"38",X"3F",X"83",X"C3",X"F2",X"1C",X"3F",X"21",X"E0",X"FC",X"8E",X"0F",X"C0",X"F0",X"7F", + X"07",X"83",X"F0",X"3C",X"3F",X"03",X"C3",X"F8",X"1E",X"1F",X"80",X"F0",X"FE",X"07",X"87",X"E0", + X"78",X"3F",X"03",X"E1",X"F8",X"1E",X"0F",X"C0",X"F0",X"FC",X"07",X"8F",X"E0",X"3C",X"3F",X"03", + X"C3",X"F8",X"1E",X"0F",X"C0",X"F8",X"7C",X"27",X"C3",X"E0",X"1E",X"3F",X"80",X"F0",X"FC",X"07", + X"87",X"F0",X"3C",X"3F",X"01",X"E1",X"FC",X"0F",X"0F",X"C0",X"7C",X"3E",X"0B",X"E1",X"F0",X"0F", + X"1F",X"80",X"F8",X"7C",X"13",X"C3",X"F0",X"1F",X"1F",X"80",X"78",X"FC",X"13",X"C3",X"F0",X"1E", + X"0F",X"C0",X"F8",X"FC",X"07",X"C3",X"F0",X"1E",X"1F",X"84",X"F0",X"7C",X"27",X"C3",X"E0",X"1E", + X"3F",X"01",X"F0",X"FC",X"0F",X"87",X"E0",X"3C",X"3F",X"01",X"E1",X"F8",X"1F",X"0F",X"C0",X"F8", + X"7C",X"13",X"C3",X"F0",X"1E",X"1F",X"81",X"F0",X"FC",X"07",X"87",X"F0",X"1E",X"1F",X"09",X"F0", + X"F8",X"07",X"8F",X"E0",X"78",X"3F",X"03",X"E1",X"F0",X"1E",X"1F",X"88",X"F0",X"FC",X"07",X"87", + X"00",X"E2",X"38",X"3F",X"03",X"E1",X"F8",X"1E",X"1F",X"80",X"F0",X"FE",X"07",X"87",X"E1",X"38", + X"1F",X"83",X"E1",X"F8",X"1E",X"0F",X"C0",X"F0",X"FC",X"0D",X"87",X"F0",X"78",X"3F",X"07",X"83", + X"F0",X"3C",X"3F",X"03",X"C1",X"F8",X"9C",X"1F",X"81",X"E0",X"FC",X"1E",X"0F",X"C4",X"F0",X"FC", + X"0F",X"07",X"C0",X"F8",X"7E",X"07",X"07",X"E2",X"78",X"7E",X"07",X"87",X"E0",X"3C",X"3F",X"03", + X"C3",X"F0",X"3C",X"3F",X"03",X"C3",X"F0",X"3C",X"3F",X"03",X"C3",X"F0",X"2C",X"3F",X"22",X"C3", + X"E2",X"2C",X"3F",X"06",X"C3",X"E2",X"3C",X"3F",X"21",X"C3",X"E4",X"78",X"3E",X"05",X"C7",X"E0", + X"78",X"7E",X"05",X"87",X"E4",X"38",X"7E",X"0B",X"0F",X"C8",X"70",X"FC",X"87",X"1F",X"81",X"61", + X"F9",X"0E",X"1F",X"83",X"C1",X"F2",X"3C",X"3E",X"23",X"87",X"E4",X"38",X"7C",X"87",X"0F",X"98", + X"71",X"F9",X"0E",X"1F",X"81",X"C3",X"F0",X"5C",X"3E",X"21",X"87",X"E6",X"38",X"7C",X"47",X"0F", + X"88",X"71",X"F9",X"0E",X"1F",X"11",X"C3",X"E6",X"1C",X"7C",X"87",X"0F",X"98",X"E1",X"F1",X"0E", + X"3E",X"23",X"87",X"C8",X"38",X"FC",X"47",X"8F",X"80",X"E3",X"E2",X"1E",X"3E",X"23",X"87",X"8C", + X"71",X"F0",X"C7",X"1E",X"31",X"C3",X"C7",X"1C",X"78",X"E1",X"8F",X"1C",X"71",X"E3",X"C6",X"1C", + X"71",X"C7",X"87",X"18",X"F1",X"C7",X"1E",X"1C",X"63",X"C7",X"9C",X"70",X"79",X"8E",X"1E",X"75", + X"C1",X"C7",X"3C",X"38",X"C7",X"87",X"1A",X"F0",X"E3",X"1E",X"1E",X"27",X"83",X"8D",X"78",X"38", + X"AF",X"0E",X"33",X"E0",X"E2",X"7C",X"38",X"7F",X"07",X"07",X"E0",X"E0",X"FC",X"3C",X"1F",X"87", + X"07",X"E0",X"71",X"FC",X"1C",X"1F",X"81",X"8B",X"F0",X"70",X"FE",X"0E",X"0F",X"C1",X"C3",X"F8", + X"0F",X"38",X"3F",X"07",X"0F",X"C1",X"C1",X"FC",X"1C",X"3F",X"07",X"0F",X"E0",X"71",X"BC",X"1C", + X"1F",X"83",X"87",X"E2",X"61",X"FC",X"0E",X"3F",X"03",X"87",X"E0",X"61",X"FC",X"5C",X"3B",X"13", + X"86",X"E2",X"71",X"9C",X"4E",X"1F",X"19",X"8E",X"70",X"38",X"FC",X"27",X"39",X"C0",X"E3",X"71", + X"B8",X"EE",X"07",X"1B",X"8D",X"C6",X"71",X"38",X"CC",X"66",X"3B",X"8C",X"C7",X"71",X"B8",X"CC", + X"27",X"39",X"C0",X"E7",X"71",X"B8",X"CC",X"63",X"39",X"88",X"E7",X"71",X"19",X"CC",X"67",X"3B", + X"88",X"C6",X"72",X"39",X"9C",X"C6",X"73",X"19",X"CC",X"62",X"73",X"B8",X"9C",X"6E",X"27",X"1D", + X"88",X"CE",X"63",X"39",X"9C",X"8E",X"76",X"31",X"1B",X"C4",X"4E",X"73",X"13",X"9D",X"88",X"E7", + X"62",X"3B",X"99",X"8E",X"C4",X"83",X"FB",X"01",X"FC",X"88",X"EE",X"62",X"3B",X"D8",X"1D",X"E6", + X"07",X"79",X"83",X"BC",X"C0",X"EF",X"B0",X"37",X"9C",X"0D",X"E7",X"03",X"7B",X"80",X"DF",X"60", + X"37",X"DC",X"04",X"FE",X"03",X"7B",X"C0",X"6F",X"78",X"0D",X"EE",X"07",X"77",X"81",X"CE",X"C6", + X"3B",X"3C",X"13",X"BB",X"03",X"5D",X"86",X"37",X"26",X"65",X"D8",X"CB",X"24",X"E6",X"38",X"CE", + X"67",X"64",X"D3",X"32",X"64",X"FB",X"26",X"61",X"BB",X"24",X"ED",X"99",X"99",X"39",X"16",X"72", + X"4E",X"33",X"32",X"73",X"96",X"66",X"66",X"33",X"66",X"36",X"66",X"39",X"A6",X"71",X"98",X"9C", + X"DD",X"91",X"99",X"99",X"B1",X"4C",X"E3",X"33",X"33",X"38",X"CC",X"CB",X"31",X"CC",X"E6",X"64", + X"59",X"93",X"33",X"99",X"8B",X"33",X"8C",X"CB",X"1C",X"CC",X"C9",X"9C",X"CC",X"C9",X"9D",X"8C", + X"66",X"CD",X"33",X"8C",X"E9",X"99",X"93",X"99",X"99",X"99",X"33",X"98",X"E6",X"66",X"2C",X"E0", + X"00",X"00",X"00",X"AB",X"35",X"4C",X"65",X"9A",X"D9",X"8C",X"A6",X"B6",X"69",X"24",X"CD",X"B6", + X"65",X"29",X"AD",X"B2",X"62",X"4C",X"DD",X"98",X"C9",X"9B",X"5B",X"32",X"8C",X"6D",X"B9",X"A4", + X"99",X"B7",X"64",X"44",X"57",X"76",X"C9",X"25",X"77",X"6A",X"28",X"99",X"EE",X"D4",X"44",X"B5", + X"D9",X"88",X"46",X"EB",X"99",X"89",X"99",X"EE",X"53",X"19",X"9C",X"F6",X"22",X"26",X"D9",X"98", + X"C4",X"6E",X"F6",X"93",X"33",X"39",X"C8",X"85",X"76",X"79",X"26",X"31",X"76",X"C4",X"C6",X"76", + X"7A",X"22",X"25",X"B3",X"91",X"85",X"CD",X"E9",X"14",X"CC",X"E6",X"64",X"67",X"37",X"A6",X"32", + X"73",X"B3",X"42",X"9D",X"9B",X"33",X"19",X"99",X"C9",X"86",X"EE",X"B3",X"31",X"93",X"99",X"98", + X"CE",X"CC",X"C6",X"66",X"67",X"32",X"33",X"BB",X"94",X"CC",X"99",X"CC",X"C4",X"F6",X"EA",X"66", + X"62",X"76",X"31",X"4F",X"B4",X"4B",X"13",X"33",X"B0",X"9D",X"B9",X"13",X"66",X"33",X"63",X"3B", + X"39",X"0D",X"60",X"B6",X"66",X"27",X"E9",X"33",X"31",X"B3",X"91",X"9C",X"E1",X"33",X"A4",X"F9", + X"4C",X"6E",X"33",X"91",X"9D",X"98",X"EC",X"E5",X"36",X"27",X"33",X"19",X"B8",X"33",X"49",X"D8", + X"C6",X"EE",X"98",X"9C",X"4E",X"62",X"67",X"8C",X"C8",X"D9",X"C4",X"EE",X"33",X"13",X"93",X"89", + X"9E",X"61",X"9E",X"CD",X"66",X"71",X"46",X"76",X"63",X"33",X"C8",X"4F",X"26",X"53",X"3C",X"C1", + X"E4",X"EC",X"67",X"D0",X"7C",X"1B",X"99",X"E1",X"1E",X"0D",X"C6",X"7C",X"0F",X"86",X"C3",X"F8", + X"0F",X"07",X"C2",X"FC",X"0F",X"0D",X"C3",X"F0",X"1E",X"1B",X"8F",X"C0",X"E4",X"2E",X"37",X"83", + X"B1",X"B8",X"DC",X"0B",X"85",X"C2",X"F0",X"3C",X"3E",X"17",X"81",X"E1",X"71",X"F8",X"1E",X"1B", + X"0F",X"8D",X"C1",X"E1",X"B8",X"DC",X"1E",X"1B",X"8D",X"C1",X"E1",X"B8",X"D8",X"2E",X"33",X"1F", + X"83",X"63",X"E3",X"30",X"D8",X"EE",X"37",X"07",X"8D",X"C6",X"E0",X"71",X"38",X"F8",X"4C",X"2F", + X"33",X"83",X"8D",X"8E",X"E2",X"72",X"71",X"BC",X"1C",X"9C",X"6E",X"0E",X"67",X"1B",X"83",X"39", + X"CD",X"C1",X"CC",X"E2",X"70",X"F2",X"63",X"B8",X"73",X"38",X"D8",X"39",X"9C",X"CE",X"1E",X"CC", + X"67",X"1C",X"67",X"1B",X"86",X"37",X"19",X"C7",X"19",X"CC",X"C3",X"8C",X"E3",X"70",X"E6",X"71", + X"B8",X"71",X"39",X"CC",X"1C",X"CE",X"67",X"0E",X"27",X"1B",X"87",X"19",X"8E",X"E1",X"C4",X"E3", + X"78",X"78",X"3C",X"DC",X"1E",X"66",X"3B",X"83",X"9D",X"8C",X"E0",X"F0",X"F1",X"B8",X"38",X"DE", + X"36",X"0F",X"0B",X"86",X"E1",X"F0",X"78",X"DC",X"1E",X"17",X"19",X"C1",X"E2",X"71",X"BC",X"1E", + X"27",X"9B",X"C0",X"F0",X"78",X"FC",X"0F",X"07",X"89",X"E2",X"70",X"9C",X"7E",X"07",X"89",X"C6", + X"F0",X"3C",X"4E",X"37",X"C0",X"E3",X"71",X"9E",X"43",X"89",X"E3",X"70",X"5C",X"27",X"0B",X"E1", + X"98",X"9E",X"37",X"82",X"71",X"38",X"DF",X"04",X"E6",X"61",X"3E",X"33",X"0D",X"C3",X"78",X"53", + X"13",X"8E",X"F1",X"1C",X"93",X"1D",X"E0",X"B1",X"46",X"7B",X"89",X"32",X"8D",X"3B",X"84",X"94", + X"C5",X"9C",X"E2",X"4C",X"67",X"AE",X"72",X"22",X"4E",X"6F",X"9A",X"14",X"62",X"CF",X"7B",X"21", + X"42",X"36",X"EF",X"64",X"98",X"C6",X"6E",X"F6",X"98",X"C2",X"2C",X"EF",X"34",X"91",X"11",X"5B", + X"7A",X"D1",X"24",X"49",X"B6",X"E7",X"24",X"92",X"46",X"DD",X"DA",X"49",X"32",X"4A",X"CF",X"59", + X"25",X"2A",X"56",X"77",X"35",X"14",X"AA",X"99",X"B7",X"35",X"25",X"2A",X"65",X"AD",X"B5",X"30"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c-2e.bpr b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c-2e.bpr new file mode 100644 index 00000000..f600a02b Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c-2e.bpr differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c-2f.bpr b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c-2f.bpr new file mode 100644 index 00000000..3d4a9159 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c-2f.bpr differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c_3h.bin b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c_3h.bin new file mode 100644 index 00000000..c2d7d5af Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c_3h.bin differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c_5ca.bin b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c_5ca.bin new file mode 100644 index 00000000..6d7cc556 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c_5ca.bin differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c_5ea.bin b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c_5ea.bin new file mode 100644 index 00000000..b293af9a Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/c_5ea.bin differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/col1.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/col1.vhd new file mode 100644 index 00000000..38909a7a --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/col1.vhd @@ -0,0 +1,38 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity col1 is +port ( + clk : in std_logic; + addr : in std_logic_vector(7 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of col1 is + type rom is array(0 to 255) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"0F",X"0C",X"0A",X"0F",X"0F",X"00",X"0B",X"00",X"0F",X"0C",X"00",X"00",X"0F",X"0C",X"00",X"07", + X"0F",X"0C",X"00",X"03",X"0F",X"0C",X"04",X"00",X"0F",X"0C",X"04",X"03",X"0F",X"07",X"00",X"0A", + X"0F",X"0F",X"0C",X"09",X"0F",X"07",X"03",X"0A",X"0F",X"0E",X"0B",X"00",X"0F",X"03",X"0B",X"07", + X"0F",X"0F",X"0B",X"00",X"0F",X"0C",X"07",X"00",X"0F",X"0F",X"07",X"00",X"0F",X"0C",X"07",X"00", + X"0F",X"0C",X"0A",X"0F",X"0F",X"00",X"0B",X"00",X"0F",X"0F",X"03",X"05",X"0F",X"0F",X"03",X"05", + X"0F",X"0F",X"03",X"05",X"0F",X"0F",X"03",X"05",X"0F",X"0F",X"00",X"05",X"0F",X"07",X"00",X"0A", + X"0F",X"0F",X"0C",X"09",X"0F",X"07",X"03",X"0A",X"0F",X"0E",X"0B",X"00",X"0F",X"03",X"0B",X"07", + X"0F",X"0F",X"0B",X"00",X"0F",X"0C",X"07",X"00",X"0F",X"0F",X"07",X"00",X"0F",X"0C",X"07",X"00", + X"0F",X"0C",X"0A",X"0F",X"0F",X"0C",X"0B",X"00",X"0F",X"0C",X"04",X"0B",X"0F",X"0C",X"04",X"0B", + X"0F",X"0C",X"04",X"0B",X"0F",X"0C",X"04",X"0B",X"0F",X"0C",X"04",X"0B",X"0F",X"07",X"00",X"0A", + X"0F",X"0F",X"0C",X"09",X"0F",X"07",X"03",X"0A",X"0F",X"0E",X"0B",X"00",X"0F",X"03",X"0B",X"07", + X"0F",X"0F",X"0B",X"00",X"0F",X"0C",X"07",X"00",X"0F",X"0F",X"07",X"00",X"0F",X"04",X"07",X"00", + X"0F",X"0C",X"0A",X"0F",X"0F",X"00",X"0B",X"00",X"0F",X"04",X"00",X"00",X"0F",X"04",X"00",X"00", + X"0F",X"04",X"00",X"00",X"0F",X"04",X"00",X"00",X"0F",X"04",X"00",X"00",X"0F",X"07",X"00",X"0A", + X"0F",X"0F",X"0C",X"09",X"0F",X"07",X"03",X"0A",X"0F",X"0E",X"0B",X"00",X"0F",X"03",X"0B",X"07", + X"0F",X"0F",X"0B",X"00",X"0F",X"0C",X"00",X"00",X"0F",X"0F",X"07",X"00",X"0F",X"0C",X"07",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/col2.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/col2.vhd new file mode 100644 index 00000000..dc7dca3c --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/col2.vhd @@ -0,0 +1,38 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity col2 is +port ( + clk : in std_logic; + addr : in std_logic_vector(7 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of col2 is + type rom is array(0 to 255) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"0F",X"0F",X"00",X"01",X"0F",X"09",X"00",X"00",X"0F",X"0F",X"00",X"09",X"0F",X"0F",X"00",X"01", + X"0F",X"0F",X"00",X"00",X"0F",X"0F",X"0C",X"00",X"0F",X"0F",X"0C",X"0E",X"0F",X"05",X"00",X"00", + X"0F",X"01",X"09",X"00",X"0F",X"05",X"01",X"00",X"0F",X"0F",X"00",X"00",X"0F",X"01",X"0E",X"00", + X"0F",X"01",X"0E",X"00",X"0F",X"0F",X"00",X"00",X"0F",X"01",X"00",X"00",X"0F",X"01",X"00",X"00", + X"0F",X"0F",X"00",X"01",X"0F",X"09",X"00",X"00",X"0F",X"00",X"0E",X"00",X"0F",X"00",X"0E",X"00", + X"0F",X"00",X"0E",X"00",X"0F",X"00",X"0E",X"00",X"0F",X"00",X"0E",X"00",X"0F",X"05",X"00",X"00", + X"0F",X"01",X"09",X"00",X"0F",X"05",X"01",X"00",X"0F",X"0F",X"00",X"00",X"0F",X"01",X"0E",X"00", + X"0F",X"01",X"0E",X"00",X"0F",X"0F",X"00",X"00",X"0F",X"01",X"00",X"00",X"0F",X"01",X"00",X"00", + X"0F",X"0F",X"00",X"01",X"0F",X"0F",X"00",X"00",X"0F",X"0F",X"0C",X"00",X"0F",X"0F",X"0C",X"00", + X"0F",X"0F",X"0C",X"00",X"0F",X"0F",X"0C",X"00",X"0F",X"0F",X"0C",X"00",X"0F",X"05",X"00",X"00", + X"0F",X"01",X"09",X"00",X"0F",X"05",X"01",X"00",X"0F",X"0F",X"00",X"00",X"0F",X"01",X"0E",X"00", + X"0F",X"01",X"0E",X"00",X"0F",X"0F",X"00",X"00",X"0F",X"01",X"00",X"00",X"0F",X"07",X"00",X"00", + X"0F",X"0F",X"00",X"01",X"0F",X"09",X"00",X"00",X"0F",X"01",X"00",X"09",X"0F",X"01",X"00",X"09", + X"0F",X"01",X"00",X"09",X"0F",X"01",X"00",X"09",X"0F",X"01",X"00",X"09",X"0F",X"05",X"00",X"00", + X"0F",X"01",X"09",X"00",X"0F",X"05",X"01",X"00",X"0F",X"0F",X"00",X"00",X"0F",X"01",X"0E",X"00", + X"0F",X"01",X"0E",X"00",X"0F",X"0F",X"0E",X"00",X"0F",X"01",X"00",X"00",X"0F",X"01",X"00",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/col3.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/col3.vhd new file mode 100644 index 00000000..73fb5aee --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/col3.vhd @@ -0,0 +1,38 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity col3 is +port ( + clk : in std_logic; + addr : in std_logic_vector(7 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of col3 is + type rom is array(0 to 255) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"01",X"07",X"01",X"01",X"01",X"03",X"02",X"04",X"05",X"04",X"05",X"02",X"05",X"02",X"05", + X"03",X"03",X"02",X"03",X"03",X"04",X"03",X"04",X"04",X"05",X"04",X"05",X"05",X"05",X"05",X"06", + X"00",X"01",X"07",X"01",X"01",X"01",X"03",X"02",X"04",X"05",X"04",X"05",X"02",X"05",X"02",X"05", + X"03",X"03",X"02",X"03",X"03",X"04",X"03",X"04",X"04",X"05",X"04",X"05",X"05",X"05",X"05",X"06", + X"00",X"01",X"07",X"01",X"01",X"01",X"03",X"02",X"04",X"05",X"04",X"05",X"02",X"05",X"02",X"05", + X"03",X"03",X"02",X"03",X"03",X"04",X"03",X"04",X"04",X"05",X"04",X"05",X"05",X"05",X"05",X"06", + X"00",X"01",X"07",X"02",X"02",X"02",X"03",X"02",X"04",X"05",X"04",X"05",X"02",X"05",X"02",X"05", + X"03",X"03",X"02",X"03",X"03",X"04",X"03",X"04",X"04",X"05",X"04",X"05",X"05",X"05",X"05",X"06", + X"00",X"01",X"07",X"02",X"02",X"02",X"03",X"02",X"04",X"05",X"04",X"05",X"02",X"05",X"02",X"05", + X"03",X"03",X"02",X"03",X"03",X"04",X"03",X"04",X"04",X"05",X"04",X"05",X"05",X"05",X"05",X"06", + X"00",X"01",X"07",X"02",X"02",X"02",X"03",X"02",X"04",X"05",X"04",X"05",X"02",X"05",X"02",X"05", + X"03",X"03",X"02",X"03",X"03",X"04",X"03",X"04",X"04",X"05",X"04",X"05",X"05",X"05",X"05",X"06", + X"00",X"01",X"07",X"02",X"02",X"02",X"03",X"02",X"04",X"05",X"04",X"05",X"02",X"05",X"02",X"05", + X"03",X"03",X"02",X"03",X"03",X"04",X"03",X"04",X"04",X"05",X"04",X"05",X"05",X"05",X"05",X"06", + X"00",X"01",X"07",X"02",X"02",X"02",X"03",X"02",X"04",X"05",X"04",X"05",X"02",X"05",X"02",X"05", + X"03",X"03",X"02",X"03",X"03",X"04",X"03",X"04",X"04",X"05",X"04",X"05",X"05",X"05",X"05",X"06"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/dkj_wave.bin b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/dkj_wave.bin new file mode 100644 index 00000000..df502ec9 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/dkj_wave.bin differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/dkjr1 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/dkjr1 new file mode 100644 index 00000000..8c98c41a Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/dkjr1 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/dkjr10 b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/dkjr10 new file mode 100644 index 00000000..bbac1fc4 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/dkjr10 differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/empty.bin b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/empty.bin new file mode 100644 index 00000000..d84f9892 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/empty.bin differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/make_tron_proms.bat b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/make_tron_proms.bat new file mode 100644 index 00000000..8369198a --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/make_tron_proms.bat @@ -0,0 +1,20 @@ +copy /b 0000 + 1000 + 1800 + 2000 + 2800 + 3000 + 4000 + 4800 + 5000 + 5800 prog.bin + +make_vhdl_prom prog.bin prog.vhd + + +make_vhdl_prom v_3na.bin vid1.vhd +make_vhdl_prom dkjr10 vid2.vhd + +make_vhdl_prom v_7c.bin obj1.vhd +make_vhdl_prom v_7d.bin obj2.vhd +make_vhdl_prom v_7e.bin obj3.vhd +make_vhdl_prom v_7f.bin obj4.vhd + +make_vhdl_prom c-2e.bpr col1.vhd +make_vhdl_prom c-2f.bpr col2.vhd +make_vhdl_prom v-2n.bpr col3.vhd + + +make_vhdl_prom c_3h.bin snd1.vhd +pause diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/make_vhdl_prom.exe b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/make_vhdl_prom.exe new file mode 100644 index 00000000..1e5618bf Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/make_vhdl_prom.exe differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj1.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj1.vhd new file mode 100644 index 00000000..cd11a40a --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj1.vhd @@ -0,0 +1,150 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity obj1 is +port ( + clk : in std_logic; + addr : in std_logic_vector(10 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of obj1 is + type rom is array(0 to 2047) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"0F",X"1F",X"3F", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"07",X"1F",X"1F",X"3F", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"07",X"07", + X"00",X"1C",X"1E",X"14",X"00",X"0F",X"07",X"03",X"07",X"07",X"79",X"FE",X"FF",X"CF",X"CF",X"1F", + X"00",X"00",X"00",X"00",X"00",X"01",X"01",X"03",X"01",X"00",X"01",X"01",X"07",X"0F",X"1F",X"27", + X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"07",X"0F",X"00",X"3F",X"3E",X"7F",X"EF",X"CF",X"CF", + X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"07",X"0F",X"00",X"3F",X"3F",X"7F",X"EF",X"CF",X"CF", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"03",X"07",X"3F",X"7F",X"EF",X"CF",X"CF",X"CF",X"EF",X"7F",X"3F",X"3F",X"F9",X"F7", + X"00",X"00",X"03",X"07",X"3F",X"7F",X"EF",X"CF",X"CF",X"CF",X"EF",X"7F",X"3F",X"1F",X"3C",X"3D", + X"00",X"00",X"04",X"1C",X"65",X"E7",X"1F",X"1F",X"1F",X"55",X"4C",X"44",X"04",X"00",X"00",X"00", + X"00",X"00",X"04",X"1C",X"64",X"E1",X"F9",X"E9",X"C1",X"55",X"4C",X"44",X"04",X"00",X"00",X"00", + X"00",X"00",X"00",X"02",X"0E",X"32",X"71",X"1F",X"1F",X"1F",X"2A",X"26",X"22",X"02",X"00",X"00", + X"00",X"00",X"00",X"02",X"0E",X"32",X"70",X"7C",X"74",X"60",X"2A",X"26",X"22",X"02",X"00",X"00", + X"00",X"03",X"07",X"07",X"0F",X"0F",X"1F",X"1F",X"1F",X"0F",X"0F",X"1C",X"3F",X"3F",X"7F",X"7F", + X"00",X"00",X"00",X"78",X"FC",X"FC",X"F8",X"FC",X"7E",X"7F",X"3F",X"3F",X"3F",X"7F",X"7F",X"FF", + X"00",X"00",X"00",X"0C",X"BF",X"FF",X"FF",X"FF",X"7F",X"E7",X"C3",X"C3",X"47",X"1F",X"3F",X"7F", + X"1F",X"0F",X"07",X"03",X"07",X"37",X"3F",X"3F",X"3F",X"37",X"07",X"03",X"07",X"0F",X"1F",X"00", + X"00",X"00",X"00",X"00",X"05",X"06",X"07",X"09",X"0F",X"1F",X"3F",X"7F",X"7F",X"7E",X"78",X"21", + X"00",X"00",X"00",X"00",X"0A",X"0C",X"0F",X"13",X"1F",X"0F",X"07",X"07",X"03",X"03",X"01",X"03", + X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"01",X"00",X"03",X"03",X"07",X"0D",X"03",X"07",X"03", + X"04",X"1C",X"65",X"E1",X"F9",X"E8",X"C0",X"55",X"4C",X"44",X"04",X"00",X"00",X"00",X"00",X"00", + X"00",X"04",X"1C",X"65",X"E1",X"F9",X"E9",X"C1",X"55",X"4C",X"44",X"04",X"00",X"00",X"00",X"00", + X"00",X"04",X"1C",X"65",X"E1",X"F9",X"E9",X"C1",X"54",X"4C",X"45",X"05",X"01",X"00",X"00",X"00", + X"00",X"02",X"0E",X"32",X"70",X"7C",X"74",X"60",X"2A",X"26",X"22",X"02",X"00",X"00",X"00",X"00", + X"00",X"00",X"02",X"0E",X"32",X"70",X"7C",X"74",X"60",X"2A",X"26",X"22",X"02",X"00",X"00",X"00", + X"00",X"00",X"00",X"01",X"01",X"01",X"01",X"01",X"01",X"03",X"03",X"03",X"01",X"01",X"00",X"00", + X"00",X"02",X"0D",X"06",X"07",X"03",X"03",X"01",X"01",X"01",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"01",X"03",X"07",X"07",X"3F",X"07",X"07",X"07",X"03",X"01",X"00",X"00",X"00", + X"00",X"00",X"01",X"03",X"07",X"0B",X"2A",X"2B",X"2B",X"16",X"0B",X"07",X"03",X"01",X"00",X"00", + X"03",X"07",X"05",X"08",X"1B",X"19",X"05",X"3F",X"3F",X"0F",X"05",X"37",X"3F",X"3F",X"3E",X"1C", + X"00",X"01",X"0D",X"1C",X"61",X"C9",X"ED",X"C7",X"C7",X"ED",X"C9",X"61",X"9C",X"0D",X"01",X"00", + X"03",X"07",X"0F",X"1F",X"3F",X"7F",X"79",X"79",X"7F",X"79",X"79",X"7F",X"3F",X"1F",X"0F",X"07", + X"03",X"07",X"0F",X"1F",X"3F",X"7F",X"79",X"79",X"7F",X"79",X"79",X"7F",X"3F",X"1F",X"0F",X"07", + X"00",X"80",X"00",X"80",X"00",X"85",X"44",X"88",X"70",X"88",X"44",X"85",X"00",X"80",X"00",X"80", + X"54",X"86",X"45",X"89",X"4B",X"B7",X"FF",X"FF",X"FF",X"FF",X"FF",X"BF",X"1F",X"0F",X"00",X"00", + X"00",X"00",X"00",X"01",X"07",X"8F",X"DF",X"FF",X"FF",X"FF",X"B7",X"4B",X"89",X"45",X"86",X"54", + X"00",X"18",X"3F",X"7F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"B7",X"4B",X"89",X"45",X"86",X"54", + X"00",X"00",X"09",X"00",X"00",X"08",X"08",X"08",X"08",X"04",X"04",X"03",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"07",X"3F",X"3F",X"7F",X"5F",X"EF",X"F6",X"AC",X"CD",X"68",X"23",X"07", + X"07",X"03",X"08",X"1A",X"33",X"2B",X"3D",X"3B",X"17",X"1F",X"0F",X"07",X"01",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"01",X"01",X"01",X"01",X"01",X"03",X"03",X"07", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"06",X"04",X"04",X"01",X"06",X"0E", + X"00",X"00",X"00",X"00",X"C0",X"78",X"00",X"00",X"00",X"00",X"00",X"17",X"E7",X"87",X"06",X"06", + X"7F",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"41",X"42",X"44",X"48",X"10",X"00",X"0F",X"00", + X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40", + X"00",X"0F",X"00",X"13",X"4B",X"53",X"53",X"4B",X"47",X"43",X"43",X"43",X"43",X"40",X"40",X"7F", + X"FF",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"00",X"00",X"00",X"FF",X"00", + X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF", + X"00",X"00",X"01",X"01",X"02",X"02",X"02",X"04",X"04",X"04",X"08",X"08",X"08",X"08",X"08",X"08", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"20",X"10",X"08",X"00",X"00",X"00",X"00",X"04",X"18",X"00",X"00",X"00",X"00",X"02",X"00",X"00", + X"17",X"2F",X"1F",X"2F",X"3F",X"7F",X"7F",X"7F",X"7F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"7F",X"FF",X"FF",X"FF",X"FF",X"7F",X"3F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0C",X"0C",X"06",X"06",X"06",X"04",X"08",X"10",X"20",X"00",X"80",X"60",X"18",X"0C",X"00",X"00", + X"00",X"18",X"20",X"40",X"80",X"00",X"00",X"21",X"11",X"09",X"04",X"04",X"06",X"06",X"06",X"06", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"3C",X"1F",X"0F",X"07",X"07",X"07",X"00",X"00",X"00",X"07",X"07",X"07",X"0F",X"1F",X"3C",X"00", + X"01",X"03",X"05",X"06",X"00",X"00",X"00",X"0F",X"1F",X"3F",X"3F",X"3F",X"3E",X"38",X"10",X"00", + X"01",X"03",X"05",X"06",X"00",X"00",X"00",X"03",X"07",X"07",X"07",X"03",X"01",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"02",X"03",X"01",X"00",X"01",X"03",X"01",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"02",X"03",X"01",X"00",X"00",X"00",X"00",X"00", + X"00",X"04",X"00",X"11",X"02",X"05",X"0D",X"0F",X"0D",X"05",X"42",X"01",X"00",X"04",X"00",X"00", + X"00",X"00",X"00",X"00",X"09",X"02",X"05",X"05",X"05",X"02",X"01",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"01",X"02",X"05",X"0B",X"0B",X"0B",X"0B",X"05",X"02",X"01",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"01",X"02",X"05",X"04",X"04",X"05",X"02",X"01",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"02",X"05",X"08",X"00",X"00",X"00",X"03",X"01",X"00",X"00",X"05",X"02",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"40",X"E0",X"BF",X"BF",X"E0",X"40",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"03",X"03",X"01",X"00",X"00",X"00", + X"80",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"80",X"7F",X"80", + X"00",X"00",X"00",X"00",X"07",X"03",X"0B",X"0C",X"0C",X"0F",X"06",X"06",X"00",X"00",X"00",X"00", + X"00",X"01",X"03",X"01",X"06",X"0D",X"05",X"07",X"02",X"07",X"02",X"02",X"01",X"01",X"00",X"00", + X"00",X"00",X"00",X"00",X"0E",X"1F",X"3B",X"33",X"33",X"39",X"18",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"10",X"29",X"2B",X"2B",X"27",X"27",X"03",X"03",X"02",X"02",X"02",X"03", + X"00",X"00",X"00",X"00",X"00",X"11",X"2B",X"4B",X"47",X"87",X"03",X"01",X"01",X"01",X"01",X"00", + X"07",X"0F",X"1E",X"3F",X"3F",X"7F",X"7E",X"7E",X"7F",X"7E",X"7F",X"3F",X"3F",X"1E",X"0F",X"07", + X"C0",X"C0",X"C1",X"C2",X"CE",X"DC",X"F0",X"F9",X"F9",X"F0",X"DC",X"CE",X"C2",X"C1",X"C0",X"C0", + X"0C",X"0C",X"0C",X"0C",X"0D",X"0D",X"0F",X"0F",X"0F",X"0F",X"0D",X"0D",X"0C",X"0C",X"0C",X"0C", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"80",X"80",X"80",X"C0",X"E0",X"E0",X"E0",X"E0",X"E0",X"E1",X"E3",X"61",X"65",X"60",X"60",X"60", + X"60",X"60",X"60",X"60",X"68",X"88",X"68",X"68",X"60",X"60",X"60",X"60",X"60",X"60",X"60",X"60", + X"60",X"E0",X"E0",X"E1",X"E3",X"E5",X"E6",X"E1",X"C0",X"80",X"80",X"80",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"C8",X"C8",X"C8",X"C8",X"C8",X"C8",X"C8",X"C8",X"C8",X"C8",X"C8",X"C8", + X"C8",X"C8",X"C8",X"90",X"30",X"60",X"C0",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"80",X"80",X"80",X"C0",X"E0",X"E0",X"E0",X"E0",X"E1",X"63",X"61",X"65",X"20",X"00",X"00", + X"40",X"60",X"60",X"60",X"68",X"68",X"88",X"68",X"60",X"60",X"60",X"40",X"00",X"00",X"20",X"60", + X"60",X"60",X"E0",X"E0",X"E0",X"E0",X"E0",X"C0",X"9F",X"9F",X"8D",X"06",X"02",X"06",X"00",X"00", + X"40",X"80",X"89",X"01",X"18",X"18",X"4E",X"01",X"00",X"07",X"3C",X"38",X"31",X"00",X"88",X"80", + X"01",X"00",X"00",X"00",X"00",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"32",X"18",X"00",X"00", + X"00",X"7F",X"C0",X"BF",X"BF",X"BF",X"BF",X"BF",X"BF",X"BF",X"BF",X"BF",X"BF",X"C0",X"7F",X"00", + X"00",X"03",X"04",X"08",X"10",X"20",X"20",X"20",X"20",X"20",X"20",X"10",X"08",X"04",X"03",X"00", + X"00",X"00",X"00",X"01",X"02",X"04",X"08",X"08",X"08",X"08",X"04",X"02",X"01",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"01",X"02",X"04",X"04",X"02",X"01",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"08",X"04",X"00",X"00",X"00",X"18",X"00",X"00",X"00",X"04",X"08",X"00",X"00", + X"7F",X"7F",X"FF",X"FF",X"FF",X"FF",X"CF",X"BF",X"1E",X"1E",X"0C",X"00",X"00",X"00",X"00",X"00", + X"7F",X"7F",X"FF",X"FF",X"FF",X"FF",X"FF",X"CF",X"BF",X"1F",X"1E",X"0C",X"00",X"00",X"00",X"00", + X"1F",X"3F",X"3F",X"7F",X"7F",X"7F",X"7F",X"67",X"DF",X"0F",X"0F",X"06",X"00",X"00",X"00",X"00", + X"3F",X"3F",X"3F",X"3F",X"18",X"0C",X"1F",X"1F",X"3E",X"7C",X"F8",X"00",X"A0",X"F0",X"E0",X"00", + X"63",X"77",X"7F",X"7F",X"3F",X"1F",X"07",X"0F",X"1F",X"3F",X"7E",X"00",X"A0",X"F0",X"00",X"00", + X"CF",X"EF",X"7F",X"3E",X"3F",X"00",X"0F",X"07",X"03",X"01",X"00",X"00",X"00",X"00",X"00",X"00", + X"CF",X"EF",X"7F",X"3F",X"3F",X"00",X"0F",X"07",X"03",X"01",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"78",X"F0",X"F0",X"D0",X"80",X"00",X"00",X"00",X"00",X"20",X"70",X"78",X"7E",X"3E",X"1C", + X"F7",X"E7",X"07",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"39",X"39",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"30",X"38",X"38",X"7C",X"7C",X"1E",X"1F",X"0F",X"0F",X"0F",X"07",X"07",X"27",X"8B", + X"FB",X"8B",X"2F",X"0F",X"0F",X"1F",X"3F",X"3E",X"FC",X"F8",X"70",X"F0",X"60",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"06",X"06",X"0C",X"0E",X"0F",X"0F",X"07",X"03",X"00", + X"7F",X"67",X"7F",X"3F",X"0F",X"7F",X"FF",X"FF",X"7E",X"F0",X"20",X"00",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"EF",X"C7",X"CF",X"47",X"2F",X"7E",X"7C",X"7C",X"2E",X"3C",X"0C",X"00",X"00",X"00", + X"CF",X"CF",X"EF",X"CF",X"CF",X"7F",X"3F",X"5F",X"C7",X"E7",X"7F",X"FF",X"FF",X"FF",X"BF",X"0E", + X"00",X"00",X"00",X"01",X"03",X"07",X"07",X"0F",X"0F",X"0F",X"0C",X"07",X"00",X"00",X"00",X"00", + X"01",X"03",X"03",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"0F",X"0F",X"2F",X"8B",X"FB", + X"FB",X"03",X"27",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"0F",X"0F",X"07",X"0F",X"06", + X"00",X"00",X"30",X"38",X"38",X"7C",X"7C",X"1E",X"1F",X"0F",X"0F",X"0F",X"07",X"07",X"27",X"8B", + X"07",X"08",X"08",X"08",X"07",X"00",X"07",X"08",X"08",X"08",X"07",X"00",X"00",X"0F",X"04",X"00", + X"07",X"08",X"08",X"07",X"00",X"07",X"08",X"08",X"07",X"00",X"06",X"09",X"08",X"08",X"04",X"00", + X"07",X"08",X"08",X"07",X"00",X"07",X"08",X"08",X"07",X"00",X"08",X"0D",X"0B",X"09",X"08",X"00", + X"07",X"08",X"08",X"08",X"07",X"00",X"07",X"08",X"08",X"08",X"07",X"00",X"0F",X"04",X"02",X"01", + X"07",X"08",X"08",X"07",X"00",X"07",X"08",X"08",X"07",X"00",X"06",X"09",X"09",X"09",X"06",X"00", + X"07",X"08",X"07",X"00",X"07",X"08",X"07",X"00",X"06",X"09",X"08",X"04",X"00",X"0F",X"04",X"00", + X"07",X"08",X"07",X"00",X"07",X"08",X"07",X"00",X"04",X"09",X"09",X"07",X"00",X"0F",X"04",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj2.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj2.vhd new file mode 100644 index 00000000..dc26af33 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj2.vhd @@ -0,0 +1,150 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity obj2 is +port ( + clk : in std_logic; + addr : in std_logic_vector(10 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of obj2 is + type rom is array(0 to 2047) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"18",X"3B",X"3F",X"3F",X"3F",X"9F",X"FD", + X"00",X"00",X"00",X"06",X"0F",X"1F",X"1F",X"3D",X"3C",X"3D",X"3F",X"1F",X"1A",X"80",X"C0",X"E3", + X"00",X"00",X"00",X"00",X"00",X"18",X"0C",X"1C",X"1C",X"3C",X"7E",X"FF",X"FF",X"FD",X"FC",X"DE", + X"00",X"00",X"00",X"00",X"1C",X"9C",X"CC",X"CE",X"DE",X"DE",X"DC",X"EC",X"4C",X"84",X"80",X"C0", + X"00",X"00",X"00",X"00",X"00",X"80",X"CC",X"CE",X"EE",X"E7",X"EF",X"9F",X"1E",X"DE",X"DF",X"EF", + X"00",X"00",X"00",X"0C",X"7E",X"FF",X"FF",X"E4",X"C1",X"E5",X"47",X"87",X"83",X"D0",X"D8",X"D4", + X"00",X"00",X"00",X"0C",X"7E",X"FF",X"FF",X"E4",X"C1",X"E5",X"47",X"87",X"83",X"D0",X"D8",X"D4", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"80",X"C0",X"E0",X"E0",X"E0",X"F0",X"F0",X"F0",X"FC",X"FE",X"FE",X"FC",X"FF",X"FF", + X"00",X"00",X"80",X"C0",X"E0",X"E0",X"E0",X"F0",X"F0",X"F0",X"FC",X"FE",X"FE",X"7E",X"FE",X"FC", + X"00",X"06",X"0F",X"1F",X"FD",X"FC",X"F8",X"F8",X"B8",X"FC",X"7C",X"1C",X"1C",X"3C",X"00",X"00", + X"00",X"06",X"0F",X"1F",X"FD",X"FC",X"F8",X"F8",X"F8",X"FC",X"FC",X"DC",X"1C",X"1C",X"00",X"00", + X"1E",X"1C",X"1C",X"1C",X"FC",X"FC",X"F8",X"FB",X"FF",X"DF",X"FD",X"38",X"00",X"00",X"00",X"00", + X"1E",X"1C",X"1C",X"1C",X"FC",X"FC",X"F8",X"FB",X"FF",X"FF",X"FD",X"78",X"00",X"00",X"00",X"00", + X"06",X"0E",X"9E",X"9C",X"0E",X"1E",X"8E",X"CE",X"C6",X"C4",X"80",X"00",X"00",X"E0",X"F4",X"E4", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"E0",X"E0",X"F0",X"EC",X"0B", + X"00",X"00",X"00",X"00",X"03",X"87",X"8F",X"DF",X"EF",X"F6",X"F2",X"F0",X"E0",X"C0",X"80",X"C0", + X"80",X"C0",X"C0",X"E0",X"E0",X"E0",X"10",X"C0",X"10",X"E0",X"E0",X"E0",X"C0",X"C0",X"80",X"00", + X"00",X"00",X"00",X"00",X"08",X"18",X"F8",X"FC",X"FC",X"FC",X"FC",X"FC",X"E8",X"E0",X"E0",X"E0", + X"00",X"00",X"00",X"00",X"10",X"38",X"F8",X"F8",X"F8",X"F8",X"F8",X"FC",X"FC",X"FC",X"EC",X"C4", + X"03",X"07",X"0D",X"08",X"00",X"00",X"03",X"9F",X"1D",X"F8",X"F8",X"F8",X"F8",X"F0",X"F0",X"A0", + X"00",X"F0",X"F8",X"FF",X"FF",X"FF",X"DD",X"F8",X"FE",X"FE",X"DE",X"02",X"00",X"00",X"00",X"00", + X"1C",X"1E",X"FC",X"FC",X"FC",X"F8",X"F0",X"D1",X"F3",X"F9",X"F9",X"00",X"00",X"00",X"00",X"00", + X"00",X"38",X"FF",X"FF",X"FF",X"FF",X"FD",X"EC",X"FC",X"FC",X"FE",X"DE",X"CC",X"98",X"00",X"00", + X"0E",X"1E",X"3C",X"FC",X"FC",X"FF",X"FF",X"EF",X"FF",X"7D",X"30",X"10",X"00",X"00",X"00",X"00", + X"1C",X"1A",X"3C",X"FC",X"FC",X"FC",X"FE",X"FF",X"FF",X"DF",X"FD",X"CC",X"C0",X"40",X"00",X"00", + X"00",X"78",X"FC",X"FC",X"FC",X"F8",X"F8",X"F0",X"C0",X"E0",X"F0",X"F0",X"F0",X"F0",X"E0",X"00", + X"30",X"58",X"E8",X"EC",X"74",X"B4",X"B4",X"B4",X"B4",X"AC",X"AC",X"A8",X"D0",X"60",X"00",X"00", + X"00",X"00",X"00",X"E0",X"F0",X"F8",X"FC",X"FC",X"FC",X"FC",X"F8",X"F0",X"E0",X"00",X"00",X"00", + X"00",X"F0",X"F8",X"FC",X"FE",X"FE",X"3E",X"DE",X"DE",X"3E",X"FE",X"FE",X"FC",X"F8",X"F0",X"00", + X"E0",X"F0",X"50",X"08",X"6C",X"CC",X"A0",X"FE",X"FE",X"F8",X"D0",X"FB",X"FF",X"FF",X"3E",X"0C", + X"38",X"BC",X"9C",X"DC",X"FC",X"BC",X"F8",X"F8",X"F8",X"FC",X"BE",X"FE",X"DE",X"8C",X"8C",X"00", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"DF",X"87",X"97",X"FF",X"D3",X"C3",X"D3",X"FB",X"D3",X"C3",X"D3",X"FF",X"97",X"87",X"DD", + X"00",X"00",X"00",X"00",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"40",X"00",X"00",X"00",X"00", + X"C0",X"80",X"80",X"80",X"F8",X"F8",X"F8",X"F8",X"F8",X"F8",X"F8",X"F8",X"F8",X"B8",X"18",X"08", + X"02",X"06",X"0E",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"F8",X"E0",X"C0",X"C0",X"C0", + X"10",X"30",X"70",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"80",X"80",X"80",X"C0", + X"00",X"00",X"00",X"00",X"00",X"04",X"04",X"04",X"04",X"08",X"0C",X"0C",X"14",X"1C",X"1C",X"0C", + X"00",X"00",X"00",X"E0",X"F0",X"F8",X"FC",X"FC",X"FE",X"BE",X"7F",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FE",X"FF",X"FF",X"3F",X"7F",X"3F",X"9F",X"EE",X"EE",X"FE",X"FE",X"FC",X"FC",X"FC",X"38",X"00", + X"00",X"00",X"00",X"30",X"78",X"FC",X"FC",X"DE",X"9E",X"DF",X"DF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"00",X"00",X"03",X"3C",X"60",X"C0",X"80",X"00",X"00",X"00",X"00",X"01",X"03",X"E0", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"E0",X"70",X"B0",X"F8",X"18",X"00", + X"FF",X"00",X"00",X"00",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"FF",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"FF",X"00",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"00",X"00",X"FF", + X"FE",X"C2",X"C2",X"C2",X"C2",X"C2",X"C2",X"C2",X"C2",X"C2",X"E2",X"12",X"0A",X"04",X"F8",X"00", + X"00",X"F8",X"04",X"0A",X"12",X"0A",X"7A",X"72",X"72",X"72",X"72",X"72",X"72",X"72",X"72",X"FE", + X"40",X"80",X"00",X"00",X"00",X"42",X"33",X"07",X"07",X"07",X"07",X"07",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"70",X"F8",X"FF",X"FF",X"FF",X"FF",X"FF",X"7F", + X"3F",X"7F",X"3E",X"19",X"07",X"03",X"00",X"00",X"00",X"00",X"40",X"80",X"00",X"00",X"00",X"00", + X"FC",X"F8",X"F8",X"F4",X"F0",X"F0",X"F0",X"E8",X"E0",X"E0",X"E0",X"C0",X"C0",X"C0",X"C0",X"80", + X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"0C",X"0E",X"0F",X"0F",X"0F",X"07",X"07",X"03",X"03",X"01",X"00",X"00",X"00",X"00", + X"00",X"00",X"10",X"70",X"70",X"F0",X"F0",X"F0",X"F0",X"E0",X"C0",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"80",X"80",X"00",X"18",X"14",X"0E",X"14",X"18",X"00",X"80",X"80",X"00",X"00",X"00", + X"C0",X"80",X"00",X"00",X"00",X"08",X"08",X"1C",X"80",X"80",X"80",X"00",X"00",X"00",X"00",X"00", + X"C0",X"80",X"00",X"00",X"00",X"10",X"10",X"38",X"80",X"E0",X"FC",X"F8",X"F0",X"00",X"00",X"00", + X"00",X"08",X"06",X"01",X"06",X"18",X"FE",X"7F",X"F3",X"E3",X"E7",X"C3",X"C7",X"83",X"87",X"02", + X"04",X"02",X"01",X"02",X"04",X"1A",X"3F",X"FF",X"7B",X"F7",X"FB",X"77",X"7B",X"77",X"7B",X"32", + X"00",X"08",X"20",X"C0",X"A8",X"D0",X"D8",X"F8",X"D8",X"D4",X"A0",X"D0",X"00",X"08",X"40",X"00", + X"00",X"00",X"00",X"20",X"80",X"40",X"A0",X"A0",X"A8",X"40",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"80",X"40",X"A0",X"D0",X"D0",X"D0",X"D0",X"A0",X"40",X"80",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"80",X"40",X"A0",X"20",X"20",X"A0",X"40",X"80",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"C0",X"00",X"C0",X"C0",X"40",X"00",X"00",X"C0",X"C0",X"C0",X"00",X"C0",X"C0",X"40",X"00",X"40", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"06",X"0F",X"FF",X"FF",X"0B",X"06",X"00",X"00",X"00",X"00",X"00", + X"01",X"07",X"0F",X"0F",X"1F",X"1D",X"1D",X"1F",X"0F",X"0F",X"0F",X"0D",X"0C",X"0C",X"0E",X"0E", + X"01",X"07",X"0F",X"0F",X"1F",X"1D",X"1D",X"3F",X"7F",X"EF",X"C7",X"81",X"80",X"00",X"00",X"00", + X"01",X"FF",X"F7",X"FF",X"F7",X"F7",X"FF",X"F7",X"F7",X"FF",X"F7",X"F7",X"FF",X"01",X"FE",X"01", + X"00",X"01",X"07",X"0D",X"B8",X"E4",X"84",X"CA",X"CA",X"C4",X"E4",X"B8",X"0D",X"07",X"01",X"00", + X"E0",X"F0",X"F0",X"F0",X"F0",X"70",X"F0",X"F0",X"F0",X"70",X"F0",X"F0",X"70",X"F0",X"F0",X"60", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"20",X"60",X"00",X"00",X"00", + X"00",X"00",X"1C",X"3E",X"F0",X"E0",X"80",X"00",X"80",X"80",X"E0",X"F0",X"FE",X"FE",X"DC",X"88", + X"00",X"00",X"00",X"00",X"00",X"FC",X"FE",X"A8",X"54",X"FE",X"FE",X"FC",X"60",X"60",X"60",X"C0", + X"80",X"00",X"00",X"00",X"80",X"00",X"04",X"02",X"FC",X"00",X"00",X"80",X"00",X"00",X"00",X"80", + X"03",X"03",X"83",X"43",X"73",X"3B",X"0F",X"8F",X"8F",X"0F",X"3B",X"73",X"43",X"83",X"03",X"03", + X"03",X"63",X"93",X"93",X"9B",X"0B",X"0F",X"6F",X"6F",X"0F",X"0B",X"9B",X"93",X"93",X"63",X"03", + X"C3",X"C3",X"DB",X"DB",X"FF",X"E7",X"E7",X"FF",X"FF",X"E7",X"E7",X"FF",X"DB",X"DB",X"C3",X"C3", + X"1B",X"1B",X"1F",X"1F",X"1F",X"1F",X"1F",X"1F",X"1F",X"1F",X"1F",X"1F",X"1F",X"1F",X"1B",X"1B", + X"00",X"00",X"00",X"00",X"01",X"07",X"1F",X"7F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"7F", + X"7F",X"3F",X"3F",X"1F",X"0F",X"46",X"52",X"50",X"54",X"54",X"14",X"44",X"54",X"40",X"50",X"40", + X"50",X"01",X"D0",X"C2",X"C0",X"C4",X"C0",X"C8",X"00",X"50",X"E0",X"D8",X"E8",X"F0",X"E0",X"C0", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"01",X"07",X"1F",X"7F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"7F", + X"7F",X"3F",X"3F",X"1F",X"0F",X"46",X"52",X"50",X"54",X"54",X"14",X"44",X"54",X"40",X"50",X"40", + X"50",X"01",X"10",X"02",X"18",X"10",X"18",X"2C",X"BE",X"3E",X"00",X"00",X"00",X"00",X"00",X"00", + X"0C",X"1E",X"03",X"93",X"CB",X"6F",X"3F",X"DF",X"1F",X"3F",X"7F",X"EF",X"CB",X"A3",X"1E",X"0C", + X"00",X"08",X"00",X"64",X"CE",X"06",X"06",X"06",X"06",X"26",X"46",X"06",X"0E",X"04",X"30",X"00", + X"00",X"E0",X"10",X"E8",X"F4",X"F4",X"FB",X"FB",X"FB",X"FB",X"F4",X"F4",X"E8",X"10",X"E0",X"00", + X"00",X"C0",X"20",X"10",X"08",X"04",X"04",X"04",X"04",X"04",X"04",X"08",X"10",X"20",X"C0",X"00", + X"00",X"00",X"00",X"80",X"40",X"20",X"10",X"10",X"10",X"10",X"20",X"40",X"80",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"80",X"40",X"20",X"20",X"40",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"80",X"88",X"10",X"00",X"00",X"00",X"0C",X"00",X"00",X"00",X"10",X"88",X"80",X"00", + X"F0",X"F9",X"FF",X"3F",X"8F",X"DF",X"2D",X"F0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"E7",X"F7",X"F7",X"7F",X"7D",X"B9",X"BC",X"1D",X"1F",X"0E",X"00",X"00",X"00",X"00",X"00",X"00", + X"DE",X"9F",X"9F",X"9F",X"CF",X"E1",X"E1",X"80",X"F0",X"F8",X"FD",X"7F",X"1F",X"0E",X"00",X"00", + X"D0",X"D8",X"A0",X"04",X"0C",X"3E",X"BF",X"1F",X"1F",X"0E",X"00",X"00",X"00",X"00",X"00",X"00", + X"E6",X"E0",X"C0",X"C0",X"B8",X"78",X"F0",X"F0",X"E0",X"80",X"00",X"00",X"00",X"00",X"00",X"00", + X"D4",X"C1",X"83",X"87",X"47",X"E5",X"C1",X"E4",X"FF",X"FF",X"7E",X"0C",X"00",X"00",X"00",X"00", + X"D4",X"C1",X"83",X"87",X"47",X"E5",X"C1",X"E4",X"FF",X"FF",X"7E",X"0C",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"BF",X"1B",X"02",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"DE",X"CF",X"C7",X"0F",X"0E",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"04",X"1C",X"3E",X"BE",X"FE",X"FC",X"E4",X"C2",X"D0",X"D8", + X"D4",X"D4",X"C2",X"E6",X"FC",X"DC",X"3C",X"3E",X"1E",X"0C",X"18",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"5E",X"3F",X"07",X"05",X"09",X"7B",X"01",X"3D",X"7F",X"7F",X"BF",X"FF",X"FF",X"F0",X"F8",X"70", + X"EE",X"CE",X"DE",X"DE",X"DC",X"8C",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"97",X"9F",X"DF",X"DF",X"CD",X"C0",X"88",X"1E",X"3E",X"3E",X"1E",X"02",X"00",X"00",X"00",X"00", + X"F0",X"F2",X"F3",X"E3",X"E3",X"C7",X"8F",X"AD",X"E1",X"C0",X"C0",X"C0",X"80",X"80",X"00",X"00", + X"00",X"00",X"00",X"C0",X"E0",X"D0",X"D0",X"D0",X"90",X"20",X"40",X"80",X"00",X"00",X"00",X"00", + X"80",X"00",X"00",X"80",X"00",X"00",X"00",X"00",X"85",X"CF",X"CF",X"FF",X"C6",X"C2",X"D0",X"D8", + X"D4",X"D4",X"C2",X"C6",X"FF",X"EF",X"CF",X"85",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"04",X"1C",X"3E",X"BE",X"FE",X"FC",X"E4",X"C2",X"D0",X"D8", + X"C0",X"20",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"20",X"C0",X"00",X"20",X"E0",X"20",X"00", + X"C0",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"C0",X"00",X"20",X"20",X"A0",X"60",X"20",X"00", + X"C0",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"20",X"20",X"00", + X"C0",X"20",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"20",X"C0",X"00",X"E0",X"40",X"40",X"C0", + X"C0",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"20",X"C0",X"00", + X"C0",X"20",X"C0",X"00",X"C0",X"20",X"C0",X"00",X"20",X"20",X"A0",X"60",X"00",X"E0",X"00",X"00", + X"C0",X"20",X"C0",X"00",X"C0",X"20",X"C0",X"00",X"C0",X"20",X"20",X"C0",X"00",X"E0",X"00",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj3.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj3.vhd new file mode 100644 index 00000000..bb7c2d9d --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj3.vhd @@ -0,0 +1,150 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity obj3 is +port ( + clk : in std_logic; + addr : in std_logic_vector(10 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of obj3 is + type rom is array(0 to 2047) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"07",X"00",X"00",X"18", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"07",X"08",X"00",X"00",X"18", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"1C",X"1E",X"14",X"00",X"0C",X"00",X"00",X"00",X"08",X"1E",X"2F",X"7F",X"7F",X"DD",X"B8", + X"00",X"00",X"00",X"00",X"00",X"01",X"01",X"02",X"01",X"00",X"00",X"00",X"07",X"05",X"0C",X"0C", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"1F",X"07",X"35",X"1B",X"3B",X"67",X"77", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"1F",X"07",X"35",X"1A",X"3E",X"66",X"70", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"07",X"35",X"1B",X"3B",X"67",X"77",X"67",X"3B",X"1B",X"35",X"07",X"F0",X"D6", + X"00",X"00",X"00",X"07",X"35",X"1B",X"3B",X"67",X"77",X"67",X"3B",X"1B",X"35",X"07",X"30",X"39", + X"00",X"00",X"04",X"1C",X"3D",X"3F",X"FF",X"FF",X"FF",X"3E",X"1E",X"1E",X"1C",X"08",X"00",X"00", + X"00",X"00",X"04",X"1C",X"3C",X"3F",X"3F",X"3E",X"3E",X"3F",X"1E",X"1E",X"1C",X"08",X"00",X"00", + X"00",X"00",X"00",X"02",X"0E",X"1E",X"1F",X"FF",X"FF",X"FF",X"1F",X"0F",X"0F",X"0E",X"04",X"00", + X"00",X"00",X"00",X"02",X"0E",X"1E",X"1F",X"1F",X"1F",X"1F",X"1F",X"0F",X"0F",X"0E",X"04",X"00", + X"00",X"03",X"07",X"06",X"07",X"02",X"00",X"02",X"00",X"00",X"0C",X"0F",X"07",X"03",X"17",X"3F", + X"00",X"00",X"00",X"38",X"7C",X"7C",X"38",X"10",X"00",X"00",X"00",X"00",X"00",X"30",X"3E",X"07", + X"00",X"00",X"00",X"00",X"80",X"80",X"C0",X"C0",X"60",X"E0",X"C0",X"C0",X"47",X"1F",X"09",X"3C", + X"00",X"0C",X"00",X"03",X"10",X"09",X"01",X"00",X"01",X"09",X"10",X"03",X"00",X"0C",X"00",X"00", + X"04",X"07",X"07",X"07",X"02",X"01",X"06",X"09",X"0F",X"06",X"00",X"00",X"12",X"12",X"10",X"00", + X"00",X"01",X"03",X"07",X"05",X"03",X"0C",X"12",X"1E",X"0C",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"01",X"05",X"0B",X"1B",X"1F",X"3F",X"5F",X"3C",X"1D",X"09",X"02",X"04",X"00",X"00", + X"00",X"00",X"5B",X"DF",X"C7",X"D7",X"FF",X"6B",X"52",X"58",X"18",X"08",X"C1",X"22",X"14",X"08", + X"00",X"00",X"00",X"5A",X"DE",X"C7",X"D6",X"FE",X"6A",X"52",X"58",X"18",X"08",X"00",X"00",X"00", + X"00",X"00",X"00",X"5A",X"DE",X"C6",X"D7",X"FF",X"6A",X"52",X"58",X"18",X"08",X"01",X"03",X"07", + X"00",X"00",X"00",X"2C",X"6F",X"63",X"6B",X"7F",X"35",X"29",X"2C",X"0C",X"04",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"2D",X"6F",X"63",X"6B",X"7F",X"35",X"29",X"2C",X"0C",X"04",X"01",X"03", + X"00",X"00",X"00",X"18",X"0C",X"0C",X"05",X"03",X"06",X"0F",X"1F",X"1B",X"01",X"01",X"00",X"00", + X"00",X"0C",X"0E",X"07",X"07",X"03",X"03",X"01",X"01",X"01",X"00",X"00",X"00",X"01",X"03",X"00", + X"00",X"00",X"00",X"10",X"30",X"30",X"18",X"00",X"0B",X"13",X"31",X"30",X"10",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"01",X"15",X"15",X"55",X"55",X"3D",X"15",X"01",X"00",X"00",X"00",X"00", + X"03",X"07",X"02",X"07",X"04",X"46",X"E3",X"D2",X"42",X"07",X"07",X"07",X"07",X"03",X"02",X"00", + X"03",X"06",X"02",X"20",X"5C",X"F7",X"D2",X"FA",X"FA",X"D2",X"F7",X"5C",X"A0",X"02",X"06",X"03", + X"03",X"07",X"00",X"04",X"0F",X"1F",X"1F",X"0D",X"07",X"0D",X"1F",X"1F",X"0F",X"04",X"00",X"07", + X"03",X"07",X"00",X"04",X"0F",X"1F",X"1F",X"0D",X"07",X"0D",X"1F",X"1F",X"0F",X"05",X"00",X"07", + X"80",X"00",X"80",X"00",X"80",X"7A",X"BB",X"77",X"8F",X"77",X"BB",X"7A",X"80",X"00",X"80",X"00", + X"AB",X"79",X"BA",X"76",X"B4",X"48",X"00",X"00",X"00",X"00",X"00",X"40",X"20",X"10",X"0F",X"00", + X"00",X"00",X"01",X"06",X"08",X"10",X"20",X"00",X"00",X"00",X"48",X"B4",X"76",X"BA",X"79",X"AB", + X"18",X"24",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"48",X"B4",X"76",X"BA",X"79",X"AB", + X"00",X"01",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"07",X"07",X"03",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"38",X"3C",X"7C",X"7C",X"FC",X"FD",X"FF",X"FC",X"78",X"20",X"00", + X"06",X"00",X"08",X"1E",X"3F",X"3F",X"3F",X"3F",X"1F",X"1F",X"0F",X"06",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"07",X"07",X"07",X"03",X"01",X"01", + X"00",X"00",X"00",X"00",X"C0",X"F8",X"FE",X"FF",X"FF",X"FF",X"FF",X"EE",X"FF",X"FC",X"F0",X"00", + X"FF",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C1",X"C2",X"C4",X"C8",X"F0",X"70",X"3F",X"1F", + X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0", + X"1F",X"3F",X"70",X"F0",X"C9",X"D0",X"D1",X"C8",X"C4",X"C1",X"C0",X"C1",X"C0",X"C0",X"C0",X"FF", + X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF", + X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF", + X"00",X"00",X"01",X"01",X"03",X"03",X"03",X"07",X"07",X"07",X"0F",X"0F",X"0F",X"0F",X"0C",X"08", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"20",X"10",X"08",X"00",X"00",X"00",X"00",X"04",X"18",X"00",X"00",X"00",X"00",X"02",X"00",X"00", + X"68",X"50",X"60",X"50",X"C0",X"80",X"80",X"80",X"80",X"00",X"00",X"00",X"80",X"60",X"C8",X"F4", + X"FE",X"FF",X"FF",X"F1",X"E0",X"C0",X"60",X"31",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FC",X"FC",X"FE",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"7F",X"1F",X"0E",X"00",X"00", + X"00",X"1C",X"3E",X"7F",X"FF",X"FF",X"FF",X"FE",X"FE",X"FE",X"FF",X"FF",X"FE",X"FE",X"FE",X"FE", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"10",X"08",X"04",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"02",X"00", + X"00",X"04",X"00",X"02",X"00",X"48",X"7F",X"7F",X"7F",X"48",X"00",X"02",X"00",X"04",X"00",X"00", + X"00",X"00",X"0C",X"0F",X"0F",X"07",X"03",X"00",X"00",X"05",X"14",X"10",X"11",X"01",X"03",X"01", + X"00",X"00",X"0C",X"0F",X"0F",X"07",X"03",X"00",X"00",X"02",X"00",X"00",X"02",X"03",X"06",X"02", + X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"02",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"02",X"01",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"04",X"00",X"10",X"01",X"03",X"02",X"1F",X"02",X"03",X"41",X"00",X"00",X"04",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"01",X"02",X"03",X"02",X"09",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"03",X"44",X"08",X"11",X"23",X"26",X"27",X"27",X"26",X"23",X"11",X"08",X"04",X"03",X"08", + X"00",X"10",X"00",X"00",X"01",X"03",X"06",X"07",X"07",X"06",X"03",X"01",X"00",X"10",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"07",X"0F",X"0F",X"0E",X"0F",X"0F",X"0F",X"0F",X"0E",X"0F",X"0F",X"0F",X"0E",X"0F",X"0F",X"07", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"5F",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"03",X"03",X"01",X"00",X"00",X"00", + X"80",X"F7",X"F7",X"F4",X"F4",X"F7",X"F4",X"F4",X"F7",X"F4",X"F5",X"F4",X"F7",X"FF",X"F7",X"80", + X"00",X"00",X"00",X"07",X"0F",X"0F",X"1C",X"1B",X"1B",X"1C",X"0F",X"0F",X"07",X"00",X"00",X"00", + X"00",X"00",X"00",X"02",X"01",X"02",X"0A",X"08",X"05",X"00",X"05",X"05",X"02",X"00",X"01",X"00", + X"00",X"00",X"00",X"00",X"0E",X"1F",X"3B",X"33",X"33",X"39",X"18",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"05",X"01",X"06",X"00",X"03",X"02",X"02",X"02",X"03", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"05",X"01",X"06",X"00",X"01",X"01",X"01",X"01",X"00", + X"07",X"0F",X"18",X"30",X"20",X"47",X"1E",X"FE",X"FE",X"1E",X"47",X"20",X"30",X"18",X"0F",X"07", + X"00",X"00",X"01",X"03",X"0F",X"1C",X"30",X"26",X"26",X"30",X"1C",X"0F",X"03",X"01",X"00",X"00", + X"00",X"00",X"00",X"00",X"01",X"01",X"03",X"02",X"02",X"03",X"01",X"01",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"40",X"42",X"02",X"06",X"07",X"4F",X"4F", + X"4F",X"4F",X"4F",X"4F",X"4F",X"FF",X"DF",X"4F",X"43",X"41",X"40",X"40",X"40",X"40",X"00",X"00", + X"00",X"C0",X"C0",X"C1",X"83",X"83",X"81",X"80",X"80",X"80",X"80",X"80",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"30",X"30",X"30",X"30",X"34",X"34",X"36",X"36",X"37",X"37",X"36",X"37",X"37", + X"37",X"37",X"37",X"6F",X"CF",X"9E",X"3F",X"7F",X"FC",X"F8",X"F0",X"E0",X"C0",X"80",X"80",X"80", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"80",X"80",X"80",X"80",X"80",X"C0",X"40",X"40",X"00",X"02",X"02",X"06",X"07",X"0F",X"0F", + X"0F",X"0F",X"0F",X"0F",X"0F",X"9F",X"FF",X"0F",X"03",X"01",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"40",X"40",X"40",X"00",X"00",X"1F",X"1E",X"0E",X"04",X"04",X"00",X"00",X"00", + X"40",X"80",X"89",X"01",X"10",X"18",X"4E",X"01",X"00",X"07",X"1C",X"38",X"31",X"00",X"88",X"80", + X"01",X"00",X"00",X"00",X"00",X"04",X"00",X"00",X"00",X"00",X"00",X"00",X"22",X"10",X"00",X"00", + X"00",X"00",X"3F",X"40",X"40",X"40",X"4C",X"53",X"53",X"4C",X"40",X"40",X"40",X"3F",X"00",X"00", + X"00",X"00",X"03",X"04",X"08",X"10",X"10",X"10",X"10",X"10",X"10",X"08",X"04",X"03",X"00",X"00", + X"00",X"00",X"00",X"00",X"01",X"02",X"04",X"04",X"04",X"04",X"02",X"01",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"02",X"02",X"01",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"10",X"00",X"00",X"00",X"00",X"00",X"60",X"00",X"00",X"00",X"00",X"00",X"10",X"00", + X"18",X"0C",X"27",X"6F",X"7F",X"7D",X"5D",X"3D",X"0E",X"0E",X"0C",X"00",X"00",X"00",X"00",X"00", + X"18",X"0E",X"27",X"6F",X"7E",X"7D",X"7D",X"5D",X"3D",X"0D",X"0E",X"0C",X"00",X"00",X"00",X"00", + X"0C",X"0C",X"07",X"13",X"37",X"3F",X"3C",X"2C",X"1E",X"06",X"07",X"06",X"00",X"00",X"00",X"00", + X"58",X"19",X"3B",X"36",X"1F",X"03",X"00",X"00",X"00",X"00",X"C0",X"00",X"A0",X"F0",X"E0",X"00", + X"34",X"3C",X"3E",X"1B",X"01",X"07",X"06",X"00",X"00",X"00",X"60",X"00",X"A0",X"F0",X"00",X"00", + X"67",X"3B",X"1B",X"35",X"07",X"1F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"66",X"3E",X"1A",X"35",X"07",X"1F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"78",X"F0",X"F0",X"D0",X"80",X"00",X"00",X"00",X"00",X"20",X"70",X"78",X"7E",X"3E",X"1C", + X"B5",X"E7",X"07",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"29",X"39",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"30",X"38",X"28",X"58",X"70",X"00",X"00",X"00",X"07",X"7C",X"F8",X"F8",X"D8",X"74", + X"04",X"7C",X"58",X"78",X"0C",X"07",X"00",X"00",X"E0",X"B0",X"50",X"F0",X"60",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"02",X"03",X"03",X"07",X"03",X"00", + X"3E",X"2C",X"3C",X"1D",X"0F",X"67",X"B0",X"D8",X"58",X"F0",X"20",X"00",X"00",X"00",X"00",X"00", + X"2F",X"7C",X"7C",X"6C",X"75",X"6F",X"17",X"01",X"00",X"04",X"0E",X"0C",X"0C",X"00",X"00",X"00", + X"5E",X"76",X"36",X"56",X"7E",X"3C",X"09",X"5F",X"C7",X"E0",X"40",X"80",X"80",X"80",X"80",X"00", + X"00",X"00",X"00",X"01",X"03",X"07",X"07",X"0F",X"0F",X"0F",X"0F",X"07",X"00",X"00",X"00",X"00", + X"01",X"03",X"03",X"07",X"01",X"00",X"00",X"00",X"00",X"00",X"07",X"0C",X"78",X"59",X"75",X"05", + X"05",X"FD",X"D9",X"F8",X"FC",X"77",X"00",X"00",X"00",X"00",X"00",X"0E",X"0B",X"05",X"0F",X"06", + X"00",X"00",X"30",X"38",X"28",X"58",X"70",X"00",X"00",X"00",X"07",X"7C",X"F8",X"F8",X"D8",X"74", + X"07",X"08",X"08",X"08",X"07",X"00",X"07",X"08",X"08",X"08",X"07",X"00",X"00",X"0F",X"04",X"00", + X"07",X"08",X"08",X"07",X"00",X"07",X"08",X"08",X"07",X"00",X"06",X"09",X"08",X"08",X"04",X"00", + X"07",X"08",X"08",X"07",X"00",X"07",X"08",X"08",X"07",X"00",X"08",X"0D",X"0B",X"09",X"08",X"00", + X"07",X"08",X"08",X"08",X"07",X"00",X"07",X"08",X"08",X"08",X"07",X"00",X"0F",X"04",X"02",X"01", + X"07",X"08",X"08",X"07",X"00",X"07",X"08",X"08",X"07",X"00",X"06",X"09",X"09",X"09",X"06",X"00", + X"07",X"08",X"07",X"00",X"07",X"08",X"07",X"00",X"06",X"09",X"08",X"04",X"00",X"0F",X"04",X"00", + X"07",X"08",X"07",X"00",X"07",X"08",X"07",X"00",X"04",X"09",X"09",X"07",X"00",X"0F",X"04",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj4.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj4.vhd new file mode 100644 index 00000000..6f9f7f18 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/obj4.vhd @@ -0,0 +1,150 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity obj4 is +port ( + clk : in std_logic; + addr : in std_logic_vector(10 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of obj4 is + type rom is array(0 to 2047) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"20",X"C1",X"C0",X"C0",X"C1",X"61",X"01", + X"00",X"00",X"00",X"06",X"0B",X"01",X"01",X"01",X"00",X"C1",X"C3",X"E0",X"E4",X"7C",X"3C",X"1D", + X"00",X"00",X"00",X"00",X"00",X"18",X"0C",X"1C",X"1C",X"10",X"06",X"01",X"01",X"09",X"04",X"20", + X"00",X"00",X"00",X"00",X"0C",X"0C",X"04",X"06",X"02",X"00",X"20",X"10",X"B0",X"F8",X"FC",X"BC", + X"00",X"00",X"00",X"00",X"00",X"80",X"44",X"C6",X"02",X"03",X"01",X"60",X"E0",X"A0",X"A0",X"50", + X"00",X"00",X"00",X"0C",X"06",X"0F",X"0F",X"04",X"00",X"10",X"B8",X"F8",X"FC",X"AE",X"A6",X"AA", + X"00",X"00",X"00",X"0C",X"06",X"0F",X"0F",X"04",X"00",X"10",X"B8",X"F8",X"FC",X"AE",X"A6",X"AA", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"30",X"98",X"9C",X"9E",X"8E",X"8F",X"8F",X"83",X"80",X"90",X"00",X"20",X"40", + X"00",X"00",X"00",X"30",X"98",X"9C",X"9E",X"8E",X"8F",X"8F",X"83",X"80",X"88",X"08",X"10",X"80", + X"00",X"06",X"07",X"03",X"C1",X"C0",X"C0",X"00",X"40",X"00",X"00",X"00",X"1C",X"3C",X"00",X"00", + X"00",X"06",X"07",X"03",X"C1",X"E0",X"E0",X"C0",X"C0",X"C0",X"C0",X"C0",X"FC",X"FC",X"E0",X"C0", + X"1E",X"1C",X"00",X"00",X"C0",X"C0",X"E0",X"E3",X"C3",X"A3",X"81",X"00",X"00",X"00",X"00",X"00", + X"1E",X"1C",X"00",X"00",X"C0",X"C0",X"E0",X"E3",X"E3",X"63",X"E1",X"60",X"60",X"E0",X"E0",X"C0", + X"06",X"0A",X"92",X"80",X"70",X"E0",X"70",X"30",X"38",X"38",X"7C",X"FC",X"FC",X"9C",X"C8",X"D8", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"10",X"08",X"10",X"F1", + X"00",X"00",X"00",X"00",X"03",X"07",X"03",X"01",X"11",X"08",X"0C",X"0E",X"1E",X"BE",X"FE",X"FE", + X"00",X"00",X"00",X"00",X"10",X"D8",X"2C",X"FE",X"2C",X"D8",X"10",X"00",X"00",X"00",X"00",X"00", + X"08",X"18",X"B8",X"F8",X"F0",X"E0",X"00",X"00",X"00",X"00",X"00",X"00",X"10",X"10",X"18",X"10", + X"80",X"A0",X"A0",X"B0",X"E0",X"C0",X"00",X"20",X"10",X"08",X"A0",X"A0",X"28",X"08",X"18",X"10", + X"03",X"E7",X"FD",X"F8",X"F8",X"F0",X"F3",X"E7",X"FD",X"FC",X"E0",X"80",X"0C",X"1C",X"1C",X"00", + X"00",X"30",X"18",X"1C",X"1C",X"3C",X"3C",X"38",X"3C",X"3C",X"1C",X"C0",X"E0",X"C0",X"00",X"00", + X"00",X"18",X"3C",X"1C",X"0C",X"00",X"CC",X"6E",X"3E",X"BE",X"7A",X"61",X"61",X"01",X"1A",X"04", + X"00",X"38",X"3C",X"1C",X"1C",X"1E",X"1C",X"1C",X"1C",X"1C",X"3C",X"18",X"00",X"00",X"80",X"80", + X"00",X"1C",X"3C",X"FC",X"FC",X"3E",X"1E",X"1E",X"0E",X"04",X"08",X"0C",X"0C",X"0C",X"00",X"00", + X"00",X"18",X"3C",X"FC",X"3C",X"1C",X"1C",X"1C",X"3E",X"3E",X"3C",X"0C",X"00",X"80",X"C0",X"C0", + X"00",X"00",X"00",X"78",X"FC",X"F8",X"F8",X"F0",X"00",X"00",X"C0",X"E0",X"E0",X"E0",X"E0",X"00", + X"00",X"60",X"70",X"30",X"B8",X"F8",X"F8",X"F8",X"F8",X"F0",X"F0",X"F0",X"E0",X"80",X"80",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"F0",X"98",X"E8",X"F4",X"FC",X"FC",X"FC",X"F8",X"F8",X"F0",X"00",X"00",X"00", + X"E0",X"F0",X"A0",X"F0",X"90",X"32",X"93",X"21",X"20",X"70",X"F0",X"F8",X"F8",X"F0",X"30",X"00", + X"00",X"00",X"00",X"10",X"7C",X"FC",X"F8",X"78",X"78",X"FC",X"F8",X"78",X"10",X"00",X"00",X"00", + X"70",X"F0",X"EC",X"DC",X"DE",X"DE",X"DE",X"5E",X"5E",X"5E",X"DE",X"DE",X"DE",X"DC",X"EC",X"F0", + X"70",X"E8",X"FC",X"EC",X"C6",X"EE",X"FE",X"6E",X"46",X"6E",X"FE",X"EE",X"C6",X"EC",X"FC",X"E8", + X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"80",X"C0",X"80",X"C0",X"80",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"18",X"08",X"38",X"38",X"18",X"18",X"30",X"18",X"30",X"38",X"10",X"08", + X"02",X"04",X"EE",X"0C",X"06",X"0C",X"06",X"06",X"0E",X"0A",X"06",X"00",X"00",X"00",X"00",X"00", + X"10",X"30",X"70",X"70",X"30",X"70",X"50",X"30",X"30",X"70",X"50",X"30",X"00",X"00",X"00",X"00", + X"E0",X"E0",X"E0",X"E0",X"F0",X"F8",X"F8",X"F8",X"F8",X"F4",X"F0",X"F0",X"28",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"80",X"00",X"00",X"00",X"00",X"00", + X"E1",X"00",X"00",X"00",X"00",X"C0",X"60",X"10",X"10",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"20",X"60",X"20",X"20",X"31",X"38",X"35",X"1F",X"1E", + X"00",X"00",X"00",X"00",X"03",X"3F",X"7F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"1F", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"C0",X"C0",X"60",X"B0",X"40",X"00",X"00",X"00", + X"FF",X"00",X"00",X"00",X"00",X"40",X"00",X"40",X"00",X"00",X"40",X"00",X"40",X"00",X"FF",X"FF", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF", + X"FF",X"03",X"83",X"03",X"83",X"03",X"03",X"83",X"03",X"83",X"23",X"13",X"0B",X"07",X"FE",X"FC", + X"FC",X"FE",X"07",X"0B",X"13",X"0B",X"0B",X"23",X"03",X"23",X"03",X"03",X"23",X"03",X"23",X"FF", + X"60",X"F0",X"F8",X"FC",X"FC",X"FE",X"FC",X"EC",X"CE",X"CE",X"C0",X"C0",X"E0",X"E0",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"01",X"00",X"01",X"72",X"F9",X"FE",X"FF",X"6F",X"9F",X"DF",X"5F", + X"5F",X"5F",X"6F",X"27",X"0F",X"07",X"00",X"00",X"00",X"00",X"40",X"80",X"00",X"00",X"00",X"00", + X"03",X"07",X"06",X"0A",X"0C",X"0C",X"08",X"10",X"18",X"14",X"10",X"38",X"30",X"20",X"20",X"60", + X"50",X"40",X"C0",X"80",X"80",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"18",X"30",X"F6",X"F7",X"F7",X"F3",X"FB",X"F9",X"FC",X"E4",X"C2",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"90",X"30",X"70",X"F0",X"F0",X"E0",X"40",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"80",X"49",X"2A",X"08",X"7E",X"08",X"2A",X"49",X"80",X"00",X"02",X"09",X"80",X"08",X"00",X"00", + X"00",X"00",X"00",X"00",X"30",X"78",X"70",X"F0",X"70",X"78",X"30",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"80",X"80",X"80",X"80",X"00",X"C0",X"70",X"60",X"60",X"C0",X"C0",X"80",X"00",X"00", + X"00",X"00",X"80",X"80",X"80",X"80",X"00",X"80",X"60",X"00",X"80",X"20",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"14",X"D0",X"4C",X"C4",X"14",X"10",X"24",X"28",X"44",X"48",X"04", + X"00",X"00",X"00",X"00",X"00",X"14",X"10",X"CC",X"44",X"C8",X"04",X"08",X"04",X"08",X"04",X"0C", + X"00",X"08",X"A0",X"80",X"C8",X"E0",X"60",X"FC",X"60",X"E4",X"C0",X"90",X"80",X"08",X"40",X"00", + X"00",X"00",X"80",X"00",X"00",X"80",X"40",X"C0",X"40",X"80",X"00",X"00",X"20",X"00",X"00",X"00", + X"00",X"C8",X"20",X"10",X"88",X"C4",X"64",X"E4",X"E4",X"64",X"C4",X"88",X"10",X"24",X"C0",X"00", + X"00",X"00",X"00",X"00",X"82",X"C0",X"60",X"E0",X"E0",X"60",X"C0",X"80",X"00",X"00",X"00",X"10", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"F0",X"00",X"00",X"80",X"E0",X"C0",X"00",X"00",X"00",X"E0",X"00",X"00",X"80",X"F0",X"80", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"02",X"01",X"00",X"F0",X"04",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"06",X"0E",X"0E",X"1C",X"1A",X"1A",X"1C",X"0E",X"0E",X"06",X"00",X"00",X"00",X"0E",X"0E", + X"00",X"06",X"0E",X"0E",X"1C",X"1A",X"1A",X"1C",X"0E",X"0E",X"86",X"80",X"80",X"00",X"00",X"00", + X"01",X"DF",X"5F",X"5F",X"5F",X"DF",X"5F",X"5F",X"DF",X"5F",X"5F",X"5F",X"DF",X"FF",X"DF",X"01", + X"00",X"01",X"01",X"81",X"C0",X"00",X"60",X"64",X"64",X"60",X"00",X"C0",X"81",X"01",X"01",X"00", + X"60",X"70",X"70",X"70",X"70",X"F0",X"70",X"70",X"70",X"F0",X"70",X"70",X"F0",X"70",X"70",X"E0", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"20",X"60",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0C",X"10",X"60",X"80",X"00",X"60",X"10",X"8C",X"80",X"80",X"80",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"56",X"AA",X"00",X"00",X"C0",X"40",X"40",X"40",X"80", + X"00",X"00",X"00",X"00",X"00",X"00",X"04",X"02",X"1C",X"00",X"00",X"00",X"00",X"00",X"00",X"80", + X"00",X"00",X"80",X"C0",X"F0",X"38",X"0C",X"74",X"74",X"0C",X"38",X"F0",X"C0",X"80",X"00",X"00", + X"00",X"60",X"F0",X"F0",X"98",X"08",X"0C",X"94",X"94",X"0C",X"08",X"98",X"F0",X"F0",X"60",X"00", + X"18",X"18",X"18",X"18",X"3C",X"24",X"24",X"24",X"24",X"24",X"24",X"3C",X"18",X"18",X"18",X"18", + X"04",X"04",X"04",X"04",X"04",X"04",X"04",X"00",X"00",X"04",X"04",X"04",X"04",X"04",X"04",X"04", + X"00",X"00",X"00",X"00",X"00",X"00",X"03",X"1B",X"38",X"20",X"40",X"80",X"00",X"00",X"00",X"80", + X"80",X"C0",X"C0",X"E0",X"F0",X"F9",X"BD",X"AF",X"AF",X"AB",X"EB",X"FB",X"EB",X"FF",X"EF",X"FF", + X"EF",X"FF",X"EE",X"FE",X"FC",X"FC",X"F8",X"78",X"F0",X"F0",X"80",X"E0",X"F0",X"F0",X"E0",X"C0", + X"00",X"00",X"80",X"40",X"20",X"22",X"35",X"38",X"35",X"22",X"20",X"E0",X"E0",X"20",X"20",X"20", + X"20",X"20",X"20",X"20",X"20",X"20",X"E0",X"E0",X"20",X"22",X"35",X"38",X"35",X"22",X"20",X"20", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"03",X"1B",X"38",X"20",X"40",X"80",X"00",X"00",X"00",X"80", + X"80",X"C0",X"C0",X"E0",X"F0",X"F9",X"BD",X"AF",X"AF",X"AB",X"EB",X"FB",X"EB",X"FF",X"EF",X"FF", + X"EF",X"FF",X"EE",X"FE",X"E4",X"E8",X"E8",X"DC",X"DE",X"FE",X"00",X"00",X"00",X"00",X"00",X"00", + X"0C",X"12",X"01",X"81",X"C9",X"25",X"05",X"C5",X"05",X"05",X"35",X"E5",X"C9",X"81",X"12",X"0C", + X"00",X"08",X"00",X"44",X"CA",X"02",X"02",X"02",X"00",X"02",X"40",X"02",X"0A",X"04",X"20",X"00", + X"00",X"00",X"E0",X"10",X"08",X"08",X"54",X"F4",X"F4",X"04",X"08",X"08",X"10",X"E0",X"00",X"00", + X"00",X"00",X"C0",X"20",X"10",X"08",X"08",X"08",X"08",X"08",X"08",X"10",X"20",X"C0",X"00",X"00", + X"00",X"00",X"00",X"00",X"80",X"40",X"20",X"20",X"20",X"20",X"40",X"80",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"40",X"40",X"80",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"80",X"04",X"00",X"00",X"00",X"00",X"00",X"03",X"00",X"00",X"00",X"00",X"00",X"04",X"80", + X"0C",X"01",X"03",X"C1",X"76",X"20",X"C0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"19",X"08",X"08",X"81",X"81",X"41",X"04",X"05",X"03",X"06",X"00",X"00",X"00",X"00",X"00",X"00", + X"20",X"61",X"60",X"E0",X"B1",X"B9",X"B1",X"E0",X"80",X"80",X"05",X"07",X"03",X"06",X"00",X"00", + X"AC",X"A4",X"5C",X"F8",X"F0",X"C0",X"01",X"01",X"13",X"0E",X"00",X"00",X"00",X"00",X"00",X"00", + X"59",X"5F",X"7F",X"FF",X"C6",X"86",X"0C",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"AA",X"BE",X"FC",X"F8",X"B8",X"10",X"00",X"04",X"0F",X"0F",X"06",X"0C",X"00",X"00",X"00",X"00", + X"AA",X"BE",X"FC",X"F8",X"B8",X"10",X"00",X"04",X"0F",X"0F",X"06",X"0C",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"01",X"01",X"02",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"40",X"C0",X"C0",X"01",X"0E",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"04",X"04",X"06",X"02",X"86",X"40",X"58",X"BC",X"AE",X"A6", + X"AA",X"AA",X"BC",X"58",X"40",X"80",X"00",X"02",X"06",X"0C",X"18",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"5E",X"3F",X"18",X"7A",X"F6",X"04",X"3E",X"12",X"21",X"70",X"F8",X"F8",X"F8",X"FF",X"FF",X"73", + X"50",X"72",X"46",X"8E",X"9C",X"0C",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"E0",X"E0",X"A1",X"A1",X"B1",X"BC",X"70",X"E2",X"00",X"00",X"02",X"02",X"00",X"00",X"00",X"00", + X"CE",X"CC",X"CD",X"DC",X"DD",X"F8",X"F1",X"C1",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"C0",X"E0",X"F0",X"F0",X"F0",X"F0",X"E0",X"C0",X"80",X"00",X"00",X"00",X"00", + X"80",X"00",X"00",X"80",X"00",X"00",X"00",X"00",X"01",X"01",X"01",X"81",X"B8",X"BC",X"AE",X"A6", + X"AA",X"AA",X"BC",X"BA",X"83",X"01",X"01",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"04",X"04",X"06",X"02",X"86",X"40",X"58",X"BC",X"AE",X"A6", + X"C0",X"20",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"20",X"C0",X"00",X"20",X"E0",X"20",X"00", + X"C0",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"C0",X"00",X"20",X"20",X"A0",X"60",X"20",X"00", + X"C0",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"20",X"20",X"00", + X"C0",X"20",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"20",X"C0",X"00",X"E0",X"40",X"40",X"C0", + X"C0",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"C0",X"00",X"C0",X"20",X"20",X"20",X"C0",X"00", + X"C0",X"20",X"C0",X"00",X"C0",X"20",X"C0",X"00",X"20",X"20",X"A0",X"60",X"00",X"E0",X"00",X"00", + X"C0",X"20",X"C0",X"00",X"C0",X"20",X"C0",X"00",X"C0",X"20",X"20",X"C0",X"00",X"E0",X"00",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/prog.bin b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/prog.bin new file mode 100644 index 00000000..b20515c6 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/prog.bin differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/prog.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/prog.vhd new file mode 100644 index 00000000..93316e18 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/prog.vhd @@ -0,0 +1,1558 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity prog is +port ( + clk : in std_logic; + addr : in std_logic_vector(14 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of prog is + type rom is array(0 to 24575) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"3E",X"00",X"32",X"84",X"7D",X"C3",X"66",X"02",X"3A",X"07",X"60",X"0F",X"D0",X"33",X"33",X"C9", + X"3A",X"00",X"62",X"0F",X"D8",X"33",X"33",X"C9",X"21",X"09",X"60",X"35",X"C8",X"33",X"33",X"C9", + X"21",X"08",X"60",X"35",X"28",X"F2",X"E1",X"C9",X"87",X"E1",X"5F",X"16",X"00",X"C3",X"32",X"00", + X"18",X"12",X"19",X"5E",X"23",X"56",X"EB",X"E9",X"C3",X"36",X"57",X"06",X"0A",X"C3",X"2B",X"57", + X"19",X"10",X"FA",X"C9",X"21",X"27",X"62",X"46",X"0F",X"10",X"FD",X"D8",X"E1",X"C9",X"11",X"08", + X"69",X"01",X"28",X"00",X"ED",X"B0",X"C9",X"3A",X"18",X"60",X"21",X"1A",X"60",X"86",X"21",X"19", + X"60",X"86",X"32",X"18",X"60",X"C9",X"F5",X"C5",X"D5",X"E5",X"DD",X"E5",X"FD",X"E5",X"AF",X"32", + X"84",X"7D",X"3A",X"00",X"7D",X"E6",X"01",X"C2",X"03",X"80",X"21",X"38",X"01",X"CD",X"41",X"01", + X"3A",X"07",X"60",X"A7",X"C2",X"B5",X"00",X"3A",X"26",X"60",X"A7",X"C2",X"98",X"00",X"3A",X"0E", + X"60",X"A7",X"3A",X"80",X"7C",X"C2",X"9B",X"00",X"3A",X"00",X"7C",X"47",X"E6",X"0F",X"4F",X"3A", + X"11",X"60",X"2F",X"A0",X"E6",X"10",X"17",X"17",X"17",X"B1",X"60",X"6F",X"22",X"10",X"60",X"78", + X"CB",X"77",X"C2",X"00",X"00",X"21",X"1A",X"60",X"35",X"CD",X"57",X"00",X"CD",X"7B",X"01",X"CD", + X"E0",X"00",X"21",X"D2",X"00",X"E5",X"3A",X"05",X"60",X"EF",X"C3",X"01",X"3C",X"07",X"B2",X"08", + X"FE",X"06",X"FD",X"E1",X"DD",X"E1",X"E1",X"D1",X"C1",X"3E",X"01",X"32",X"84",X"7D",X"F1",X"C9", + X"21",X"80",X"60",X"11",X"00",X"7D",X"3A",X"07",X"60",X"A7",X"C0",X"06",X"07",X"7E",X"A7",X"CA", + X"F5",X"00",X"35",X"3E",X"01",X"12",X"1C",X"2C",X"10",X"F3",X"CD",X"31",X"38",X"7E",X"A7",X"C2", + X"08",X"01",X"2D",X"2D",X"7E",X"C3",X"0B",X"01",X"35",X"2D",X"7E",X"32",X"00",X"7C",X"21",X"88", + X"60",X"AF",X"BE",X"CA",X"18",X"01",X"35",X"3C",X"CD",X"2F",X"0C",X"C9",X"06",X"08",X"AF",X"21", + X"00",X"7D",X"11",X"80",X"60",X"77",X"12",X"2C",X"1C",X"10",X"FA",X"06",X"05",X"12",X"1C",X"10", + X"FC",X"32",X"80",X"7D",X"CD",X"8D",X"2E",X"C9",X"53",X"00",X"69",X"80",X"41",X"00",X"70",X"80", + X"81",X"AF",X"32",X"85",X"7D",X"7E",X"32",X"08",X"78",X"23",X"7E",X"32",X"00",X"78",X"23",X"7E", + X"32",X"00",X"78",X"23",X"7E",X"32",X"01",X"78",X"23",X"7E",X"32",X"01",X"78",X"23",X"7E",X"32", + X"02",X"78",X"23",X"7E",X"32",X"02",X"78",X"23",X"7E",X"32",X"03",X"78",X"23",X"7E",X"32",X"03", + X"78",X"3E",X"01",X"32",X"85",X"7D",X"AF",X"32",X"85",X"7D",X"C9",X"3A",X"00",X"7D",X"CB",X"7F", + X"21",X"03",X"60",X"C2",X"89",X"01",X"36",X"01",X"C9",X"7E",X"A7",X"C8",X"E5",X"3A",X"05",X"60", + X"FE",X"03",X"CA",X"9D",X"01",X"CD",X"1C",X"01",X"3E",X"03",X"32",X"85",X"60",X"E1",X"36",X"00", + X"2B",X"34",X"11",X"24",X"60",X"1A",X"96",X"C0",X"77",X"13",X"2B",X"EB",X"1A",X"FE",X"90",X"D0", + X"86",X"27",X"12",X"11",X"00",X"04",X"CD",X"9F",X"30",X"C9",X"00",X"37",X"00",X"AA",X"AA",X"AA", + X"00",X"18",X"01",X"CD",X"74",X"08",X"21",X"BA",X"01",X"11",X"B2",X"60",X"01",X"09",X"00",X"ED", + X"B0",X"3E",X"01",X"32",X"07",X"60",X"32",X"29",X"62",X"32",X"28",X"62",X"CD",X"B8",X"06",X"CD", + X"07",X"02",X"3E",X"01",X"32",X"82",X"7D",X"32",X"05",X"60",X"32",X"27",X"62",X"AF",X"32",X"0A", + X"60",X"CD",X"53",X"0A",X"11",X"04",X"03",X"CD",X"9F",X"30",X"11",X"02",X"02",X"CD",X"9F",X"30", + X"11",X"00",X"02",X"CD",X"9F",X"30",X"C9",X"3A",X"80",X"7D",X"4F",X"21",X"20",X"60",X"E6",X"03", + X"C6",X"03",X"77",X"23",X"79",X"0F",X"0F",X"E6",X"03",X"47",X"3E",X"10",X"CA",X"26",X"02",X"3E", + X"0A",X"C6",X"05",X"27",X"10",X"FB",X"77",X"23",X"79",X"01",X"01",X"01",X"11",X"02",X"01",X"E6", + X"70",X"17",X"17",X"17",X"17",X"CA",X"47",X"02",X"DA",X"41",X"02",X"3C",X"4F",X"5A",X"C3",X"47", + X"02",X"C6",X"02",X"47",X"57",X"87",X"5F",X"72",X"23",X"73",X"23",X"70",X"23",X"71",X"23",X"3A", + X"80",X"7D",X"07",X"3E",X"01",X"DA",X"59",X"02",X"3D",X"77",X"21",X"65",X"35",X"11",X"00",X"61", + X"01",X"AA",X"00",X"ED",X"B0",X"C9",X"06",X"10",X"21",X"00",X"60",X"AF",X"4F",X"77",X"23",X"0D", + X"20",X"FB",X"10",X"F8",X"06",X"04",X"21",X"00",X"70",X"4F",X"77",X"23",X"0D",X"20",X"FB",X"10", + X"F8",X"06",X"04",X"3E",X"10",X"21",X"00",X"74",X"0E",X"00",X"77",X"23",X"0D",X"20",X"FB",X"10", + X"F7",X"21",X"C0",X"60",X"06",X"40",X"3E",X"FF",X"77",X"23",X"10",X"FC",X"3E",X"C0",X"32",X"B0", + X"60",X"32",X"B1",X"60",X"AF",X"32",X"83",X"7D",X"32",X"86",X"7D",X"32",X"87",X"7D",X"3C",X"32", + X"82",X"7D",X"C3",X"12",X"12",X"CD",X"1C",X"01",X"3E",X"01",X"32",X"84",X"7D",X"26",X"60",X"3A", + X"B1",X"60",X"6F",X"7E",X"87",X"30",X"1C",X"CD",X"15",X"03",X"CD",X"50",X"03",X"21",X"19",X"60", + X"34",X"21",X"83",X"63",X"3A",X"1A",X"60",X"BE",X"28",X"E3",X"77",X"CD",X"7F",X"03",X"CD",X"A2", + X"03",X"18",X"DA",X"E6",X"1F",X"5F",X"16",X"00",X"36",X"FF",X"2C",X"4E",X"36",X"FF",X"2C",X"7D", + X"FE",X"C0",X"30",X"02",X"3E",X"C0",X"32",X"B1",X"60",X"79",X"21",X"BD",X"02",X"E5",X"21",X"07", + X"03",X"19",X"5E",X"23",X"56",X"EB",X"E9",X"1C",X"05",X"9B",X"05",X"C6",X"05",X"E9",X"05",X"11", + X"06",X"2A",X"06",X"B8",X"06",X"3A",X"1A",X"60",X"47",X"E6",X"0F",X"C0",X"CF",X"3A",X"0D",X"60", + X"CD",X"47",X"03",X"11",X"E0",X"FF",X"CB",X"60",X"28",X"14",X"3E",X"10",X"77",X"19",X"77",X"19", + X"77",X"3A",X"0F",X"60",X"A7",X"C8",X"3A",X"0D",X"60",X"EE",X"01",X"CD",X"47",X"03",X"3C",X"77", + X"19",X"36",X"25",X"19",X"36",X"20",X"C9",X"21",X"40",X"77",X"A7",X"C8",X"21",X"E0",X"74",X"C9", + X"3A",X"2D",X"62",X"A7",X"C0",X"21",X"B3",X"60",X"3A",X"0D",X"60",X"A7",X"28",X"03",X"21",X"B6", + X"60",X"7E",X"E6",X"F0",X"47",X"23",X"7E",X"E6",X"0F",X"B0",X"0F",X"0F",X"0F",X"0F",X"21",X"21", + X"60",X"BE",X"D8",X"3E",X"01",X"32",X"2D",X"62",X"21",X"28",X"62",X"34",X"C3",X"B8",X"06",X"21", + X"84",X"63",X"7E",X"34",X"A7",X"C0",X"21",X"81",X"63",X"7E",X"47",X"34",X"E6",X"07",X"C0",X"78", + X"0F",X"0F",X"0F",X"47",X"CD",X"5B",X"56",X"80",X"FE",X"03",X"38",X"02",X"3E",X"05",X"32",X"80", + X"63",X"C9",X"3E",X"03",X"F7",X"D7",X"3A",X"50",X"63",X"0F",X"D8",X"21",X"B8",X"62",X"35",X"C0", + X"36",X"04",X"3A",X"B9",X"62",X"0F",X"D0",X"21",X"29",X"6A",X"06",X"40",X"DD",X"21",X"A0",X"66", + X"0F",X"D2",X"E4",X"03",X"DD",X"36",X"09",X"02",X"DD",X"36",X"0A",X"02",X"04",X"04",X"CD",X"F2", + X"03",X"21",X"BA",X"62",X"35",X"C0",X"3E",X"01",X"32",X"B9",X"62",X"32",X"A0",X"63",X"3E",X"10", + X"32",X"BA",X"62",X"C9",X"DD",X"36",X"09",X"02",X"DD",X"36",X"0A",X"00",X"CD",X"F2",X"03",X"C3", + X"DE",X"03",X"70",X"3A",X"19",X"60",X"0F",X"D8",X"04",X"70",X"C9",X"C9",X"38",X"95",X"00",X"48", + X"A1",X"43",X"0B",X"87",X"A1",X"43",X"0B",X"97",X"99",X"6C",X"07",X"9D",X"A9",X"08",X"07",X"9D", + X"AF",X"CD",X"36",X"0B",X"3C",X"32",X"86",X"7D",X"11",X"12",X"38",X"CD",X"A7",X"0D",X"3E",X"10", + X"32",X"57",X"76",X"32",X"B7",X"75",X"21",X"D0",X"27",X"11",X"30",X"69",X"01",X"08",X"00",X"ED", + X"B0",X"21",X"D8",X"27",X"11",X"0C",X"6A",X"01",X"10",X"00",X"ED",X"B0",X"21",X"5C",X"38",X"CD", + X"4E",X"00",X"3A",X"19",X"69",X"F6",X"80",X"32",X"1D",X"69",X"3A",X"21",X"69",X"F6",X"80",X"32", + X"25",X"69",X"21",X"08",X"69",X"11",X"04",X"00",X"01",X"54",X"0A",X"CD",X"3D",X"00",X"21",X"E8", + X"27",X"11",X"1C",X"6A",X"01",X"08",X"00",X"ED",X"B0",X"21",X"0B",X"69",X"11",X"04",X"00",X"01", + X"A0",X"0A",X"CD",X"3D",X"00",X"3E",X"3F",X"32",X"8E",X"63",X"AF",X"32",X"AF",X"62",X"21",X"CB", + X"0B",X"11",X"00",X"69",X"01",X"08",X"00",X"ED",X"B0",X"3E",X"40",X"32",X"09",X"60",X"21",X"85", + X"63",X"34",X"22",X"C0",X"63",X"C9",X"21",X"AF",X"62",X"34",X"7E",X"CB",X"47",X"C0",X"E6",X"07", + X"FE",X"06",X"F5",X"21",X"19",X"6A",X"28",X"04",X"7E",X"EE",X"0E",X"77",X"2B",X"35",X"F1",X"21", + X"15",X"6A",X"28",X"04",X"7E",X"EE",X"0E",X"77",X"2B",X"35",X"7E",X"FE",X"9E",X"D0",X"21",X"00", + X"69",X"11",X"04",X"00",X"01",X"FF",X"0C",X"CD",X"3D",X"00",X"3A",X"08",X"69",X"FE",X"37",X"D0", + X"3E",X"30",X"C3",X"8B",X"04",X"21",X"AF",X"62",X"35",X"7E",X"11",X"82",X"39",X"FE",X"80",X"28", + X"12",X"11",X"5A",X"39",X"FE",X"50",X"28",X"0B",X"11",X"5C",X"38",X"FE",X"30",X"28",X"04",X"A7", + X"28",X"0F",X"C9",X"EB",X"D5",X"CD",X"4E",X"00",X"21",X"83",X"60",X"36",X"03",X"D1",X"1A",X"A7", + X"C0",X"21",X"85",X"63",X"34",X"C9",X"AF",X"32",X"85",X"63",X"21",X"09",X"60",X"34",X"23",X"36", + X"0A",X"C9",X"00",X"00",X"06",X"03",X"77",X"19",X"3D",X"10",X"FB",X"C9",X"4F",X"CF",X"CD",X"5F", + X"05",X"C3",X"B9",X"11",X"4F",X"21",X"29",X"35",X"06",X"00",X"09",X"A7",X"06",X"03",X"1A",X"8E", + X"27",X"12",X"13",X"23",X"10",X"F8",X"D5",X"1B",X"3A",X"0D",X"60",X"CD",X"6B",X"05",X"D1",X"1B", + X"21",X"BA",X"60",X"06",X"03",X"1A",X"BE",X"D8",X"C2",X"50",X"05",X"1B",X"2B",X"10",X"F6",X"C9", + X"CD",X"5F",X"05",X"21",X"B8",X"60",X"1A",X"77",X"13",X"23",X"10",X"FA",X"C3",X"DA",X"05",X"11", + X"B2",X"60",X"3A",X"0D",X"60",X"A7",X"C8",X"11",X"B5",X"60",X"C9",X"DD",X"21",X"81",X"77",X"A7", + X"28",X"0A",X"DD",X"21",X"21",X"75",X"18",X"04",X"DD",X"21",X"41",X"76",X"EB",X"11",X"E0",X"FF", + X"01",X"04",X"03",X"7E",X"0F",X"0F",X"0F",X"0F",X"CD",X"93",X"05",X"7E",X"CD",X"93",X"05",X"2B", + X"10",X"F1",X"C9",X"E6",X"0F",X"DD",X"77",X"00",X"DD",X"19",X"C9",X"FE",X"03",X"D2",X"BD",X"05", + X"F5",X"21",X"B2",X"60",X"A7",X"CA",X"AB",X"05",X"21",X"B5",X"60",X"FE",X"02",X"C2",X"B3",X"05", + X"21",X"B8",X"60",X"AF",X"77",X"23",X"77",X"23",X"77",X"F1",X"C3",X"C6",X"05",X"3D",X"F5",X"CD", + X"9B",X"05",X"F1",X"C8",X"18",X"F7",X"FE",X"03",X"CA",X"E0",X"05",X"11",X"B4",X"60",X"A7",X"CA", + X"D5",X"05",X"11",X"B7",X"60",X"FE",X"02",X"C2",X"6B",X"05",X"11",X"BA",X"60",X"C3",X"78",X"05", + X"3D",X"F5",X"CD",X"C6",X"05",X"F1",X"C8",X"18",X"F7",X"21",X"4B",X"36",X"87",X"F5",X"E6",X"7F", + X"5F",X"16",X"00",X"19",X"5E",X"23",X"56",X"EB",X"5E",X"23",X"56",X"23",X"01",X"E0",X"FF",X"EB", + X"1A",X"FE",X"3F",X"CA",X"26",X"00",X"77",X"F1",X"30",X"02",X"36",X"10",X"F5",X"13",X"09",X"18", + X"EF",X"CD",X"28",X"0D",X"0F",X"D0",X"3E",X"05",X"CD",X"E9",X"05",X"21",X"01",X"60",X"11",X"E0", + X"FF",X"DD",X"21",X"BF",X"74",X"06",X"01",X"C3",X"83",X"05",X"A7",X"CA",X"91",X"06",X"3A",X"8C", + X"63",X"A7",X"C2",X"A8",X"06",X"3A",X"B8",X"63",X"A7",X"C0",X"3A",X"B0",X"62",X"01",X"0A",X"00", + X"04",X"91",X"C2",X"40",X"06",X"78",X"07",X"07",X"07",X"07",X"32",X"8C",X"63",X"21",X"44",X"38", + X"11",X"63",X"74",X"3E",X"08",X"DD",X"21",X"1D",X"00",X"01",X"03",X"00",X"ED",X"B0",X"DD",X"19", + X"DD",X"E5",X"D1",X"3D",X"C2",X"55",X"06",X"CD",X"32",X"07",X"4F",X"E6",X"0F",X"47",X"79",X"0F", + X"0F",X"0F",X"0F",X"E6",X"0F",X"C2",X"89",X"06",X"3E",X"05",X"32",X"89",X"60",X"3E",X"70",X"32", + X"C4",X"74",X"32",X"E4",X"74",X"80",X"47",X"3E",X"10",X"32",X"24",X"75",X"78",X"32",X"04",X"75", + X"C9",X"3A",X"8C",X"63",X"47",X"E6",X"0F",X"C5",X"CD",X"1C",X"05",X"C1",X"78",X"0F",X"0F",X"0F", + X"0F",X"E6",X"0F",X"C6",X"0A",X"C3",X"1C",X"05",X"D6",X"01",X"20",X"05",X"21",X"B8",X"63",X"36", + X"01",X"27",X"32",X"8C",X"63",X"C3",X"6A",X"06",X"4F",X"CF",X"06",X"06",X"11",X"E0",X"FF",X"21", + X"E2",X"74",X"36",X"10",X"19",X"10",X"FB",X"3A",X"28",X"62",X"91",X"CA",X"D7",X"06",X"47",X"21", + X"E2",X"74",X"36",X"FF",X"19",X"10",X"FB",X"21",X"03",X"75",X"00",X"00",X"21",X"E3",X"74",X"00", + X"00",X"3A",X"29",X"62",X"FE",X"64",X"38",X"05",X"3E",X"63",X"32",X"29",X"62",X"01",X"0A",X"FF", + X"04",X"91",X"D2",X"F0",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"C9",X"3A",X"0A", + X"60",X"EF",X"86",X"09",X"AB",X"09",X"D6",X"09",X"FE",X"09",X"1B",X"0A",X"37",X"0A",X"63",X"0A", + X"76",X"0A",X"FD",X"26",X"2F",X"26",X"70",X"0C",X"47",X"12",X"7A",X"19",X"7C",X"12",X"F2",X"12", + X"44",X"13",X"8F",X"13",X"A1",X"13",X"AA",X"13",X"BB",X"13",X"1E",X"14",X"86",X"14",X"15",X"16", + X"6B",X"19",X"3A",X"29",X"62",X"32",X"84",X"74",X"3A",X"8C",X"63",X"C9",X"21",X"0A",X"60",X"3A", + X"01",X"60",X"A7",X"C2",X"5C",X"07",X"7E",X"EF",X"79",X"07",X"63",X"07",X"47",X"12",X"77",X"19", + X"7C",X"12",X"C3",X"07",X"CB",X"07",X"4B",X"08",X"00",X"00",X"00",X"00",X"36",X"00",X"21",X"05", + X"60",X"34",X"C9",X"E7",X"AF",X"32",X"92",X"63",X"32",X"A0",X"63",X"3E",X"02",X"32",X"27",X"62", + X"CD",X"D6",X"5F",X"32",X"28",X"62",X"C3",X"92",X"0C",X"21",X"86",X"7D",X"36",X"00",X"23",X"36", + X"00",X"11",X"1B",X"03",X"CD",X"9F",X"30",X"1C",X"CD",X"9F",X"30",X"CD",X"65",X"09",X"21",X"09", + X"60",X"36",X"02",X"23",X"34",X"CD",X"74",X"08",X"CD",X"53",X"0A",X"3A",X"0F",X"60",X"FE",X"01", + X"CC",X"EE",X"09",X"ED",X"5B",X"22",X"60",X"21",X"6C",X"75",X"CD",X"AD",X"07",X"73",X"23",X"23", + X"72",X"7A",X"D6",X"0A",X"C2",X"BC",X"07",X"77",X"3C",X"32",X"8E",X"75",X"11",X"01",X"02",X"21", + X"8C",X"76",X"C9",X"CD",X"74",X"08",X"21",X"0A",X"60",X"34",X"C9",X"3A",X"8A",X"63",X"FE",X"00", + X"C2",X"2D",X"08",X"3E",X"60",X"32",X"8A",X"63",X"0E",X"5F",X"FE",X"00",X"CA",X"3B",X"08",X"21", + X"86",X"7D",X"36",X"00",X"79",X"CB",X"07",X"30",X"02",X"36",X"01",X"23",X"36",X"00",X"CB",X"07", + X"30",X"02",X"36",X"01",X"32",X"8B",X"63",X"3E",X"01",X"32",X"80",X"7C",X"C3",X"52",X"0C",X"1A", + X"77",X"23",X"13",X"10",X"FA",X"C9",X"CD",X"FF",X"07",X"D5",X"11",X"1D",X"00",X"19",X"D1",X"0D", + X"C2",X"6A",X"0C",X"11",X"1E",X"03",X"CD",X"9F",X"30",X"21",X"FC",X"03",X"11",X"00",X"69",X"06", + X"14",X"7E",X"12",X"23",X"13",X"10",X"FA",X"C9",X"00",X"00",X"00",X"00",X"00",X"3A",X"8B",X"63", + X"4F",X"3A",X"8A",X"63",X"3D",X"32",X"8A",X"63",X"C3",X"DA",X"07",X"21",X"09",X"60",X"36",X"02", + X"23",X"34",X"21",X"8A",X"63",X"36",X"00",X"23",X"36",X"00",X"C9",X"E7",X"CD",X"89",X"0C",X"36", + X"00",X"C9",X"21",X"00",X"74",X"0E",X"04",X"06",X"00",X"3E",X"10",X"77",X"23",X"10",X"FC",X"0D", + X"C2",X"57",X"08",X"21",X"00",X"69",X"0E",X"02",X"06",X"C0",X"AF",X"77",X"23",X"10",X"FC",X"0D", + X"C2",X"68",X"08",X"C9",X"21",X"03",X"74",X"0E",X"20",X"06",X"1D",X"3E",X"10",X"11",X"03",X"00", + X"77",X"23",X"10",X"FC",X"19",X"0D",X"C2",X"79",X"08",X"21",X"22",X"75",X"11",X"20",X"00",X"0E", + X"02",X"3E",X"10",X"06",X"0E",X"77",X"19",X"10",X"FC",X"21",X"23",X"75",X"0D",X"C2",X"93",X"08", + X"21",X"00",X"69",X"06",X"00",X"3E",X"00",X"77",X"23",X"10",X"FC",X"06",X"80",X"77",X"23",X"10", + X"FC",X"C9",X"3A",X"0A",X"60",X"EF",X"BA",X"08",X"F8",X"08",X"CD",X"74",X"08",X"AF",X"32",X"07", + X"60",X"11",X"0C",X"03",X"CD",X"9F",X"30",X"21",X"0A",X"60",X"34",X"CD",X"65",X"09",X"AF",X"21", + X"86",X"7D",X"77",X"2C",X"77",X"06",X"04",X"1E",X"09",X"3A",X"01",X"60",X"FE",X"01",X"CA",X"E4", + X"08",X"06",X"0C",X"1C",X"3A",X"1A",X"60",X"E6",X"07",X"C2",X"F3",X"08",X"7B",X"CD",X"E9",X"05", + X"CD",X"16",X"06",X"3A",X"00",X"7D",X"A0",X"C9",X"CD",X"D5",X"08",X"FE",X"04",X"CA",X"06",X"09", + X"FE",X"08",X"CA",X"19",X"09",X"C9",X"CD",X"77",X"09",X"21",X"48",X"60",X"06",X"08",X"AF",X"77", + X"2C",X"10",X"FC",X"21",X"00",X"00",X"C3",X"38",X"09",X"CD",X"77",X"09",X"CD",X"77",X"09",X"11", + X"48",X"60",X"3A",X"20",X"60",X"12",X"1C",X"21",X"5E",X"09",X"01",X"07",X"00",X"ED",X"B0",X"11", + X"01",X"01",X"CD",X"9F",X"30",X"21",X"00",X"01",X"22",X"0E",X"60",X"CD",X"74",X"08",X"11",X"40", + X"60",X"3A",X"20",X"60",X"12",X"1C",X"21",X"5E",X"09",X"01",X"07",X"00",X"ED",X"B0",X"11",X"00", + X"01",X"CD",X"9F",X"30",X"AF",X"32",X"0A",X"60",X"3E",X"03",X"32",X"05",X"60",X"C9",X"01",X"65", + X"3A",X"01",X"00",X"00",X"00",X"11",X"00",X"04",X"CD",X"9F",X"30",X"11",X"14",X"03",X"06",X"06", + X"CD",X"9F",X"30",X"1C",X"10",X"FA",X"C9",X"21",X"01",X"60",X"3E",X"99",X"86",X"27",X"77",X"11", + X"00",X"04",X"CD",X"9F",X"30",X"C9",X"CD",X"52",X"08",X"CD",X"1C",X"01",X"11",X"82",X"7D",X"3E", + X"01",X"12",X"21",X"0A",X"60",X"3A",X"0E",X"60",X"A7",X"C2",X"9F",X"09",X"36",X"01",X"C9",X"3A", + X"26",X"60",X"3D",X"CA",X"A8",X"09",X"AF",X"12",X"36",X"03",X"C9",X"21",X"40",X"60",X"11",X"28", + X"62",X"01",X"08",X"00",X"ED",X"B0",X"2A",X"2A",X"62",X"7E",X"32",X"27",X"62",X"3A",X"0F",X"60", + X"A7",X"21",X"09",X"60",X"11",X"0A",X"60",X"CA",X"D0",X"09",X"36",X"78",X"EB",X"36",X"02",X"C9", + X"36",X"01",X"EB",X"36",X"05",X"C9",X"AF",X"32",X"86",X"7D",X"32",X"87",X"7D",X"11",X"02",X"03", + X"CD",X"9F",X"30",X"11",X"01",X"02",X"CD",X"9F",X"30",X"3E",X"05",X"32",X"0A",X"60",X"3E",X"02", + X"32",X"E0",X"74",X"3E",X"25",X"32",X"C0",X"74",X"3E",X"20",X"32",X"A0",X"74",X"C9",X"21",X"48", + X"60",X"11",X"28",X"62",X"01",X"08",X"00",X"ED",X"B0",X"2A",X"2A",X"62",X"7E",X"32",X"27",X"62", + X"3E",X"78",X"32",X"09",X"60",X"3E",X"04",X"32",X"0A",X"60",X"C9",X"AF",X"32",X"86",X"7D",X"32", + X"87",X"7D",X"11",X"03",X"03",X"CD",X"9F",X"30",X"11",X"01",X"02",X"CD",X"9F",X"30",X"CD",X"EE", + X"09",X"3E",X"05",X"32",X"0A",X"60",X"C9",X"11",X"04",X"03",X"CD",X"9F",X"30",X"11",X"02",X"02", + X"CD",X"9F",X"30",X"11",X"00",X"02",X"CD",X"9F",X"30",X"11",X"00",X"06",X"CD",X"9F",X"30",X"21", + X"0A",X"60",X"34",X"3E",X"01",X"32",X"40",X"77",X"3E",X"25",X"32",X"20",X"77",X"3E",X"20",X"32", + X"00",X"77",X"C9",X"DF",X"CD",X"74",X"08",X"21",X"09",X"60",X"36",X"01",X"2C",X"34",X"11",X"2C", + X"62",X"1A",X"A7",X"C3",X"01",X"19",X"3A",X"85",X"63",X"EF",X"10",X"04",X"8A",X"0A",X"69",X"30", + X"96",X"04",X"D5",X"04",X"31",X"0B",X"69",X"30",X"06",X"05",X"21",X"AF",X"62",X"34",X"CB",X"46", + X"C0",X"E5",X"21",X"03",X"69",X"11",X"04",X"00",X"01",X"FF",X"0E",X"CD",X"3D",X"00",X"E1",X"7E", + X"E6",X"0F",X"F5",X"CC",X"4A",X"30",X"3A",X"0B",X"69",X"FE",X"70",X"30",X"07",X"AF",X"32",X"0C", + X"6A",X"32",X"10",X"6A",X"F1",X"E6",X"07",X"FE",X"06",X"20",X"2D",X"3A",X"15",X"6A",X"EE",X"0F", + X"32",X"15",X"6A",X"CB",X"47",X"3E",X"C6",X"28",X"02",X"3E",X"10",X"32",X"88",X"75",X"32",X"68", + X"76",X"3A",X"19",X"6A",X"EE",X"0F",X"32",X"19",X"6A",X"DD",X"21",X"1C",X"6A",X"DD",X"7E",X"01", + X"EE",X"80",X"DD",X"77",X"01",X"DD",X"77",X"05",X"3A",X"0B",X"69",X"FE",X"40",X"D0",X"AF",X"32", + X"0C",X"6A",X"32",X"10",X"6A",X"32",X"AF",X"62",X"3E",X"19",X"32",X"15",X"6A",X"32",X"19",X"6A", + X"21",X"63",X"76",X"CD",X"26",X"18",X"3E",X"10",X"32",X"88",X"75",X"32",X"68",X"76",X"AF",X"32", + X"1C",X"6A",X"32",X"20",X"6A",X"32",X"30",X"69",X"32",X"34",X"69",X"21",X"70",X"77",X"11",X"8A", + X"0B",X"CD",X"65",X"0B",X"21",X"BB",X"0B",X"06",X"04",X"CD",X"42",X"0B",X"3E",X"20",X"C3",X"8B", + X"04",X"3E",X"40",X"C3",X"8B",X"04",X"32",X"87",X"7D",X"21",X"8A",X"60",X"36",X"08",X"23",X"36", + X"03",X"C9",X"DD",X"21",X"4C",X"69",X"11",X"08",X"00",X"7E",X"DD",X"77",X"00",X"23",X"7E",X"DD", + X"77",X"01",X"23",X"7E",X"DD",X"77",X"02",X"23",X"7E",X"DD",X"77",X"03",X"23",X"DD",X"19",X"11", + X"04",X"00",X"10",X"E5",X"C9",X"01",X"E0",X"FF",X"22",X"B9",X"63",X"1A",X"13",X"3C",X"28",X"0C", + X"3C",X"28",X"0F",X"3D",X"3D",X"FE",X"AA",X"C8",X"77",X"09",X"18",X"EF",X"2A",X"B9",X"63",X"23", + X"18",X"E6",X"C5",X"01",X"20",X"00",X"09",X"C1",X"18",X"E1",X"17",X"15",X"24",X"10",X"10",X"10", + X"10",X"1B",X"15",X"29",X"10",X"16",X"22",X"1F",X"1D",X"10",X"10",X"10",X"10",X"1D",X"11",X"22", + X"19",X"1F",X"2B",X"FF",X"FF",X"10",X"10",X"10",X"10",X"10",X"23",X"11",X"26",X"15",X"10",X"29", + X"1F",X"25",X"22",X"10",X"20",X"11",X"20",X"11",X"10",X"38",X"AA",X"78",X"69",X"07",X"C8",X"88", + X"05",X"07",X"C8",X"48",X"5F",X"0D",X"80",X"A8",X"16",X"00",X"80",X"7F",X"2D",X"08",X"CE",X"7F", + X"2D",X"88",X"E0",X"32",X"03",X"7D",X"32",X"83",X"60",X"C9",X"32",X"80",X"60",X"3A",X"15",X"62", + X"A7",X"3E",X"01",X"28",X"01",X"AF",X"32",X"07",X"7D",X"C9",X"F5",X"32",X"07",X"62",X"E6",X"7F", + X"FE",X"08",X"CC",X"8F",X"1D",X"F1",X"C9",X"32",X"15",X"62",X"CD",X"8F",X"1D",X"C9",X"3E",X"03", + X"32",X"82",X"60",X"AF",X"32",X"8C",X"60",X"7E",X"E6",X"80",X"C9",X"00",X"00",X"3E",X"29",X"32", + X"8F",X"60",X"3E",X"20",X"32",X"09",X"60",X"21",X"4C",X"69",X"36",X"00",X"21",X"54",X"69",X"36", + X"00",X"E1",X"C9",X"AF",X"32",X"8C",X"60",X"3E",X"01",X"32",X"82",X"60",X"C3",X"AC",X"50",X"32", + X"80",X"7D",X"3A",X"8C",X"60",X"32",X"81",X"7D",X"C9",X"CD",X"1C",X"01",X"06",X"28",X"21",X"58", + X"69",X"36",X"00",X"23",X"10",X"FB",X"C9",X"00",X"D2",X"E6",X"16",X"AF",X"32",X"89",X"60",X"C3", + X"EE",X"16",X"21",X"8A",X"74",X"11",X"0A",X"3D",X"0E",X"14",X"06",X"06",X"CD",X"FF",X"07",X"D5", + X"11",X"1A",X"00",X"19",X"D1",X"0D",X"20",X"F2",X"0E",X"05",X"06",X"03",X"C3",X"06",X"08",X"00", + X"3A",X"85",X"63",X"EF",X"78",X"0C",X"91",X"0C",X"DF",X"21",X"09",X"60",X"36",X"20",X"21",X"85", + X"63",X"34",X"CD",X"1C",X"01",X"CD",X"74",X"08",X"C9",X"AF",X"32",X"80",X"7C",X"21",X"0A",X"60", + X"C9",X"DF",X"CD",X"74",X"08",X"AF",X"32",X"8C",X"63",X"11",X"01",X"05",X"CD",X"9F",X"30",X"21", + X"86",X"7D",X"36",X"00",X"23",X"36",X"01",X"3A",X"27",X"62",X"3D",X"CA",X"D4",X"0C",X"3D",X"CA", + X"DF",X"0C",X"3D",X"CA",X"F2",X"0C",X"00",X"00",X"00",X"21",X"86",X"7D",X"36",X"01",X"3E",X"03", + X"32",X"89",X"60",X"11",X"40",X"3C",X"CD",X"A7",X"0D",X"3A",X"27",X"62",X"FE",X"03",X"00",X"00", + X"00",X"C3",X"A0",X"3F",X"11",X"86",X"3B",X"3E",X"02",X"32",X"89",X"60",X"C3",X"E7",X"0C",X"11", + X"C6",X"3A",X"3E",X"01",X"32",X"89",X"60",X"21",X"86",X"7D",X"36",X"01",X"23",X"36",X"00",X"C3", + X"C6",X"0C",X"00",X"00",X"00",X"3E",X"04",X"32",X"89",X"60",X"11",X"BE",X"3F",X"C3",X"C6",X"0C", + X"31",X"44",X"57",X"10",X"7A",X"92",X"99",X"A7",X"30",X"43",X"56",X"10",X"79",X"91",X"98",X"A6", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"CD",X"89",X"0C",X"3A",X"07",X"60",X"C9",X"00", + X"DD",X"77",X"07",X"3A",X"27",X"62",X"FE",X"02",X"3E",X"02",X"C0",X"3E",X"04",X"C9",X"00",X"00", + X"00",X"00",X"00",X"21",X"87",X"76",X"CD",X"4C",X"0D",X"21",X"47",X"75",X"06",X"04",X"36",X"FD", + X"23",X"10",X"FB",X"11",X"1C",X"00",X"19",X"06",X"04",X"36",X"FC",X"23",X"10",X"FB",X"C9",X"CD", + X"56",X"0F",X"CD",X"41",X"24",X"21",X"09",X"60",X"36",X"40",X"23",X"34",X"21",X"5C",X"38",X"CD", + X"C0",X"57",X"11",X"00",X"69",X"01",X"08",X"00",X"ED",X"B0",X"3A",X"27",X"62",X"FE",X"03",X"28", + X"0A",X"0F",X"0F",X"D8",X"21",X"0B",X"69",X"0E",X"00",X"FF",X"C9",X"21",X"08",X"69",X"0E",X"54", + X"FF",X"11",X"04",X"00",X"01",X"54",X"02",X"21",X"00",X"69",X"CD",X"3D",X"00",X"01",X"F8",X"0C", + X"21",X"03",X"69",X"CD",X"3D",X"00",X"C9",X"1A",X"32",X"B3",X"63",X"CD",X"15",X"0F",X"13",X"1A", + X"67",X"44",X"13",X"1A",X"6F",X"4D",X"D5",X"CD",X"F0",X"2F",X"D1",X"22",X"AB",X"63",X"78",X"E6", + X"07",X"32",X"B4",X"63",X"79",X"E6",X"07",X"32",X"AF",X"63",X"13",X"1A",X"67",X"90",X"D2",X"D3", + X"0D",X"ED",X"44",X"32",X"B1",X"63",X"13",X"1A",X"6F",X"91",X"32",X"B2",X"63",X"1A",X"E6",X"07", + X"32",X"B0",X"63",X"D5",X"CD",X"F0",X"2F",X"D1",X"22",X"AD",X"63",X"3A",X"B3",X"63",X"FE",X"05", + X"D2",X"46",X"0E",X"3A",X"B2",X"63",X"D6",X"08",X"47",X"3A",X"AF",X"63",X"80",X"32",X"B2",X"63", + X"2A",X"AB",X"63",X"3A",X"B3",X"63",X"3D",X"28",X"19",X"3D",X"28",X"12",X"3D",X"28",X"0B",X"3D", + X"28",X"04",X"3E",X"C2",X"18",X"0E",X"3E",X"B7",X"18",X"0A",X"3E",X"C0",X"18",X"06",X"3E",X"C4", + X"18",X"02",X"3E",X"C6",X"77",X"32",X"B5",X"63",X"3A",X"B2",X"63",X"D6",X"08",X"32",X"B2",X"63", + X"38",X"07",X"2C",X"3A",X"B5",X"63",X"77",X"18",X"EF",X"C3",X"0A",X"0F",X"00",X"00",X"30",X"01", + X"3C",X"77",X"13",X"C3",X"A7",X"0D",X"FE",X"08",X"D2",X"91",X"0E",X"D6",X"05",X"28",X"07",X"3D", + X"28",X"08",X"3E",X"F2",X"18",X"06",X"3E",X"E1",X"18",X"02",X"3E",X"E4",X"2A",X"AB",X"63",X"77", + X"3C",X"32",X"B5",X"63",X"01",X"20",X"00",X"09",X"3A",X"B1",X"63",X"D6",X"10",X"38",X"12",X"32", + X"B1",X"63",X"3A",X"B5",X"63",X"77",X"01",X"20",X"00",X"09",X"3A",X"B1",X"63",X"D6",X"08",X"18", + X"EC",X"3A",X"B3",X"63",X"FE",X"08",X"3A",X"B5",X"63",X"30",X"02",X"3C",X"77",X"13",X"C3",X"A7", + X"0D",X"FE",X"0C",X"D2",X"C1",X"0E",X"D6",X"08",X"28",X"0A",X"3D",X"28",X"0B",X"3D",X"28",X"0C", + X"3E",X"AF",X"18",X"0A",X"3E",X"F1",X"18",X"06",X"3E",X"E0",X"18",X"02",X"3E",X"B5",X"32",X"B5", + X"63",X"2A",X"AB",X"63",X"77",X"01",X"20",X"00",X"09",X"3A",X"B1",X"63",X"D6",X"08",X"C3",X"6D", + X"0E",X"FE",X"0C",X"20",X"2A",X"3E",X"D0",X"2A",X"AB",X"63",X"77",X"32",X"B5",X"63",X"01",X"20", + X"00",X"09",X"3A",X"B1",X"63",X"D6",X"08",X"32",X"B1",X"63",X"38",X"0B",X"3A",X"B5",X"63",X"3C", + X"FE",X"D8",X"CA",X"8D",X"0E",X"18",X"E3",X"2A",X"AB",X"63",X"2C",X"3E",X"D4",X"18",X"DB",X"FE", + X"0D",X"28",X"0F",X"FE",X"0E",X"28",X"03",X"C3",X"43",X"0F",X"3E",X"CA",X"2A",X"AB",X"63",X"C3", + X"24",X"0E",X"3E",X"AE",X"2A",X"AB",X"63",X"C3",X"24",X"0E",X"3A",X"B3",X"63",X"FE",X"03",X"3A", + X"B5",X"63",X"C3",X"3E",X"0E",X"FE",X"AA",X"C0",X"3A",X"27",X"62",X"FE",X"04",X"28",X"0B",X"FE", + X"02",X"28",X"16",X"CD",X"BC",X"59",X"00",X"33",X"33",X"C9",X"0E",X"F7",X"06",X"0D",X"13",X"1A", + X"6F",X"13",X"1A",X"67",X"71",X"10",X"F7",X"18",X"EE",X"0E",X"C3",X"18",X"EF",X"0E",X"F0",X"06", + X"04",X"18",X"EB",X"FE",X"0F",X"28",X"0A",X"FE",X"10",X"3E",X"E7",X"CA",X"AE",X"0E",X"C3",X"A7", + X"0D",X"3E",X"F8",X"18",X"F6",X"0F",X"06",X"27",X"21",X"00",X"62",X"AF",X"77",X"2C",X"10",X"FC", + X"0E",X"11",X"16",X"80",X"21",X"80",X"62",X"42",X"77",X"23",X"10",X"FC",X"0D",X"20",X"F8",X"21", + X"9C",X"3D",X"11",X"80",X"62",X"01",X"40",X"00",X"ED",X"B0",X"3A",X"29",X"62",X"47",X"A7",X"17", + X"A7",X"17",X"A7",X"17",X"80",X"80",X"C6",X"28",X"FE",X"51",X"38",X"02",X"3E",X"50",X"21",X"B0", + X"62",X"06",X"03",X"77",X"2C",X"10",X"FC",X"87",X"47",X"3E",X"DC",X"90",X"FE",X"28",X"30",X"02", + X"3E",X"28",X"77",X"2C",X"77",X"21",X"09",X"62",X"36",X"04",X"2C",X"36",X"08",X"3A",X"27",X"62", + X"4F",X"21",X"34",X"6A",X"36",X"00",X"2C",X"36",X"96",X"2C",X"36",X"00",X"2C",X"36",X"40",X"C3", + X"CB",X"0F",X"32",X"25",X"62",X"21",X"8D",X"60",X"36",X"03",X"C9",X"79",X"EF",X"00",X"00",X"D7", + X"0F",X"1F",X"10",X"87",X"10",X"4F",X"11",X"CD",X"89",X"48",X"CD",X"E9",X"48",X"CD",X"55",X"48", + X"00",X"00",X"CD",X"50",X"4D",X"11",X"07",X"64",X"0E",X"1C",X"06",X"05",X"CD",X"2A",X"12",X"00", + X"00",X"00",X"00",X"00",X"00",X"18",X"09",X"00",X"32",X"AF",X"62",X"AF",X"32",X"8C",X"60",X"C9", + X"21",X"0C",X"3E",X"CD",X"A6",X"11",X"21",X"1B",X"10",X"11",X"07",X"67",X"01",X"1C",X"08",X"CD", + X"2A",X"12",X"11",X"07",X"68",X"06",X"02",X"C3",X"3E",X"55",X"C9",X"00",X"00",X"02",X"02",X"21", + X"EC",X"3D",X"11",X"07",X"64",X"01",X"1C",X"05",X"CD",X"2A",X"12",X"CD",X"86",X"11",X"21",X"18", + X"3E",X"11",X"A7",X"65",X"01",X"0C",X"06",X"CD",X"2A",X"12",X"DD",X"21",X"A0",X"65",X"21",X"B8", + X"69",X"11",X"10",X"00",X"06",X"06",X"CD",X"D3",X"11",X"00",X"00",X"00",X"00",X"00",X"00",X"21", + X"04",X"3E",X"11",X"FC",X"69",X"01",X"04",X"00",X"ED",X"B0",X"21",X"1C",X"3E",X"11",X"44",X"69", + X"01",X"08",X"00",X"ED",X"B0",X"21",X"7C",X"10",X"CD",X"A6",X"11",X"21",X"3C",X"3E",X"11",X"0C", + X"6A",X"01",X"14",X"00",X"ED",X"B0",X"3E",X"01",X"C3",X"FB",X"53",X"C9",X"2B",X"63",X"6B",X"63", + X"8B",X"A3",X"A3",X"6B",X"9B",X"18",X"C9",X"21",X"EC",X"3D",X"11",X"07",X"64",X"01",X"1C",X"05", + X"CD",X"2A",X"12",X"CD",X"86",X"11",X"21",X"00",X"66",X"11",X"10",X"00",X"3E",X"01",X"06",X"06", + X"77",X"19",X"10",X"FC",X"21",X"35",X"5E",X"11",X"A3",X"65",X"01",X"0E",X"06",X"CD",X"EC",X"11", + X"21",X"41",X"5E",X"11",X"A7",X"65",X"01",X"0C",X"06",X"CD",X"2A",X"12",X"DD",X"21",X"A0",X"65", + X"21",X"B8",X"69",X"06",X"06",X"11",X"10",X"00",X"CD",X"D3",X"11",X"21",X"A0",X"65",X"06",X"06", + X"36",X"01",X"19",X"10",X"FB",X"21",X"2B",X"5E",X"CD",X"A6",X"11",X"21",X"23",X"5E",X"11",X"0C", + X"6A",X"01",X"08",X"00",X"ED",X"B0",X"00",X"00",X"00",X"DD",X"21",X"00",X"64",X"DD",X"36",X"00", + X"01",X"DD",X"36",X"16",X"4B",X"DD",X"36",X"0E",X"A0",X"DD",X"36",X"05",X"38",X"DD",X"36",X"0F", + X"40",X"DD",X"36",X"20",X"01",X"DD",X"36",X"36",X"4B",X"DD",X"36",X"2E",X"D8",X"DD",X"36",X"25", + X"60",X"DD",X"36",X"2F",X"40",X"C9",X"11",X"F7",X"39",X"E5",X"21",X"8A",X"60",X"36",X"0E",X"23", + X"36",X"03",X"E1",X"C9",X"3A",X"27",X"62",X"FE",X"03",X"C8",X"21",X"8A",X"60",X"36",X"07",X"23", + X"36",X"03",X"C9",X"11",X"20",X"00",X"3A",X"29",X"62",X"FE",X"03",X"06",X"08",X"D8",X"C3",X"CA", + X"5F",X"16",X"00",X"3A",X"29",X"62",X"FE",X"03",X"3E",X"08",X"D8",X"C3",X"D0",X"5F",X"00",X"CD", + X"10",X"4F",X"CD",X"D0",X"51",X"CD",X"54",X"52",X"21",X"5C",X"3E",X"11",X"0C",X"6A",X"01",X"0C", + X"00",X"ED",X"B0",X"CD",X"A6",X"11",X"DD",X"21",X"A0",X"64",X"DD",X"36",X"00",X"01",X"DD",X"36", + X"20",X"01",X"21",X"50",X"69",X"06",X"02",X"11",X"20",X"00",X"CD",X"D3",X"11",X"C9",X"3F",X"0C", + X"08",X"08",X"73",X"50",X"8D",X"50",X"CD",X"48",X"3A",X"11",X"07",X"65",X"01",X"0C",X"0A",X"CD", + X"2A",X"12",X"DD",X"21",X"00",X"65",X"21",X"58",X"69",X"06",X"0A",X"11",X"10",X"00",X"CD",X"D3", + X"11",X"C9",X"3B",X"0F",X"04",X"01",X"11",X"83",X"66",X"01",X"0E",X"05",X"CD",X"EC",X"11",X"21", + X"08",X"3E",X"11",X"87",X"66",X"01",X"0C",X"02",X"C9",X"79",X"FE",X"15",X"30",X"05",X"81",X"81", + X"C3",X"24",X"05",X"21",X"A0",X"59",X"FE",X"15",X"CA",X"2B",X"05",X"23",X"23",X"23",X"C3",X"2B", + X"05",X"00",X"00",X"DD",X"7E",X"03",X"77",X"2C",X"DD",X"7E",X"07",X"77",X"2C",X"DD",X"7E",X"08", + X"77",X"2C",X"DD",X"7E",X"05",X"77",X"2C",X"DD",X"19",X"10",X"E8",X"C9",X"7E",X"12",X"23",X"1C", + X"1C",X"7E",X"12",X"23",X"7B",X"81",X"5F",X"10",X"F3",X"C9",X"3A",X"05",X"62",X"FE",X"48",X"C2", + X"A6",X"1D",X"3A",X"03",X"62",X"FE",X"A0",X"D2",X"A6",X"1D",X"3E",X"A0",X"32",X"03",X"62",X"C3", + X"A6",X"1D",X"3A",X"00",X"7D",X"E6",X"01",X"C2",X"00",X"80",X"31",X"00",X"6C",X"C3",X"B5",X"02", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"E5",X"C5",X"06",X"04",X"7E",X"12", + X"23",X"1C",X"10",X"FA",X"C1",X"E1",X"7B",X"81",X"5F",X"10",X"EF",X"C9",X"3A",X"27",X"62",X"FE", + X"04",X"36",X"0A",X"C0",X"36",X"08",X"C9",X"DF",X"CD",X"31",X"4F",X"DD",X"21",X"00",X"62",X"21", + X"4C",X"69",X"DD",X"36",X"00",X"01",X"DD",X"71",X"03",X"71",X"2C",X"DD",X"36",X"07",X"05",X"36", + X"05",X"2C",X"DD",X"36",X"08",X"07",X"36",X"07",X"2C",X"DD",X"70",X"05",X"70",X"DD",X"36",X"0F", + X"01",X"CD",X"95",X"40",X"34",X"11",X"01",X"06",X"CD",X"9F",X"30",X"C9",X"CD",X"BD",X"1D",X"3A", + X"9D",X"63",X"EF",X"8B",X"12",X"AC",X"12",X"DE",X"12",X"00",X"00",X"DF",X"21",X"4D",X"69",X"CD", + X"7C",X"47",X"21",X"9D",X"63",X"34",X"7A",X"32",X"9E",X"63",X"3E",X"08",X"32",X"09",X"60",X"AF", + X"32",X"8C",X"60",X"32",X"89",X"60",X"3E",X"03",X"32",X"88",X"60",X"C9",X"DF",X"3E",X"08",X"32", + X"09",X"60",X"21",X"9E",X"63",X"35",X"CA",X"CB",X"12",X"21",X"4D",X"69",X"3E",X"18",X"AE",X"77", + X"21",X"55",X"69",X"3E",X"18",X"AE",X"77",X"00",X"00",X"00",X"C9",X"21",X"4D",X"69",X"00",X"00", + X"00",X"00",X"00",X"00",X"21",X"9D",X"63",X"34",X"3E",X"56",X"32",X"09",X"60",X"C9",X"DF",X"CD", + X"92",X"4E",X"21",X"0A",X"60",X"3A",X"0E",X"60",X"A7",X"CA",X"ED",X"12",X"34",X"34",X"2B",X"36", + X"01",X"C9",X"CD",X"8E",X"59",X"AF",X"32",X"2C",X"62",X"21",X"28",X"62",X"35",X"7E",X"11",X"40", + X"60",X"01",X"08",X"00",X"ED",X"B0",X"A7",X"C2",X"34",X"13",X"3E",X"01",X"21",X"B2",X"60",X"CD", + X"CA",X"13",X"21",X"D4",X"76",X"3A",X"0F",X"60",X"A7",X"28",X"07",X"11",X"02",X"03",X"CD",X"9F", + X"30",X"2B",X"CD",X"26",X"18",X"11",X"00",X"03",X"CD",X"9F",X"30",X"21",X"09",X"60",X"36",X"C0", + X"23",X"36",X"10",X"C9",X"0E",X"0A",X"3A",X"0F",X"60",X"A7",X"CA",X"3F",X"13",X"0E",X"17",X"79", + X"32",X"0A",X"60",X"C9",X"CD",X"1C",X"01",X"AF",X"32",X"2C",X"62",X"21",X"28",X"62",X"35",X"7E", + X"11",X"48",X"60",X"01",X"08",X"00",X"ED",X"B0",X"A7",X"C2",X"7F",X"13",X"3E",X"03",X"21",X"B5", + X"60",X"CD",X"CA",X"13",X"11",X"03",X"03",X"CD",X"9F",X"30",X"11",X"00",X"03",X"CD",X"9F",X"30", + X"21",X"D3",X"76",X"CD",X"26",X"18",X"21",X"09",X"60",X"36",X"C0",X"23",X"36",X"11",X"C9",X"0E", + X"17",X"3A",X"40",X"60",X"A7",X"C2",X"8A",X"13",X"0E",X"0A",X"79",X"32",X"0A",X"60",X"C9",X"DF", + X"0E",X"17",X"3A",X"48",X"60",X"34",X"A7",X"C2",X"9C",X"13",X"0E",X"14",X"79",X"32",X"0A",X"60", + X"C9",X"DF",X"0E",X"17",X"3A",X"40",X"60",X"C3",X"95",X"13",X"3A",X"26",X"60",X"32",X"82",X"7D", + X"AF",X"32",X"0A",X"60",X"21",X"01",X"01",X"22",X"0D",X"60",X"C9",X"AF",X"32",X"0D",X"60",X"32", + X"0E",X"60",X"32",X"0A",X"60",X"3C",X"32",X"82",X"7D",X"C9",X"11",X"C6",X"61",X"12",X"CF",X"13", + X"01",X"03",X"00",X"ED",X"B0",X"06",X"03",X"21",X"B1",X"61",X"1B",X"1A",X"0F",X"0F",X"0F",X"0F", + X"E6",X"0F",X"77",X"23",X"1A",X"E6",X"0F",X"77",X"23",X"10",X"EF",X"06",X"0E",X"36",X"10",X"23", + X"10",X"FB",X"36",X"3F",X"06",X"05",X"21",X"A5",X"61",X"11",X"C7",X"61",X"1A",X"96",X"23",X"13", + X"1A",X"9E",X"23",X"13",X"1A",X"9E",X"D8",X"C5",X"06",X"19",X"4E",X"1A",X"77",X"79",X"12",X"2B", + X"1B",X"10",X"F7",X"01",X"F5",X"FF",X"09",X"EB",X"09",X"EB",X"C1",X"10",X"DF",X"C9",X"CD",X"16", + X"06",X"DF",X"CD",X"74",X"08",X"3E",X"00",X"32",X"0E",X"60",X"32",X"0D",X"60",X"21",X"1C",X"61", + X"11",X"22",X"00",X"06",X"05",X"3E",X"01",X"BE",X"CA",X"59",X"14",X"19",X"10",X"F9",X"21",X"1C", + X"61",X"06",X"05",X"3E",X"03",X"BE",X"CA",X"4F",X"14",X"19",X"10",X"F9",X"C3",X"75",X"14",X"3E", + X"01",X"32",X"0E",X"60",X"32",X"0D",X"60",X"3E",X"00",X"21",X"26",X"60",X"B6",X"32",X"82",X"7D", + X"3E",X"00",X"32",X"09",X"60",X"21",X"0A",X"60",X"34",X"11",X"0D",X"03",X"06",X"0C",X"CD",X"9F", + X"30",X"13",X"10",X"FA",X"C9",X"3E",X"01",X"32",X"82",X"7D",X"32",X"05",X"60",X"32",X"07",X"60", + X"3E",X"00",X"32",X"0A",X"60",X"C9",X"CD",X"16",X"06",X"21",X"09",X"60",X"7E",X"A7",X"C2",X"DC", + X"14",X"32",X"86",X"7D",X"32",X"87",X"7D",X"36",X"01",X"21",X"30",X"60",X"36",X"0A",X"23",X"36", + X"00",X"23",X"36",X"03",X"23",X"36",X"3C",X"23",X"36",X"3E",X"23",X"36",X"00",X"21",X"E8",X"75", + X"22",X"36",X"60",X"21",X"1C",X"61",X"3A",X"0E",X"60",X"07",X"3C",X"4F",X"11",X"22",X"00",X"06", + X"04",X"7E",X"B9",X"CA",X"C9",X"14",X"19",X"10",X"F8",X"22",X"38",X"60",X"11",X"F3",X"FF",X"19", + X"22",X"3A",X"60",X"06",X"00",X"3A",X"35",X"60",X"4F",X"CD",X"FA",X"15",X"21",X"34",X"60",X"35", + X"C2",X"FC",X"14",X"36",X"3E",X"2B",X"35",X"CA",X"C6",X"15",X"7E",X"06",X"FF",X"04",X"D6",X"0A", + X"D2",X"ED",X"14",X"C6",X"0A",X"32",X"52",X"75",X"78",X"32",X"72",X"75",X"21",X"30",X"60",X"46", + X"36",X"0A",X"3A",X"10",X"60",X"CB",X"7F",X"C2",X"46",X"15",X"E6",X"03",X"C2",X"14",X"15",X"3C", + X"77",X"C3",X"8A",X"15",X"05",X"CA",X"1D",X"15",X"78",X"77",X"C3",X"8A",X"15",X"CB",X"4F",X"C2", + X"39",X"15",X"3A",X"35",X"60",X"3C",X"FE",X"1E",X"C2",X"2D",X"15",X"3E",X"00",X"32",X"35",X"60", + X"4F",X"06",X"00",X"CD",X"FA",X"15",X"C3",X"8A",X"15",X"3A",X"35",X"60",X"D6",X"01",X"F2",X"2D", + X"15",X"3E",X"1D",X"C3",X"2D",X"15",X"3A",X"35",X"60",X"FE",X"1C",X"CA",X"6D",X"15",X"FE",X"1D", + X"CA",X"C6",X"15",X"2A",X"36",X"60",X"01",X"68",X"74",X"A7",X"ED",X"42",X"CA",X"8A",X"15",X"09", + X"C6",X"11",X"77",X"01",X"E0",X"FF",X"09",X"22",X"36",X"60",X"C3",X"8A",X"15",X"2A",X"36",X"60", + X"01",X"20",X"00",X"09",X"A7",X"01",X"08",X"76",X"ED",X"42",X"C2",X"86",X"15",X"21",X"E8",X"75", + X"3E",X"10",X"77",X"C3",X"67",X"15",X"09",X"C3",X"80",X"15",X"21",X"32",X"60",X"35",X"C2",X"F9", + X"15",X"3A",X"31",X"60",X"A7",X"C2",X"B8",X"15",X"3E",X"01",X"32",X"31",X"60",X"11",X"BF",X"01", + X"FD",X"2A",X"38",X"60",X"FD",X"6E",X"04",X"FD",X"66",X"05",X"E5",X"DD",X"E1",X"CD",X"7C",X"05", + X"3E",X"10",X"32",X"32",X"60",X"C3",X"F9",X"15",X"AF",X"32",X"31",X"60",X"ED",X"5B",X"38",X"60", + X"13",X"13",X"13",X"C3",X"A0",X"15",X"ED",X"5B",X"38",X"60",X"AF",X"12",X"21",X"09",X"60",X"36", + X"80",X"23",X"35",X"06",X"0C",X"21",X"E8",X"75",X"FD",X"2A",X"3A",X"60",X"11",X"E0",X"FF",X"7E", + X"FD",X"77",X"00",X"FD",X"23",X"19",X"10",X"F7",X"06",X"05",X"11",X"14",X"03",X"CD",X"9F",X"30", + X"13",X"10",X"FA",X"11",X"1A",X"03",X"CD",X"9F",X"30",X"C9",X"D5",X"E5",X"CB",X"21",X"21",X"0F", + X"36",X"09",X"EB",X"21",X"74",X"69",X"1A",X"13",X"77",X"23",X"36",X"60",X"23",X"36",X"04",X"23", + X"1A",X"77",X"E1",X"D1",X"C9",X"3A",X"27",X"62",X"FE",X"03",X"CA",X"41",X"16",X"CD",X"BD",X"30", + X"21",X"58",X"69",X"06",X"14",X"36",X"00",X"23",X"10",X"FB",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"3A",X"88",X"63",X"EF",X"A3",X"16",X"BB",X"16",X"57",X"17",X"8E",X"17",X"8E", + X"17",X"CD",X"BD",X"1D",X"3A",X"88",X"63",X"EF",X"B6",X"17",X"69",X"30",X"39",X"18",X"6F",X"18", + X"80",X"18",X"C6",X"18",X"45",X"5E",X"00",X"3A",X"27",X"62",X"FE",X"04",X"C2",X"2F",X"20",X"7D", + X"FE",X"60",X"D2",X"2F",X"20",X"C3",X"BA",X"21",X"DA",X"B4",X"2A",X"3A",X"03",X"62",X"67",X"3A", + X"05",X"62",X"C6",X"04",X"6F",X"CD",X"F0",X"2F",X"7E",X"FE",X"D0",X"D2",X"B4",X"2A",X"AF",X"32", + X"8C",X"6A",X"C3",X"AC",X"2A",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"CD",X"08",X"17",X"3A",X"08",X"69",X"C6",X"14",X"32",X"34",X"6A",X"00",X"3E", + X"FF",X"21",X"08",X"69",X"4F",X"FF",X"21",X"88",X"63",X"34",X"C9",X"AF",X"CD",X"0F",X"58",X"3A", + X"A3",X"63",X"4F",X"3A",X"34",X"6A",X"FE",X"08",X"DA",X"E1",X"16",X"CB",X"79",X"CA",X"D5",X"16", + X"3E",X"01",X"32",X"A0",X"62",X"CD",X"02",X"26",X"3A",X"A3",X"63",X"4F",X"CD",X"CC",X"1D",X"FF", + X"C9",X"FE",X"08",X"C3",X"48",X"0C",X"CB",X"79",X"CA",X"D0",X"16",X"C3",X"D5",X"16",X"21",X"88", + X"63",X"34",X"C9",X"00",X"3E",X"66",X"32",X"0C",X"69",X"AF",X"32",X"24",X"69",X"32",X"2C",X"69", + X"32",X"AF",X"62",X"21",X"88",X"63",X"34",X"C9",X"CD",X"1C",X"01",X"3E",X"00",X"32",X"38",X"6A", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"21",X"05",X"69",X"36",X"2D",X"21",X"C4", + X"75",X"11",X"20",X"00",X"3E",X"10",X"CD",X"14",X"05",X"21",X"8A",X"60",X"CD",X"B0",X"1F",X"36", + X"03",X"C9",X"CD",X"6F",X"30",X"3A",X"13",X"69",X"FE",X"2C",X"D0",X"AF",X"32",X"00",X"69",X"32", + X"04",X"69",X"32",X"0C",X"69",X"3E",X"6B",X"32",X"24",X"69",X"3D",X"32",X"2C",X"69",X"21",X"21", + X"6A",X"34",X"21",X"88",X"63",X"34",X"C9",X"CD",X"6F",X"30",X"CD",X"6C",X"17",X"23",X"13",X"CD", + X"83",X"17",X"3E",X"40",X"32",X"09",X"60",X"CD",X"0B",X"18",X"34",X"C9",X"11",X"03",X"00",X"21", + X"2F",X"69",X"06",X"0A",X"A7",X"7E",X"ED",X"52",X"FE",X"19",X"D2",X"7F",X"17",X"36",X"00",X"2B", + X"10",X"F2",X"C9",X"06",X"0A",X"7E",X"A7",X"C2",X"26",X"00",X"19",X"10",X"F8",X"C9",X"DF",X"2A", + X"2A",X"62",X"23",X"7E",X"FE",X"7F",X"C2",X"9D",X"17",X"21",X"75",X"3A",X"7E",X"22",X"2A",X"62", + X"32",X"27",X"62",X"11",X"00",X"05",X"CD",X"9F",X"30",X"AF",X"32",X"88",X"63",X"21",X"09",X"60", + X"36",X"30",X"23",X"C3",X"3C",X"12",X"00",X"CD",X"39",X"0C",X"21",X"8A",X"60",X"36",X"0E",X"23", + X"36",X"03",X"18",X"50",X"21",X"00",X"62",X"11",X"E0",X"64",X"01",X"20",X"00",X"ED",X"B0",X"FD", + X"21",X"E0",X"64",X"3E",X"0F",X"FD",X"86",X"05",X"FD",X"77",X"05",X"C9",X"3A",X"27",X"62",X"FE", + X"03",X"DD",X"21",X"00",X"66",X"C8",X"DD",X"21",X"90",X"65",X"C9",X"00",X"3A",X"27",X"62",X"FE", + X"03",X"3A",X"10",X"69",X"C2",X"00",X"00",X"AF",X"32",X"00",X"69",X"32",X"04",X"69",X"32",X"20", + X"69",X"32",X"24",X"69",X"32",X"28",X"69",X"32",X"2C",X"69",X"C9",X"3E",X"40",X"32",X"38",X"6A", + X"21",X"88",X"63",X"C9",X"3E",X"20",X"32",X"09",X"60",X"3E",X"80",X"32",X"90",X"63",X"21",X"88", + X"63",X"34",X"22",X"C0",X"63",X"C9",X"11",X"DB",X"FF",X"0E",X"0E",X"3E",X"10",X"06",X"05",X"77", + X"23",X"10",X"FC",X"19",X"0D",X"C2",X"2D",X"18",X"C9",X"21",X"90",X"63",X"34",X"CA",X"65",X"18", + X"7E",X"C3",X"33",X"1A",X"11",X"CF",X"39",X"CB",X"66",X"20",X"03",X"CD",X"16",X"11",X"EB",X"CD", + X"4E",X"00",X"21",X"08",X"69",X"0E",X"00",X"FF",X"21",X"0B",X"69",X"0E",X"08",X"FF",X"C9",X"00", + X"00",X"00",X"00",X"00",X"00",X"3E",X"20",X"32",X"09",X"60",X"21",X"88",X"63",X"34",X"C9",X"DF", + X"00",X"00",X"00",X"00",X"00",X"00",X"3E",X"03",X"32",X"8C",X"60",X"21",X"88",X"63",X"34",X"C9", + X"21",X"0B",X"69",X"0E",X"02",X"FF",X"CD",X"24",X"19",X"3A",X"1B",X"69",X"FE",X"C8",X"D4",X"06", + X"19",X"FE",X"D6",X"D8",X"3E",X"20",X"32",X"15",X"69",X"00",X"00",X"00",X"00",X"00",X"00",X"21", + X"C6",X"76",X"CD",X"26",X"18",X"00",X"00",X"00",X"00",X"00",X"00",X"11",X"04",X"00",X"01",X"28", + X"02",X"21",X"03",X"69",X"CD",X"3D",X"00",X"3E",X"00",X"CD",X"F8",X"0F",X"3E",X"03",X"32",X"82", + X"60",X"21",X"88",X"63",X"34",X"C9",X"CD",X"24",X"19",X"35",X"7E",X"FE",X"C0",X"D0",X"21",X"15", + X"69",X"7E",X"EE",X"01",X"F6",X"20",X"77",X"CD",X"13",X"19",X"C3",X"3D",X"19",X"32",X"28",X"6A", + X"32",X"40",X"63",X"3A",X"07",X"62",X"E6",X"7F",X"FE",X"04",X"C0",X"3E",X"0A",X"32",X"0F",X"62", + X"C9",X"3A",X"27",X"62",X"FE",X"04",X"20",X"04",X"79",X"C6",X"10",X"4F",X"79",X"E6",X"7F",X"12", + X"C9",X"C0",X"36",X"0A",X"C9",X"00",X"F5",X"3E",X"90",X"32",X"4D",X"69",X"3E",X"F4",X"32",X"55", + X"69",X"F1",X"C9",X"21",X"8A",X"60",X"36",X"0C",X"3A",X"29",X"62",X"0F",X"38",X"02",X"36",X"0D", + X"23",X"36",X"03",X"C9",X"3A",X"37",X"6A",X"C6",X"02",X"FE",X"F2",X"30",X"07",X"32",X"37",X"6A", + X"21",X"AF",X"62",X"C9",X"3E",X"F1",X"32",X"35",X"6A",X"18",X"F5",X"00",X"00",X"2A",X"2A",X"62", + X"23",X"7E",X"FE",X"7F",X"C2",X"4B",X"19",X"21",X"75",X"3A",X"7E",X"22",X"2A",X"62",X"00",X"00", + X"00",X"21",X"29",X"62",X"34",X"11",X"00",X"05",X"CD",X"9F",X"30",X"AF",X"32",X"2E",X"62",X"00", + X"00",X"00",X"21",X"88",X"63",X"34",X"C3",X"C7",X"1F",X"00",X"00",X"CD",X"52",X"08",X"3A",X"0E", + X"60",X"C6",X"12",X"32",X"0A",X"60",X"C9",X"CD",X"EE",X"21",X"CD",X"BD",X"1D",X"CD",X"8C",X"1E", + X"CD",X"C3",X"1A",X"CD",X"72",X"1F",X"CD",X"8F",X"2C",X"CD",X"03",X"2C",X"CD",X"3A",X"4D",X"CD", + X"04",X"2E",X"CD",X"EA",X"24",X"CD",X"DB",X"2D",X"CD",X"D4",X"2E",X"CD",X"07",X"22",X"00",X"00", + X"00",X"CD",X"85",X"2A",X"CD",X"46",X"1F",X"CD",X"FA",X"26",X"CD",X"F2",X"25",X"CD",X"DA",X"19", + X"CD",X"FB",X"03",X"CD",X"08",X"28",X"CD",X"1D",X"28",X"CD",X"57",X"1E",X"CD",X"07",X"1A",X"CD", + X"CB",X"2F",X"CD",X"F2",X"4E",X"CD",X"49",X"58",X"A7",X"C0",X"CD",X"1C",X"01",X"21",X"86",X"60", + X"36",X"03",X"CD",X"B2",X"59",X"34",X"2B",X"36",X"40",X"C9",X"3A",X"94",X"6A",X"A7",X"C0",X"C3", + X"B9",X"55",X"BE",X"CA",X"ED",X"19",X"2C",X"2C",X"2C",X"2C",X"10",X"F6",X"C9",X"3A",X"05",X"62", + X"2C",X"2C",X"2C",X"BE",X"C0",X"2D",X"2D",X"CB",X"5E",X"C0",X"2D",X"22",X"43",X"63",X"AF",X"32", + X"42",X"63",X"3C",X"32",X"40",X"63",X"C9",X"3A",X"86",X"63",X"EF",X"1E",X"1A",X"15",X"1A",X"1F", + X"1A",X"2A",X"1A",X"00",X"00",X"AF",X"32",X"87",X"63",X"3E",X"02",X"32",X"86",X"63",X"C9",X"21", + X"87",X"63",X"35",X"C0",X"3E",X"03",X"32",X"86",X"63",X"C9",X"3A",X"16",X"62",X"A7",X"C0",X"E1", + X"C3",X"D2",X"19",X"FE",X"E0",X"F5",X"CC",X"40",X"1A",X"F1",X"E6",X"0F",X"C0",X"C3",X"44",X"18", + X"3E",X"10",X"11",X"20",X"00",X"21",X"27",X"76",X"CD",X"14",X"05",X"21",X"A7",X"75",X"CD",X"14", + X"05",X"21",X"48",X"77",X"11",X"CA",X"FF",X"0E",X"16",X"3E",X"10",X"06",X"16",X"77",X"23",X"10", + X"FC",X"19",X"0D",X"20",X"F6",X"CD",X"76",X"1A",X"CD",X"BD",X"30",X"06",X"1C",X"21",X"58",X"69", + X"36",X"00",X"23",X"10",X"FB",X"C9",X"DD",X"21",X"4C",X"69",X"DD",X"36",X"00",X"75",X"DD",X"36", + X"08",X"85",X"DD",X"36",X"01",X"6A",X"DD",X"36",X"09",X"06",X"DD",X"36",X"03",X"F0",X"DD",X"36", + X"0B",X"F0",X"21",X"88",X"63",X"C9",X"3A",X"27",X"62",X"FE",X"03",X"FD",X"36",X"01",X"3B",X"C0", + X"FD",X"36",X"01",X"13",X"FD",X"36",X"02",X"0F",X"C9",X"3A",X"27",X"62",X"FE",X"03",X"3E",X"DD", + X"28",X"02",X"3E",X"AD",X"DD",X"BE",X"03",X"D2",X"6C",X"2E",X"C3",X"5F",X"2E",X"00",X"00",X"00", + X"00",X"00",X"00",X"CD",X"86",X"57",X"3D",X"CA",X"B2",X"1B",X"3A",X"1E",X"62",X"A7",X"C2",X"55", + X"1B",X"3A",X"17",X"62",X"3D",X"CA",X"E6",X"1A",X"3A",X"15",X"62",X"3D",X"CA",X"B6",X"58",X"C3", + X"31",X"58",X"17",X"DA",X"6E",X"1B",X"CD",X"1F",X"24",X"3A",X"10",X"60",X"1D",X"CA",X"F5",X"1A", + X"CB",X"47",X"C2",X"8F",X"1C",X"15",X"CA",X"FE",X"1A",X"CB",X"4F",X"C2",X"AB",X"1C",X"3A",X"17", + X"62",X"3D",X"C8",X"C9",X"05",X"62",X"C6",X"08",X"57",X"3A",X"03",X"62",X"F6",X"03",X"CB",X"97", + X"01",X"15",X"00",X"CD",X"6E",X"23",X"F5",X"21",X"07",X"62",X"7E",X"E6",X"80",X"F6",X"06",X"77", + X"21",X"1A",X"62",X"3E",X"04",X"B9",X"36",X"01",X"D2",X"2C",X"1B",X"35",X"F1",X"A7",X"CA",X"4E", + X"1B",X"7E",X"A7",X"C0",X"2C",X"72",X"2C",X"70",X"3A",X"10",X"60",X"CB",X"5F",X"C2",X"86",X"40", + X"3A",X"15",X"62",X"A7",X"C8",X"3A",X"10",X"60",X"CB",X"57",X"C3",X"F4",X"40",X"C9",X"2C",X"70", + X"2C",X"72",X"C3",X"45",X"1B",X"21",X"1E",X"62",X"35",X"C0",X"3A",X"18",X"62",X"32",X"17",X"62", + X"C3",X"A6",X"59",X"7E",X"E6",X"80",X"77",X"AF",X"32",X"02",X"62",X"C3",X"A6",X"1D",X"3E",X"01", + X"CD",X"59",X"3A",X"21",X"10",X"62",X"3A",X"10",X"60",X"01",X"80",X"00",X"1F",X"DA",X"8A",X"1B", + X"01",X"80",X"FF",X"1F",X"DA",X"8A",X"1B",X"01",X"00",X"00",X"AF",X"70",X"2C",X"71",X"2C",X"36", + X"01",X"2C",X"36",X"48",X"2C",X"77",X"32",X"04",X"62",X"32",X"06",X"62",X"3A",X"07",X"62",X"E6", + X"80",X"F6",X"0E",X"32",X"07",X"62",X"3A",X"05",X"62",X"32",X"0E",X"62",X"21",X"81",X"60",X"36", + X"03",X"C9",X"DD",X"21",X"00",X"62",X"3A",X"03",X"62",X"DD",X"77",X"0B",X"3A",X"05",X"62",X"DD", + X"77",X"0C",X"C3",X"92",X"47",X"CD",X"1F",X"24",X"15",X"C2",X"F2",X"1B",X"DD",X"36",X"10",X"00", + X"DD",X"36",X"11",X"80",X"DD",X"CB",X"07",X"FE",X"3A",X"20",X"62",X"3D",X"CA",X"EC",X"1B",X"CD", + X"07",X"24",X"DD",X"74",X"12",X"DD",X"75",X"13",X"DD",X"36",X"14",X"00",X"CD",X"9C",X"23",X"C3", + X"05",X"1C",X"1D",X"C2",X"05",X"1C",X"DD",X"36",X"10",X"FF",X"DD",X"36",X"11",X"80",X"DD",X"CB", + X"07",X"BE",X"C3",X"D8",X"1B",X"C3",X"5D",X"55",X"3D",X"CA",X"3A",X"1C",X"3A",X"1F",X"62",X"3D", + X"CA",X"76",X"1C",X"3A",X"14",X"62",X"D6",X"14",X"C2",X"33",X"1C",X"3E",X"01",X"32",X"1F",X"62", + X"CD",X"53",X"28",X"A7",X"CA",X"A6",X"1D",X"32",X"42",X"63",X"3E",X"01",X"32",X"40",X"63",X"CD", + X"C2",X"0F",X"00",X"3C",X"CC",X"54",X"29",X"C3",X"78",X"44",X"05",X"CA",X"4F",X"1C",X"3C",X"32", + X"1F",X"62",X"AF",X"21",X"10",X"62",X"06",X"05",X"77",X"2C",X"10",X"FC",X"C3",X"99",X"4A",X"CD", + X"74",X"58",X"CD",X"84",X"58",X"EE",X"01",X"32",X"00",X"62",X"CD",X"C8",X"54",X"CD",X"FE",X"0B", + X"F6",X"0F",X"77",X"00",X"00",X"C3",X"A2",X"58",X"AF",X"32",X"1F",X"62",X"3A",X"25",X"62",X"3D", + X"CC",X"95",X"1D",X"C3",X"A1",X"4A",X"3A",X"05",X"62",X"21",X"0E",X"62",X"D6",X"18",X"BE",X"DA", + X"78",X"44",X"3E",X"01",X"32",X"20",X"62",X"21",X"8C",X"60",X"36",X"03",X"C3",X"A6",X"1D",X"06", + X"01",X"3A",X"0F",X"62",X"A7",X"C2",X"D2",X"1C",X"3A",X"02",X"62",X"47",X"3E",X"05",X"CD",X"09", + X"30",X"32",X"02",X"62",X"E6",X"03",X"F6",X"80",X"C3",X"C2",X"1C",X"06",X"FF",X"3A",X"0F",X"62", + X"A7",X"C2",X"D2",X"1C",X"3A",X"02",X"62",X"47",X"3E",X"01",X"CD",X"09",X"30",X"32",X"02",X"62", + X"E6",X"03",X"21",X"07",X"62",X"77",X"1F",X"DC",X"8F",X"1D",X"3E",X"03",X"32",X"0F",X"62",X"C3", + X"FA",X"11",X"21",X"03",X"62",X"7E",X"80",X"77",X"3A",X"27",X"62",X"3D",X"C2",X"EB",X"1C",X"CD", + X"A9",X"49",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"21",X"0F",X"62",X"35",X"C3", + X"A6",X"1D",X"3A",X"0F",X"62",X"A7",X"C2",X"8A",X"1D",X"CD",X"95",X"42",X"00",X"00",X"00",X"00", + X"C3",X"11",X"1D",X"CD",X"96",X"56",X"A7",X"C2",X"76",X"1D",X"CD",X"A9",X"42",X"00",X"00",X"00", + X"00",X"21",X"05",X"62",X"86",X"77",X"47",X"3A",X"22",X"62",X"EE",X"01",X"32",X"22",X"62",X"C2", + X"51",X"1D",X"78",X"C6",X"08",X"21",X"1C",X"62",X"BE",X"CA",X"67",X"1D",X"2D",X"96",X"C3",X"C1", + X"42",X"06",X"05",X"D6",X"08",X"CA",X"3F",X"1D",X"05",X"D6",X"04",X"CA",X"3F",X"1D",X"05",X"3E", + X"80",X"21",X"07",X"62",X"A6",X"EE",X"80",X"B0",X"77",X"3E",X"01",X"32",X"15",X"62",X"C3",X"AC", + X"1D",X"C3",X"6B",X"44",X"F6",X"03",X"CB",X"97",X"00",X"3A",X"24",X"62",X"EE",X"01",X"32",X"24", + X"62",X"CC",X"8F",X"1D",X"C3",X"49",X"1D",X"3E",X"06",X"32",X"07",X"62",X"AF",X"32",X"19",X"62", + X"32",X"15",X"62",X"C3",X"A6",X"1D",X"3A",X"1A",X"62",X"A7",X"CA",X"8A",X"1D",X"32",X"19",X"62", + X"3A",X"1C",X"62",X"D6",X"13",X"21",X"05",X"62",X"BE",X"D0",X"21",X"0F",X"62",X"35",X"C9",X"3E", + X"03",X"CD",X"84",X"2E",X"C9",X"32",X"25",X"62",X"3A",X"27",X"62",X"3D",X"C8",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"C9",X"C3",X"AA",X"40",X"C3",X"AA",X"40",X"3A",X"10",X"60",X"E6", + X"0C",X"CA",X"AA",X"40",X"C3",X"D0",X"42",X"3A",X"05",X"62",X"2C",X"77",X"C9",X"CD",X"0F",X"1E", + X"EF",X"49",X"1E",X"C9",X"1D",X"4A",X"1E",X"00",X"00",X"C3",X"16",X"5D",X"3A",X"1A",X"60",X"E6", + X"1F",X"20",X"08",X"3A",X"A8",X"63",X"EE",X"40",X"32",X"A8",X"63",X"3A",X"34",X"6A",X"F5",X"FE", + X"44",X"CC",X"00",X"1E",X"FE",X"38",X"CC",X"0B",X"1E",X"F1",X"FE",X"28",X"20",X"0E",X"21",X"3C", + X"6A",X"36",X"5B",X"23",X"36",X"4C",X"23",X"36",X"0B",X"23",X"36",X"14",X"21",X"08",X"69",X"C9", + X"3E",X"06",X"32",X"4D",X"69",X"C6",X"64",X"32",X"55",X"69",X"C9",X"3E",X"05",X"18",X"F3",X"3A", + X"1A",X"60",X"E6",X"0F",X"20",X"08",X"3A",X"3A",X"6A",X"EE",X"02",X"32",X"3A",X"6A",X"3A",X"40", + X"63",X"C9",X"00",X"00",X"00",X"00",X"00",X"00",X"CD",X"9F",X"30",X"3A",X"05",X"62",X"C6",X"14", + X"4F",X"3A",X"03",X"62",X"00",X"00",X"21",X"30",X"6A",X"77",X"2C",X"70",X"2C",X"36",X"01",X"2C", + X"71",X"3E",X"05",X"F7",X"00",X"00",X"00",X"00",X"00",X"C9",X"21",X"41",X"63",X"35",X"C0",X"AF", + X"32",X"30",X"6A",X"C3",X"DD",X"18",X"C9",X"3A",X"27",X"62",X"FE",X"03",X"CA",X"80",X"1E",X"C3", + X"0C",X"47",X"FD",X"21",X"58",X"69",X"3A",X"27",X"62",X"FE",X"01",X"06",X"05",X"C8",X"3A",X"29", + X"62",X"C6",X"04",X"FE",X"0A",X"38",X"02",X"3E",X"0A",X"47",X"C9",X"00",X"00",X"00",X"00",X"00", + X"3A",X"90",X"62",X"A7",X"C0",X"3E",X"16",X"32",X"0A",X"60",X"E1",X"C9",X"3A",X"50",X"63",X"A7", + X"C8",X"CD",X"96",X"1E",X"E1",X"C9",X"3A",X"45",X"63",X"EF",X"A0",X"1E",X"09",X"1F",X"23",X"1F", + X"3A",X"52",X"63",X"FE",X"65",X"21",X"58",X"69",X"CA",X"B4",X"1E",X"21",X"D0",X"69",X"DA",X"B4", + X"1E",X"21",X"80",X"69",X"DD",X"2A",X"51",X"63",X"16",X"00",X"3A",X"53",X"63",X"5F",X"01",X"04", + X"00",X"3A",X"54",X"63",X"A7",X"CA",X"CF",X"1E",X"09",X"DD",X"19",X"3D",X"C2",X"C8",X"1E",X"CD", + X"C5",X"56",X"00",X"DD",X"7E",X"15",X"A7",X"3E",X"02",X"CA",X"DE",X"1E",X"3E",X"04",X"00",X"00", + X"00",X"01",X"2C",X"6A",X"7E",X"36",X"00",X"02",X"0C",X"2C",X"3E",X"60",X"02",X"0C",X"2C",X"3E", + X"0E",X"02",X"0C",X"2C",X"7E",X"02",X"21",X"45",X"63",X"34",X"2C",X"36",X"06",X"2C",X"36",X"05", + X"3E",X"03",X"32",X"84",X"60",X"00",X"00",X"00",X"C9",X"21",X"46",X"63",X"35",X"C0",X"36",X"06", + X"2C",X"35",X"CA",X"1D",X"1F",X"21",X"2D",X"6A",X"7E",X"EE",X"01",X"77",X"C9",X"36",X"04",X"2D", + X"2D",X"34",X"C9",X"21",X"46",X"63",X"35",X"C0",X"36",X"0C",X"2C",X"35",X"CA",X"34",X"1F",X"21", + X"2D",X"6A",X"34",X"C9",X"2D",X"2D",X"AF",X"77",X"32",X"50",X"63",X"3C",X"32",X"40",X"63",X"21", + X"2C",X"6A",X"22",X"43",X"63",X"C9",X"3A",X"21",X"62",X"A7",X"C8",X"AF",X"32",X"04",X"62",X"32", + X"06",X"62",X"32",X"21",X"62",X"32",X"10",X"62",X"32",X"11",X"62",X"32",X"12",X"62",X"32",X"13", + X"62",X"32",X"14",X"62",X"3C",X"32",X"16",X"62",X"32",X"1F",X"62",X"3A",X"05",X"62",X"32",X"0E", + X"62",X"C9",X"CD",X"7D",X"40",X"00",X"C0",X"DD",X"21",X"00",X"67",X"21",X"80",X"69",X"CD",X"33", + X"11",X"00",X"00",X"DD",X"7E",X"00",X"3D",X"CA",X"93",X"1F",X"2C",X"2C",X"2C",X"2C",X"DD",X"19", + X"10",X"F1",X"C9",X"DD",X"7E",X"01",X"3D",X"CA",X"EC",X"20",X"C3",X"A6",X"50",X"1F",X"DA",X"AC", + X"1F",X"1F",X"DA",X"E5",X"1F",X"1F",X"DA",X"EF",X"1F",X"C3",X"8B",X"55",X"D9",X"C3",X"08",X"51", + X"3A",X"27",X"62",X"06",X"09",X"FE",X"02",X"28",X"0B",X"04",X"FE",X"01",X"28",X"06",X"04",X"FE", + X"04",X"28",X"01",X"04",X"70",X"23",X"C9",X"3E",X"03",X"32",X"82",X"6A",X"C9",X"76",X"DD",X"7E", + X"0F",X"3D",X"C2",X"DF",X"1F",X"C3",X"59",X"51",X"EE",X"03",X"CD",X"30",X"0D",X"00",X"00",X"DD", + X"77",X"0F",X"C3",X"BA",X"21",X"D9",X"01",X"00",X"01",X"DD",X"34",X"03",X"C3",X"F6",X"1F",X"D9", + X"01",X"04",X"FF",X"DD",X"35",X"03",X"C3",X"16",X"29",X"DD",X"6E",X"05",X"7C",X"E6",X"07",X"FE", + X"03",X"CA",X"5F",X"21",X"2D",X"2D",X"2D",X"CD",X"33",X"23",X"2C",X"2C",X"2C",X"7D",X"DD",X"77", + X"05",X"CD",X"A5",X"4A",X"CD",X"B4",X"24",X"DD",X"7E",X"03",X"FE",X"0A",X"DA",X"57",X"16",X"FE", + X"F8",X"DA",X"53",X"54",X"AF",X"DD",X"77",X"10",X"DD",X"36",X"11",X"60",X"C3",X"38",X"20",X"AF", + X"DD",X"36",X"10",X"FF",X"DD",X"36",X"11",X"A0",X"DD",X"36",X"12",X"FF",X"DD",X"36",X"13",X"F0", + X"DD",X"77",X"14",X"DD",X"77",X"0E",X"DD",X"77",X"04",X"DD",X"77",X"06",X"DD",X"36",X"02",X"08", + X"C3",X"BA",X"21",X"D9",X"CD",X"9C",X"23",X"CD",X"76",X"51",X"A7",X"C2",X"83",X"20",X"DD",X"7E", + X"03",X"C6",X"08",X"FE",X"10",X"DA",X"79",X"20",X"CD",X"B4",X"24",X"DD",X"7E",X"10",X"E6",X"01", + X"07",X"07",X"4F",X"CD",X"DE",X"23",X"C3",X"BA",X"21",X"AF",X"DD",X"77",X"00",X"DD",X"77",X"03", + X"C3",X"8C",X"51",X"DD",X"34",X"0E",X"DD",X"7E",X"0E",X"3D",X"CA",X"A2",X"20",X"3D",X"CA",X"C3", + X"20",X"DD",X"7E",X"10",X"3D",X"3E",X"04",X"C2",X"9C",X"20",X"3E",X"02",X"DD",X"77",X"02",X"C3", + X"BA",X"21",X"DD",X"7E",X"15",X"A7",X"C2",X"B5",X"20",X"21",X"05",X"62",X"DD",X"7E",X"05",X"D6", + X"16",X"BE",X"D2",X"C3",X"20",X"DD",X"35",X"C9",X"00",X"C2",X"E1",X"20",X"DD",X"77",X"11",X"DD", + X"36",X"10",X"FF",X"CD",X"07",X"24",X"CB",X"3C",X"CB",X"1D",X"CB",X"3C",X"CB",X"1D",X"DD",X"74", + X"12",X"DD",X"75",X"13",X"AF",X"DD",X"77",X"14",X"DD",X"77",X"04",X"DD",X"77",X"06",X"C3",X"BA", + X"21",X"DD",X"36",X"10",X"01",X"DD",X"36",X"11",X"00",X"C3",X"C3",X"20",X"D9",X"CD",X"9C",X"23", + X"7C",X"D6",X"1A",X"DD",X"46",X"19",X"B8",X"DA",X"04",X"21",X"CD",X"80",X"55",X"A7",X"C2",X"18", + X"21",X"CD",X"B4",X"24",X"DD",X"7E",X"03",X"C6",X"08",X"FE",X"10",X"D2",X"CE",X"1F",X"AF",X"DD", + X"77",X"00",X"DD",X"77",X"03",X"C3",X"BA",X"21",X"C3",X"93",X"51",X"3A",X"08",X"69",X"D6",X"05", + X"32",X"08",X"69",X"3A",X"0C",X"69",X"C6",X"05",X"32",X"0C",X"69",X"F1",X"FE",X"60",X"D8",X"3A", + X"09",X"60",X"E6",X"1F",X"CB",X"47",X"0E",X"00",X"28",X"08",X"FE",X"10",X"0E",X"FF",X"30",X"02", + X"0E",X"01",X"3A",X"80",X"6A",X"A7",X"C5",X"CC",X"EF",X"5B",X"C1",X"06",X"03",X"11",X"08",X"00", + X"DD",X"21",X"4C",X"69",X"DD",X"34",X"00",X"DD",X"7E",X"00",X"E6",X"03",X"C3",X"FF",X"3E",X"CD", + X"A6",X"51",X"57",X"7C",X"01",X"15",X"00",X"C3",X"87",X"5C",X"C3",X"BA",X"21",X"CD",X"6E",X"23", + X"3D",X"C0",X"C3",X"B3",X"51",X"DD",X"77",X"17",X"3A",X"48",X"63",X"A7",X"CA",X"B2",X"21",X"3A", + X"05",X"62",X"D6",X"10",X"BA",X"D8",X"3A",X"80",X"63",X"1F",X"3C",X"47",X"3A",X"18",X"60",X"4F", + X"E6",X"03",X"B8",X"D0",X"21",X"10",X"60",X"3A",X"03",X"62",X"BB",X"CA",X"B2",X"21",X"D2",X"A9", + X"21",X"CB",X"46",X"CA",X"AE",X"21",X"C3",X"B2",X"21",X"CB",X"4E",X"C2",X"B2",X"21",X"79",X"E6", + X"18",X"C0",X"CD",X"D2",X"47",X"DD",X"36",X"02",X"01",X"C9",X"D9",X"DD",X"7E",X"03",X"77",X"2C", + X"DD",X"7E",X"07",X"77",X"2C",X"DD",X"7E",X"08",X"77",X"2C",X"DD",X"7E",X"05",X"77",X"C3",X"8D", + X"1F",X"80",X"50",X"04",X"05",X"01",X"AF",X"04",X"60",X"01",X"20",X"81",X"55",X"08",X"20",X"01", + X"30",X"81",X"16",X"01",X"20",X"81",X"20",X"82",X"40",X"04",X"18",X"01",X"30",X"04",X"11",X"D1", + X"21",X"21",X"CC",X"63",X"7E",X"07",X"83",X"5F",X"1A",X"32",X"10",X"60",X"2C",X"7E",X"35",X"A7", + X"C0",X"1C",X"1A",X"77",X"2D",X"34",X"C9",X"3E",X"02",X"F7",X"3A",X"1A",X"60",X"1F",X"21",X"80", + X"62",X"7E",X"DA",X"19",X"22",X"21",X"88",X"62",X"7E",X"E5",X"EF",X"27",X"22",X"59",X"22",X"99", + X"22",X"A2",X"22",X"00",X"00",X"00",X"00",X"E1",X"2C",X"35",X"C2",X"3A",X"22",X"2D",X"34",X"2C", + X"2C",X"CD",X"43",X"22",X"3E",X"01",X"32",X"1A",X"62",X"C9",X"2C",X"CD",X"43",X"22",X"AF",X"32", + X"1A",X"62",X"C9",X"3A",X"05",X"62",X"FE",X"7A",X"D2",X"57",X"22",X"3A",X"16",X"62",X"A7",X"C2", + X"57",X"22",X"3A",X"03",X"62",X"BE",X"C8",X"E1",X"C9",X"E1",X"2C",X"2C",X"2C",X"2C",X"35",X"C0", + X"3E",X"04",X"77",X"2D",X"34",X"CD",X"BD",X"22",X"3E",X"78",X"BE",X"C2",X"75",X"22",X"2D",X"2D", + X"2D",X"34",X"2C",X"2C",X"2C",X"2D",X"CD",X"43",X"22",X"3A",X"05",X"62",X"FE",X"68",X"D2",X"8A", + X"22",X"21",X"05",X"62",X"34",X"21",X"4F",X"69",X"34",X"C9",X"1F",X"DA",X"81",X"22",X"1F",X"3E", + X"01",X"DA",X"95",X"22",X"AF",X"32",X"22",X"62",X"C9",X"E1",X"3A",X"18",X"60",X"E6",X"3C",X"C0", + X"34",X"C9",X"E1",X"2C",X"2C",X"2C",X"2C",X"35",X"C0",X"36",X"02",X"2D",X"35",X"CD",X"BD",X"22", + X"3E",X"68",X"BE",X"C0",X"AF",X"06",X"80",X"2D",X"2D",X"70",X"2D",X"77",X"C9",X"7E",X"CB",X"5D", + X"11",X"4B",X"69",X"C2",X"C9",X"22",X"11",X"47",X"69",X"12",X"C9",X"3A",X"48",X"63",X"A7",X"CA", + X"E1",X"22",X"3A",X"80",X"63",X"3D",X"EF",X"F6",X"22",X"F6",X"22",X"03",X"23",X"03",X"23",X"1A", + X"23",X"3A",X"29",X"62",X"47",X"05",X"3E",X"01",X"CA",X"F9",X"22",X"05",X"3E",X"B1",X"CA",X"F9", + X"22",X"3E",X"E9",X"C3",X"F9",X"22",X"3A",X"18",X"60",X"DD",X"77",X"11",X"E6",X"01",X"3D",X"DD", + X"77",X"10",X"C9",X"3A",X"18",X"60",X"DD",X"77",X"11",X"3A",X"03",X"62",X"DD",X"BE",X"03",X"3E", + X"01",X"D2",X"16",X"23",X"3D",X"3D",X"DD",X"77",X"10",X"C9",X"3A",X"03",X"62",X"DD",X"96",X"03", + X"0E",X"FF",X"DA",X"26",X"23",X"0C",X"07",X"CB",X"11",X"07",X"CB",X"11",X"DD",X"71",X"10",X"DD", + X"77",X"11",X"C9",X"3E",X"0F",X"A4",X"05",X"CA",X"42",X"23",X"C3",X"23",X"58",X"06",X"FF",X"C3", + X"47",X"23",X"FE",X"01",X"D0",X"06",X"01",X"3E",X"F0",X"BD",X"CA",X"60",X"23",X"3E",X"38",X"BD", + X"DA",X"66",X"23",X"7D",X"CB",X"6F",X"CA",X"5C",X"23",X"00",X"6F",X"C9",X"00",X"C3",X"5A",X"23", + X"CB",X"7C",X"C2",X"59",X"23",X"C9",X"C3",X"74",X"54",X"D8",X"7D",X"C3",X"C1",X"51",X"21",X"00", + X"63",X"ED",X"B1",X"C2",X"9A",X"23",X"E5",X"C5",X"01",X"14",X"00",X"09",X"0C",X"5F",X"7A",X"BE", + X"CA",X"8F",X"23",X"09",X"BE",X"CA",X"95",X"23",X"57",X"7B",X"C1",X"E1",X"C3",X"71",X"23",X"09", + X"3E",X"01",X"C3",X"98",X"23",X"AF",X"ED",X"42",X"C1",X"46",X"E1",X"C9",X"DD",X"7E",X"04",X"DD", + X"86",X"11",X"DD",X"77",X"04",X"DD",X"7E",X"03",X"DD",X"8E",X"10",X"DD",X"77",X"03",X"DD",X"7E", + X"06",X"DD",X"96",X"13",X"6F",X"DD",X"7E",X"05",X"DD",X"9E",X"12",X"67",X"DD",X"7E",X"14",X"A7", + X"17",X"3C",X"06",X"00",X"CB",X"10",X"CB",X"27",X"CB",X"10",X"CB",X"27",X"CB",X"10",X"CB",X"27", + X"CB",X"10",X"4F",X"09",X"CD",X"DC",X"58",X"DD",X"75",X"06",X"DD",X"34",X"14",X"C9",X"DD",X"7E", + X"0F",X"3D",X"C3",X"E2",X"51",X"AF",X"DD",X"CB",X"07",X"26",X"17",X"DD",X"CB",X"08",X"26",X"17", + X"47",X"3E",X"03",X"B1",X"CD",X"09",X"30",X"1F",X"DD",X"CB",X"08",X"1E",X"1F",X"DD",X"CB",X"07", + X"1E",X"3E",X"04",X"DD",X"77",X"0F",X"C9",X"DD",X"7E",X"14",X"07",X"07",X"07",X"07",X"4F",X"E6", + X"0F",X"67",X"79",X"E6",X"F0",X"6F",X"DD",X"4E",X"13",X"DD",X"46",X"12",X"ED",X"42",X"C9",X"11", + X"00",X"01",X"3A",X"03",X"62",X"FE",X"13",X"D8",X"15",X"1C",X"FE",X"EC",X"D0",X"1D",X"CD",X"49", + X"40",X"00",X"C8",X"3A",X"05",X"62",X"FE",X"58",X"D0",X"3A",X"03",X"62",X"FE",X"50",X"D0",X"14", + X"C9",X"21",X"FB",X"37",X"3E",X"88",X"06",X"07",X"86",X"23",X"10",X"FC",X"DD",X"21",X"00",X"63", + X"A7",X"CA",X"58",X"24",X"DD",X"21",X"00",X"64",X"3A",X"27",X"62",X"3D",X"21",X"86",X"3B",X"CA", + X"75",X"24",X"3D",X"21",X"C6",X"3A",X"CA",X"75",X"24",X"3D",X"21",X"BE",X"3F",X"CA",X"75",X"24", + X"21",X"40",X"3C",X"00",X"00",X"11",X"05",X"00",X"7E",X"FE",X"04",X"38",X"0B",X"FE",X"AA",X"C8", + X"FE",X"0E",X"28",X"04",X"19",X"18",X"F1",X"24",X"23",X"7E",X"DD",X"77",X"00",X"23",X"7E",X"DD", + X"77",X"15",X"23",X"23",X"7E",X"DD",X"77",X"2A",X"DD",X"23",X"23",X"C3",X"78",X"24",X"23",X"7E", + X"FD",X"77",X"00",X"23",X"7E",X"FD",X"77",X"15",X"23",X"23",X"7E",X"FD",X"77",X"2A",X"FD",X"23", + X"23",X"C3",X"78",X"24",X"DD",X"7E",X"05",X"FE",X"FA",X"D8",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"DD",X"7E",X"15",X"A7",X"CA",X"D0",X"24",X"3E",X"03",X"32",X"B9",X"62",X"AF", + X"DD",X"77",X"00",X"DD",X"77",X"03",X"00",X"00",X"00",X"00",X"00",X"E1",X"3A",X"48",X"63",X"A7", + X"C2",X"BA",X"21",X"3C",X"32",X"48",X"63",X"C3",X"BA",X"21",X"3E",X"01",X"F7",X"CD",X"23",X"25", + X"CD",X"91",X"25",X"DD",X"21",X"A0",X"65",X"06",X"05",X"21",X"30",X"69",X"DD",X"7E",X"00",X"A7", + X"CA",X"1C",X"25",X"DD",X"7E",X"03",X"77",X"2C",X"DD",X"7E",X"07",X"77",X"2C",X"DD",X"7E",X"08", + X"77",X"2C",X"DD",X"7E",X"05",X"77",X"2C",X"DD",X"19",X"10",X"E1",X"C3",X"56",X"53",X"04",X"6F", + X"C3",X"17",X"25",X"21",X"9B",X"63",X"7E",X"A7",X"C2",X"8F",X"25",X"3A",X"9A",X"63",X"A7",X"C8", + X"06",X"05",X"11",X"10",X"00",X"DD",X"21",X"B0",X"65",X"DD",X"CB",X"00",X"46",X"CA",X"45",X"25", + X"DD",X"19",X"10",X"F5",X"C9",X"CD",X"57",X"00",X"3E",X"D0",X"32",X"B5",X"65",X"3E",X"F4",X"32", + X"C5",X"65",X"3E",X"A3",X"32",X"E5",X"65",X"C3",X"76",X"25",X"05",X"CC",X"3A",X"A6",X"62",X"07", + X"DD",X"36",X"03",X"07",X"D2",X"76",X"25",X"DD",X"36",X"03",X"F8",X"C3",X"76",X"25",X"CD",X"57", + X"00",X"FE",X"68",X"C3",X"60",X"25",X"DD",X"36",X"00",X"01",X"DD",X"36",X"07",X"4B",X"DD",X"36", + X"09",X"08",X"DD",X"36",X"0A",X"03",X"3E",X"7C",X"32",X"9B",X"63",X"AF",X"32",X"9A",X"63",X"35", + X"C9",X"DD",X"21",X"B0",X"65",X"11",X"10",X"00",X"06",X"03",X"DD",X"CB",X"00",X"46",X"CA",X"BB", + X"25",X"DD",X"7E",X"03",X"67",X"DD",X"7E",X"05",X"C3",X"53",X"49",X"25",X"DD",X"7E",X"05",X"FE", + X"7C",X"CA",X"C0",X"25",X"3A",X"A6",X"63",X"84",X"CD",X"5F",X"4A",X"DD",X"19",X"10",X"DB",X"C9", + X"7C",X"FE",X"80",X"CA",X"D6",X"25",X"3A",X"A5",X"63",X"D2",X"CF",X"25",X"3A",X"A4",X"63",X"84", + X"DD",X"77",X"03",X"C3",X"BB",X"25",X"21",X"B8",X"69",X"3E",X"06",X"90",X"CA",X"E7",X"25",X"2C", + X"2C",X"2C",X"2C",X"3D",X"C3",X"DC",X"25",X"AF",X"DD",X"77",X"00",X"DD",X"77",X"03",X"77",X"C3", + X"BB",X"25",X"3E",X"01",X"F7",X"CD",X"25",X"59",X"CD",X"3B",X"59",X"CD",X"51",X"59",X"CD",X"D3", + X"2A",X"C9",X"CD",X"84",X"49",X"0F",X"DA",X"16",X"26",X"21",X"A0",X"62",X"35",X"C2",X"16",X"26", + X"36",X"53",X"2C",X"CD",X"DE",X"26",X"21",X"A1",X"62",X"CD",X"E9",X"26",X"32",X"A3",X"63",X"3A", + X"1A",X"60",X"E6",X"1F",X"FE",X"01",X"C0",X"11",X"E4",X"69",X"EB",X"00",X"00",X"00",X"C9",X"3A", + X"AA",X"63",X"3D",X"30",X"02",X"3E",X"02",X"32",X"AA",X"63",X"21",X"09",X"60",X"3A",X"1A",X"60", + X"E6",X"01",X"20",X"10",X"3A",X"0D",X"6A",X"EE",X"0E",X"32",X"0D",X"6A",X"3C",X"32",X"11",X"6A", + X"3C",X"32",X"15",X"6A",X"35",X"7E",X"E6",X"0F",X"20",X"13",X"2A",X"A8",X"63",X"7E",X"FE",X"7F", + X"20",X"03",X"21",X"B0",X"27",X"7E",X"32",X"A7",X"63",X"23",X"22",X"A8",X"63",X"06",X"0C",X"21", + X"A0",X"6A",X"CD",X"CF",X"5B",X"38",X"02",X"10",X"F9",X"06",X"0C",X"DD",X"21",X"A0",X"6A",X"11", + X"3F",X"5C",X"1A",X"6F",X"13",X"1A",X"67",X"13",X"DD",X"7E",X"00",X"77",X"DD",X"23",X"23",X"23", + X"23",X"3A",X"09",X"60",X"E6",X"01",X"3E",X"00",X"28",X"03",X"3A",X"A7",X"63",X"86",X"77",X"10", + X"E1",X"3A",X"18",X"69",X"32",X"20",X"69",X"32",X"28",X"69",X"3A",X"1C",X"69",X"32",X"24",X"69", + X"32",X"2C",X"69",X"3A",X"10",X"69",X"32",X"00",X"69",X"32",X"04",X"69",X"F5",X"3A",X"1B",X"69", + X"D6",X"02",X"32",X"23",X"69",X"32",X"27",X"69",X"32",X"03",X"69",X"3A",X"1F",X"69",X"C6",X"10", + X"32",X"2B",X"69",X"32",X"2F",X"69",X"32",X"07",X"69",X"C3",X"1B",X"21",X"00",X"00",X"CB",X"7E", + X"CA",X"E6",X"26",X"36",X"02",X"C9",X"36",X"FE",X"C9",X"C3",X"8B",X"49",X"00",X"00",X"00",X"CB", + X"7E",X"3E",X"FF",X"C3",X"3E",X"54",X"3E",X"01",X"77",X"C9",X"C3",X"B3",X"5A",X"CD",X"1C",X"01", + X"DF",X"CD",X"74",X"08",X"3E",X"00",X"32",X"86",X"7D",X"3E",X"00",X"32",X"87",X"7D",X"11",X"9E", + X"27",X"CD",X"A7",X"0D",X"06",X"04",X"21",X"A4",X"27",X"CD",X"42",X"0B",X"06",X"06",X"3E",X"54", + X"0E",X"0E",X"21",X"0D",X"6A",X"77",X"23",X"36",X"0A",X"23",X"71",X"F5",X"78",X"FE",X"04",X"20", + X"02",X"0E",X"1E",X"F1",X"23",X"23",X"3C",X"10",X"EC",X"21",X"F7",X"39",X"CD",X"4E",X"00",X"11", + X"04",X"00",X"21",X"0B",X"69",X"01",X"10",X"0C",X"CD",X"3D",X"00",X"11",X"A0",X"6A",X"21",X"00", + X"69",X"06",X"0C",X"AF",X"77",X"12",X"23",X"23",X"23",X"23",X"13",X"10",X"F6",X"3E",X"06",X"32", + X"89",X"60",X"21",X"B0",X"27",X"22",X"A8",X"63",X"22",X"BB",X"63",X"7E",X"32",X"A7",X"63",X"3E", + X"2D",X"32",X"01",X"69",X"32",X"05",X"69",X"3E",X"08",X"32",X"02",X"69",X"3E",X"88",X"32",X"06", + X"69",X"3A",X"23",X"69",X"32",X"03",X"69",X"3A",X"2B",X"69",X"32",X"07",X"69",X"3E",X"02",X"32", + X"AA",X"63",X"AF",X"32",X"80",X"6A",X"21",X"09",X"60",X"36",X"A0",X"23",X"34",X"C9",X"0A",X"EF", + X"F8",X"10",X"F8",X"AA",X"F8",X"88",X"07",X"A8",X"08",X"EC",X"07",X"A8",X"00",X"4F",X"0F",X"9C", + X"01",X"01",X"01",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"7F", + X"6B",X"43",X"02",X"BE",X"93",X"43",X"02",X"BE",X"6B",X"43",X"02",X"50",X"93",X"43",X"02",X"50", + X"A2",X"17",X"00",X"40",X"5C",X"97",X"00",X"40",X"67",X"4A",X"80",X"18",X"97",X"4A",X"80",X"18", + X"00",X"00",X"00",X"00",X"DD",X"36",X"00",X"01",X"DD",X"36",X"03",X"37",X"DD",X"36",X"05",X"F8", + X"DD",X"36",X"0D",X"08",X"36",X"34",X"35",X"C9",X"FD",X"21",X"00",X"62",X"3A",X"05",X"62",X"4F", + X"21",X"08",X"0D",X"CD",X"6F",X"28",X"A7",X"C8",X"3D",X"32",X"00",X"62",X"C9",X"AF",X"32",X"99", + X"6A",X"C3",X"FB",X"54",X"80",X"66",X"FD",X"CB",X"01",X"46",X"C2",X"32",X"28",X"FD",X"19",X"10", + X"F5",X"C9",X"FD",X"4E",X"05",X"FD",X"66",X"09",X"FD",X"6E",X"0A",X"CD",X"6F",X"28",X"A7",X"C8", + X"CD",X"16",X"55",X"3A",X"B9",X"63",X"90",X"32",X"54",X"63",X"7B",X"32",X"53",X"63",X"C3",X"1D", + X"55",X"63",X"C9",X"CD",X"C4",X"17",X"00",X"3A",X"05",X"62",X"C6",X"0C",X"4F",X"3A",X"10",X"60", + X"E6",X"03",X"21",X"0A",X"05",X"CA",X"6B",X"28",X"21",X"0A",X"13",X"CD",X"88",X"3E",X"C9",X"3A", + X"27",X"62",X"E5",X"EF",X"00",X"00",X"E0",X"28",X"80",X"28",X"E0",X"28",X"80",X"28",X"00",X"00", + X"E1",X"06",X"0A",X"78",X"32",X"B9",X"63",X"11",X"20",X"00",X"DD",X"21",X"00",X"67",X"CD",X"13", + X"29",X"06",X"05",X"78",X"32",X"B9",X"63",X"1E",X"20",X"DD",X"21",X"00",X"64",X"CD",X"13",X"29", + X"06",X"01",X"78",X"32",X"B9",X"63",X"1E",X"00",X"DD",X"21",X"A0",X"66",X"CD",X"13",X"29",X"C9", + X"E1",X"06",X"05",X"78",X"32",X"B9",X"63",X"11",X"20",X"00",X"DD",X"21",X"00",X"64",X"CD",X"13", + X"29",X"06",X"06",X"78",X"32",X"B9",X"63",X"1E",X"10",X"DD",X"21",X"A0",X"65",X"00",X"00",X"00", + X"06",X"01",X"78",X"32",X"B9",X"63",X"1E",X"00",X"DD",X"21",X"A0",X"66",X"CD",X"13",X"29",X"C9", + X"E1",X"06",X"05",X"78",X"32",X"B9",X"63",X"11",X"20",X"00",X"DD",X"21",X"00",X"64",X"CD",X"13", + X"29",X"06",X"0A",X"78",X"32",X"B9",X"63",X"1E",X"10",X"DD",X"21",X"00",X"65",X"C3",X"11",X"53", + X"C9",X"E1",X"06",X"05",X"78",X"32",X"B9",X"63",X"11",X"20",X"00",X"DD",X"21",X"00",X"64",X"CD", + X"13",X"29",X"C9",X"C3",X"CD",X"4A",X"DD",X"7E",X"0C",X"A7",X"20",X"29",X"DD",X"7E",X"05",X"FE", + X"47",X"20",X"03",X"DD",X"35",X"03",X"FE",X"58",X"20",X"03",X"DD",X"34",X"03",X"3A",X"29",X"62", + X"FE",X"04",X"38",X"11",X"DD",X"7E",X"05",X"FE",X"7F",X"20",X"03",X"DD",X"34",X"03",X"FE",X"90", + X"20",X"03",X"DD",X"35",X"03",X"CD",X"9A",X"55",X"C3",X"F9",X"1F",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"3E",X"0B",X"F7",X"CD",X"74",X"29",X"32",X"18",X"62",X"0F",X"0F",X"32", + X"85",X"60",X"78",X"A7",X"C8",X"FE",X"01",X"CA",X"6F",X"29",X"DD",X"36",X"01",X"01",X"C9",X"DD", + X"36",X"11",X"01",X"C9",X"FD",X"21",X"00",X"62",X"3A",X"05",X"62",X"4F",X"21",X"08",X"04",X"06", + X"02",X"11",X"10",X"00",X"DD",X"21",X"80",X"66",X"CD",X"13",X"29",X"C9",X"2A",X"C8",X"63",X"7D", + X"C6",X"0E",X"6F",X"56",X"2C",X"7E",X"C6",X"0C",X"5F",X"EB",X"CD",X"F0",X"2F",X"7E",X"FE",X"B1", + X"28",X"08",X"FE",X"D0",X"DA",X"AC",X"29",X"00",X"00",X"00",X"AF",X"C9",X"3E",X"01",X"C9",X"3E", + X"05",X"F7",X"FD",X"21",X"00",X"62",X"3A",X"05",X"62",X"4F",X"21",X"08",X"02",X"CD",X"22",X"2A", + X"A7",X"CA",X"20",X"2A",X"3E",X"04",X"90",X"CA",X"D0",X"29",X"DD",X"19",X"3D",X"C3",X"C7",X"29", + X"DD",X"7E",X"05",X"D6",X"04",X"57",X"3A",X"0C",X"62",X"C6",X"05",X"BA",X"D2",X"EE",X"29",X"7A", + X"D6",X"08",X"C3",X"8D",X"58",X"3E",X"01",X"47",X"CD",X"68",X"4A",X"33",X"33",X"C9",X"3A",X"0C", + X"62",X"D6",X"0E",X"BA",X"D2",X"1B",X"2A",X"3A",X"10",X"62",X"A7",X"3A",X"03",X"62",X"CA",X"08", + X"2A",X"F6",X"07",X"D6",X"04",X"C3",X"0E",X"2A",X"D6",X"08",X"F6",X"07",X"C6",X"04",X"32",X"03", + X"62",X"32",X"4C",X"69",X"3E",X"01",X"06",X"00",X"33",X"33",X"C9",X"AF",X"32",X"00",X"62",X"C9", + X"47",X"C9",X"06",X"04",X"C3",X"77",X"4A",X"CD",X"DC",X"17",X"00",X"CD",X"13",X"29",X"C9",X"DD", + X"7E",X"03",X"67",X"DD",X"7E",X"05",X"C6",X"04",X"6F",X"E5",X"CD",X"F0",X"2F",X"D1",X"7E",X"FE", + X"B0",X"DA",X"7B",X"2A",X"E6",X"0F",X"FE",X"08",X"D2",X"7B",X"2A",X"7E",X"FE",X"C0",X"CA",X"7B", + X"2A",X"DA",X"69",X"2A",X"FE",X"D0",X"DA",X"6E",X"2A",X"FE",X"E0",X"DA",X"63",X"2A",X"FE",X"F0", + X"DA",X"6E",X"2A",X"E6",X"0F",X"3D",X"C3",X"72",X"2A",X"3E",X"FF",X"C3",X"72",X"2A",X"E6",X"0F", + X"D6",X"09",X"4F",X"7B",X"E6",X"F8",X"81",X"BB",X"DA",X"7D",X"2A",X"AF",X"C9",X"D6",X"04",X"DD", + X"77",X"05",X"3E",X"01",X"C9",X"C3",X"64",X"58",X"A7",X"C0",X"3A",X"16",X"62",X"A7",X"C0",X"C3", + X"95",X"49",X"FE",X"01",X"C8",X"3A",X"03",X"62",X"D6",X"03",X"67",X"3A",X"05",X"62",X"C6",X"08", + X"6F",X"E5",X"CD",X"F0",X"2F",X"D1",X"7E",X"FE",X"D0",X"C3",X"68",X"16",X"3E",X"00",X"32",X"21", + X"62",X"C3",X"8B",X"4A",X"7A",X"E6",X"07",X"CA",X"CD",X"2A",X"01",X"20",X"00",X"ED",X"42",X"7E", + X"FE",X"D0",X"DA",X"CD",X"2A",X"3E",X"00",X"32",X"21",X"62",X"C9",X"00",X"00",X"3E",X"01",X"32", + X"21",X"62",X"C9",X"C3",X"0F",X"4A",X"47",X"3A",X"05",X"62",X"FE",X"90",X"CA",X"EA",X"2A",X"FE", + X"C0",X"CA",X"F6",X"2A",X"FE",X"D4",X"CA",X"F0",X"2A",X"C9",X"3A",X"A3",X"63",X"C3",X"02",X"2B", + X"3A",X"A6",X"63",X"C3",X"02",X"2B",X"78",X"FE",X"80",X"3A",X"A5",X"63",X"D2",X"02",X"2B",X"3A", + X"A4",X"63",X"80",X"32",X"03",X"62",X"CD",X"9C",X"40",X"CD",X"1F",X"24",X"21",X"03",X"62",X"1D", + X"CA",X"18",X"2B",X"15",X"CA",X"1A",X"2B",X"C9",X"35",X"C9",X"34",X"C9",X"C3",X"2E",X"4E",X"62", + X"CD",X"29",X"2B",X"CD",X"AF",X"29",X"AF",X"47",X"C9",X"3A",X"27",X"62",X"A7",X"C2",X"53",X"2B", + X"3A",X"03",X"62",X"67",X"3A",X"05",X"62",X"C6",X"07",X"6F",X"CD",X"9B",X"2B",X"A7",X"CA",X"51", + X"2B",X"7B",X"91",X"FE",X"04",X"D2",X"74",X"2B",X"79",X"D6",X"07",X"32",X"05",X"62",X"3E",X"01", + X"47",X"E1",X"C9",X"3A",X"03",X"62",X"D6",X"03",X"67",X"3A",X"05",X"62",X"C6",X"07",X"6F",X"CD", + X"9B",X"2B",X"FE",X"02",X"CA",X"7A",X"2B",X"7A",X"C6",X"07",X"67",X"6B",X"CD",X"9B",X"2B",X"A7", + X"C8",X"C3",X"7A",X"2B",X"3E",X"00",X"06",X"00",X"E1",X"C9",X"3A",X"10",X"62",X"A7",X"3A",X"03", + X"62",X"CA",X"8B",X"2B",X"F6",X"07",X"D6",X"04",X"C3",X"91",X"2B",X"D6",X"08",X"F6",X"07",X"C6", + X"04",X"32",X"03",X"62",X"32",X"4C",X"69",X"3E",X"01",X"E1",X"C9",X"E5",X"CD",X"F0",X"2F",X"D1", + X"7E",X"FE",X"D0",X"DA",X"D9",X"2B",X"E6",X"0F",X"FE",X"08",X"C3",X"32",X"52",X"7E",X"FE",X"C0", + X"CA",X"D9",X"2B",X"DA",X"DC",X"2B",X"FE",X"D0",X"DA",X"CB",X"2B",X"FE",X"E0",X"DA",X"C5",X"2B", + X"FE",X"F0",X"DA",X"CB",X"2B",X"E6",X"0F",X"3D",X"C3",X"CF",X"2B",X"E6",X"0F",X"D6",X"09",X"4F", + X"7B",X"E6",X"F8",X"81",X"4F",X"BB",X"DA",X"E1",X"2B",X"AF",X"47",X"C9",X"7B",X"E6",X"F8",X"3D", + X"4F",X"3A",X"0C",X"62",X"DD",X"96",X"05",X"83",X"B9",X"CA",X"EF",X"2B",X"D2",X"F8",X"2B",X"79", + X"D6",X"07",X"32",X"05",X"62",X"C3",X"FD",X"2B",X"3E",X"02",X"06",X"00",X"C9",X"3E",X"01",X"47", + X"C3",X"93",X"4A",X"3E",X"0A",X"F7",X"D7",X"3A",X"93",X"63",X"0F",X"D8",X"3A",X"B1",X"62",X"A7", + X"C8",X"4F",X"3A",X"B0",X"62",X"D6",X"02",X"B9",X"DA",X"7B",X"2C",X"3A",X"82",X"63",X"CB",X"4F", + X"C2",X"86",X"2C",X"3A",X"80",X"63",X"47",X"3A",X"1A",X"60",X"E6",X"1F",X"B8",X"CA",X"33",X"2C", + X"10",X"FA",X"C9",X"3A",X"B0",X"62",X"CB",X"3F",X"B9",X"DA",X"41",X"2C",X"3A",X"19",X"60",X"0F", + X"D0",X"CD",X"57",X"00",X"E6",X"0F",X"C2",X"86",X"2C",X"3E",X"01",X"32",X"82",X"63",X"3C",X"32", + X"8F",X"63",X"3E",X"01",X"32",X"92",X"63",X"3A",X"B2",X"62",X"B9",X"C0",X"D6",X"08",X"32",X"B2", + X"62",X"11",X"20",X"00",X"21",X"00",X"64",X"06",X"05",X"7E",X"A7",X"CA",X"72",X"2C",X"19",X"10", + X"F8",X"C9",X"3A",X"82",X"63",X"F6",X"80",X"32",X"82",X"63",X"C9",X"C6",X"02",X"B9",X"CA",X"49", + X"2C",X"3E",X"02",X"C3",X"4B",X"2C",X"AF",X"32",X"82",X"63",X"3E",X"03",X"C3",X"4F",X"2C",X"3E", + X"0A",X"F7",X"D7",X"3A",X"93",X"63",X"0F",X"DA",X"15",X"2D",X"3A",X"92",X"63",X"0F",X"D0",X"DD", + X"21",X"00",X"67",X"CD",X"33",X"11",X"00",X"00",X"DD",X"7E",X"00",X"0F",X"DA",X"B3",X"2C",X"0F", + X"D2",X"B8",X"2C",X"DD",X"19",X"10",X"F1",X"C9",X"DD",X"22",X"AA",X"62",X"CD",X"E1",X"47",X"00", + X"CD",X"41",X"11",X"00",X"90",X"87",X"87",X"5F",X"21",X"80",X"69",X"19",X"22",X"AC",X"62",X"3E", + X"01",X"32",X"93",X"63",X"11",X"01",X"05",X"CD",X"9F",X"30",X"21",X"B1",X"62",X"35",X"C2",X"E6", + X"2C",X"3E",X"01",X"32",X"86",X"63",X"7E",X"FE",X"04",X"D2",X"F6",X"2C",X"21",X"A8",X"69",X"87", + X"87",X"5F",X"16",X"00",X"19",X"72",X"C3",X"08",X"52",X"00",X"DD",X"36",X"08",X"0D",X"DD",X"36", + X"15",X"00",X"3A",X"82",X"63",X"07",X"D2",X"15",X"2D",X"CD",X"29",X"52",X"00",X"DD",X"36",X"08", + X"0D",X"DD",X"36",X"15",X"01",X"21",X"AF",X"62",X"35",X"C0",X"36",X"18",X"3A",X"8F",X"63",X"A7", + X"CA",X"51",X"2D",X"4F",X"21",X"32",X"39",X"3A",X"82",X"63",X"0F",X"DA",X"2F",X"2D",X"0D",X"79", + X"87",X"87",X"87",X"4F",X"87",X"87",X"81",X"5F",X"16",X"00",X"19",X"CD",X"4E",X"00",X"21",X"8F", + X"63",X"35",X"C2",X"51",X"2D",X"3E",X"01",X"32",X"AF",X"62",X"3A",X"82",X"63",X"0F",X"DA",X"83", + X"2D",X"2A",X"A8",X"62",X"7E",X"DD",X"2A",X"AA",X"62",X"ED",X"5B",X"AC",X"62",X"FE",X"7F",X"C3", + X"F6",X"56",X"79",X"CD",X"F1",X"18",X"C3",X"F8",X"51",X"CB",X"79",X"CA",X"70",X"2D",X"EE",X"03", + X"13",X"12",X"DD",X"77",X"07",X"DD",X"7E",X"08",X"13",X"12",X"23",X"C3",X"D1",X"51",X"23",X"22", + X"A8",X"62",X"C9",X"21",X"C3",X"39",X"22",X"A8",X"62",X"C3",X"54",X"2D",X"21",X"C3",X"39",X"22", + X"A8",X"62",X"DD",X"36",X"01",X"01",X"3A",X"82",X"63",X"0F",X"00",X"00",X"00",X"DD",X"36",X"01", + X"00",X"DD",X"36",X"02",X"02",X"CD",X"03",X"40",X"00",X"DD",X"36",X"0F",X"01",X"AF",X"DD",X"77", + X"10",X"DD",X"77",X"11",X"DD",X"77",X"12",X"DD",X"77",X"13",X"DD",X"77",X"14",X"32",X"93",X"63", + X"32",X"92",X"63",X"1A",X"DD",X"77",X"03",X"13",X"13",X"13",X"1A",X"DD",X"77",X"05",X"21",X"5C", + X"38",X"CD",X"4E",X"00",X"21",X"0B",X"69",X"0E",X"00",X"FF",X"C9",X"3E",X"07",X"F7",X"D7",X"3A", + X"80",X"63",X"3C",X"A7",X"1F",X"47",X"3A",X"27",X"62",X"FE",X"02",X"20",X"01",X"04",X"3E",X"FE", + X"37",X"1F",X"A7",X"10",X"FC",X"47",X"3A",X"1A",X"60",X"A0",X"C0",X"3E",X"01",X"32",X"9A",X"63", + X"C3",X"4A",X"49",X"C9",X"C3",X"41",X"4D",X"D7",X"DD",X"21",X"00",X"65",X"CD",X"62",X"1E",X"00", + X"00",X"00",X"DD",X"7E",X"00",X"0F",X"D2",X"54",X"2E",X"3A",X"1A",X"60",X"E6",X"0F",X"C2",X"29", + X"2E",X"C3",X"09",X"4D",X"EE",X"07",X"FD",X"77",X"01",X"DD",X"7E",X"0D",X"C3",X"B0",X"4B",X"00", + X"00",X"00",X"00",X"00",X"DD",X"34",X"03",X"DD",X"6E",X"0E",X"DD",X"66",X"0F",X"7E",X"4F",X"FE", + X"7F",X"CA",X"A1",X"2E",X"23",X"DD",X"86",X"05",X"DD",X"77",X"05",X"DD",X"75",X"0E",X"DD",X"74", + X"0F",X"C3",X"A9",X"1A",X"DD",X"36",X"01",X"00",X"FD",X"36",X"14",X"00",X"C3",X"A7",X"2E",X"CD", + X"27",X"4D",X"00",X"00",X"00",X"00",X"00",X"CD",X"24",X"11",X"00",X"00",X"DD",X"7E",X"03",X"FD", + X"77",X"00",X"DD",X"7E",X"05",X"CD",X"CC",X"52",X"11",X"10",X"00",X"DD",X"19",X"1E",X"04",X"FD", + X"19",X"10",X"8F",X"C9",X"F5",X"AF",X"32",X"8C",X"60",X"F1",X"C3",X"DA",X"0B",X"32",X"00",X"7C", + X"32",X"81",X"7C",X"C9",X"00",X"00",X"3E",X"01",X"DD",X"86",X"05",X"DD",X"77",X"05",X"C3",X"6C", + X"2E",X"21",X"AA",X"39",X"C3",X"4B",X"2E",X"3A",X"96",X"63",X"0F",X"D2",X"78",X"2E",X"AF",X"32", + X"96",X"63",X"DD",X"36",X"05",X"43",X"DD",X"36",X"0D",X"01",X"3E",X"4C",X"DD",X"77",X"03",X"CD", + X"96",X"1A",X"00",X"00",X"CD",X"09",X"59",X"00",X"21",X"AA",X"39",X"DD",X"75",X"0E",X"DD",X"74", + X"0F",X"C3",X"78",X"2E",X"3E",X"0F",X"F7",X"00",X"3A",X"94",X"6A",X"A7",X"C8",X"2A",X"97",X"6A", + X"E5",X"DD",X"E1",X"CD",X"00",X"2F",X"2A",X"95",X"6A",X"77",X"7E",X"FE",X"F0",X"D8",X"2D",X"2D", + X"2D",X"AF",X"77",X"32",X"94",X"6A",X"DD",X"77",X"03",X"32",X"9C",X"6A",X"32",X"2C",X"6A",X"C9", + X"DD",X"34",X"05",X"DD",X"34",X"05",X"DD",X"7E",X"05",X"C9",X"00",X"00",X"00",X"00",X"1E",X"3A", + X"07",X"62",X"CB",X"27",X"D2",X"1B",X"2F",X"F6",X"80",X"CB",X"F8",X"F6",X"08",X"4F",X"3A",X"94", + X"63",X"CB",X"5F",X"CA",X"43",X"2F",X"CB",X"C0",X"CB",X"C1",X"DD",X"36",X"09",X"05",X"DD",X"36", + X"0A",X"06",X"DD",X"36",X"0F",X"00",X"DD",X"36",X"0E",X"F0",X"CB",X"79",X"CA",X"43",X"2F",X"DD", + X"36",X"0E",X"10",X"79",X"32",X"4D",X"69",X"0E",X"07",X"21",X"94",X"63",X"34",X"C2",X"B7",X"2F", + X"21",X"95",X"63",X"34",X"7E",X"FE",X"02",X"C2",X"BE",X"2F",X"AF",X"32",X"95",X"63",X"32",X"17", + X"62",X"DD",X"77",X"01",X"3A",X"03",X"62",X"ED",X"44",X"DD",X"77",X"0E",X"3A",X"07",X"62",X"32", + X"4D",X"69",X"DD",X"36",X"00",X"00",X"3A",X"89",X"63",X"32",X"89",X"60",X"EB",X"3A",X"03",X"62", + X"DD",X"86",X"0E",X"77",X"DD",X"77",X"03",X"23",X"70",X"23",X"71",X"23",X"3A",X"05",X"62",X"DD", + X"86",X"0F",X"77",X"DD",X"77",X"05",X"C9",X"3A",X"18",X"62",X"0F",X"D0",X"DD",X"36",X"09",X"06", + X"DD",X"36",X"0A",X"03",X"3A",X"07",X"62",X"07",X"3E",X"3C",X"1F",X"47",X"0E",X"07",X"3A",X"89", + X"60",X"32",X"89",X"63",X"C3",X"7C",X"2F",X"3A",X"95",X"63",X"A7",X"CA",X"7C",X"2F",X"3A",X"1A", + X"60",X"CB",X"5F",X"CA",X"7C",X"2F",X"0E",X"01",X"C3",X"7C",X"2F",X"3E",X"05",X"F7",X"C3",X"9E", + X"57",X"00",X"00",X"3E",X"03",X"32",X"B9",X"62",X"32",X"96",X"63",X"11",X"01",X"05",X"CD",X"9F", + X"30",X"3A",X"B3",X"62",X"77",X"21",X"B1",X"62",X"35",X"C0",X"3E",X"01",X"32",X"86",X"63",X"C9", + X"7D",X"0F",X"0F",X"0F",X"E6",X"1F",X"6F",X"7C",X"2F",X"E6",X"F8",X"5F",X"AF",X"67",X"CB",X"13", + X"17",X"CB",X"13",X"17",X"C6",X"74",X"57",X"19",X"C9",X"57",X"0F",X"DA",X"22",X"30",X"0E",X"93", + X"0F",X"0F",X"D2",X"17",X"30",X"0E",X"6C",X"07",X"DA",X"31",X"30",X"79",X"E6",X"F0",X"4F",X"C3", + X"31",X"30",X"0E",X"B4",X"0F",X"0F",X"D2",X"2B",X"30",X"0E",X"1E",X"CB",X"50",X"CA",X"31",X"30", + X"05",X"79",X"0F",X"0F",X"4F",X"E6",X"03",X"B8",X"C2",X"31",X"30",X"79",X"0F",X"0F",X"E6",X"03", + X"FE",X"03",X"C0",X"CB",X"92",X"15",X"C0",X"3E",X"04",X"C9",X"11",X"C0",X"FF",X"3A",X"8E",X"63", + X"4F",X"06",X"00",X"21",X"58",X"76",X"CD",X"64",X"30",X"21",X"B8",X"75",X"CD",X"64",X"30",X"21", + X"8E",X"63",X"35",X"C9",X"09",X"7E",X"19",X"77",X"C9",X"DF",X"2A",X"C0",X"63",X"34",X"C9",X"21", + X"AF",X"62",X"34",X"7E",X"E6",X"07",X"00",X"21",X"0B",X"69",X"0E",X"FC",X"FF",X"0E",X"81",X"21", + X"09",X"69",X"CD",X"96",X"30",X"21",X"1D",X"69",X"CD",X"96",X"30",X"CD",X"57",X"00",X"E6",X"80", + X"21",X"2D",X"69",X"AE",X"77",X"C9",X"06",X"02",X"79",X"AE",X"77",X"19",X"10",X"FA",X"C9",X"E5", + X"21",X"C0",X"60",X"3A",X"B0",X"60",X"6F",X"CB",X"7E",X"CA",X"BB",X"30",X"72",X"2C",X"73",X"2C", + X"7D",X"FE",X"C0",X"D2",X"B8",X"30",X"3E",X"C0",X"32",X"B0",X"60",X"E1",X"C9",X"21",X"50",X"69", + X"06",X"01",X"CD",X"E4",X"30",X"2E",X"80",X"06",X"0A",X"CD",X"E4",X"30",X"2E",X"B8",X"06",X"0B", + X"CD",X"E4",X"30",X"21",X"0C",X"6A",X"06",X"05",X"C3",X"E4",X"30",X"21",X"4C",X"69",X"36",X"00", + X"2E",X"58",X"06",X"06",X"7D",X"36",X"00",X"C6",X"04",X"6F",X"10",X"F9",X"C9",X"CD",X"FA",X"30", + X"CD",X"3C",X"31",X"CD",X"B1",X"31",X"CD",X"F3",X"34",X"C9",X"3A",X"80",X"63",X"FE",X"06",X"38", + X"02",X"3E",X"05",X"EF",X"10",X"31",X"10",X"31",X"1B",X"31",X"26",X"31",X"26",X"31",X"31",X"31", + X"3A",X"1A",X"60",X"E6",X"01",X"FE",X"01",X"C8",X"33",X"33",X"C9",X"3A",X"1A",X"60",X"E6",X"07", + X"FE",X"05",X"F8",X"33",X"33",X"C9",X"3A",X"1A",X"60",X"E6",X"03",X"FE",X"03",X"F8",X"33",X"33", + X"C9",X"3A",X"1A",X"60",X"E6",X"07",X"FE",X"07",X"F8",X"33",X"33",X"C9",X"DD",X"21",X"00",X"64", + X"AF",X"32",X"A1",X"63",X"06",X"05",X"11",X"20",X"00",X"DD",X"7E",X"00",X"FE",X"00",X"CA",X"7C", + X"31",X"3A",X"A1",X"63",X"3C",X"32",X"A1",X"63",X"3E",X"81",X"00",X"00",X"00",X"3A",X"17",X"62", + X"FE",X"01",X"C2",X"6A",X"31",X"3E",X"00",X"DD",X"77",X"08",X"DD",X"19",X"10",X"DB",X"21",X"A0", + X"63",X"36",X"00",X"3A",X"A1",X"63",X"FE",X"00",X"C0",X"33",X"33",X"C9",X"C3",X"AF",X"5B",X"00", + X"00",X"CA",X"6A",X"31",X"3A",X"27",X"62",X"FE",X"02",X"C2",X"95",X"31",X"3A",X"A1",X"63",X"4F", + X"3A",X"80",X"63",X"B9",X"C8",X"3A",X"A0",X"63",X"FE",X"01",X"C2",X"6A",X"31",X"C3",X"CE",X"56", + X"DD",X"77",X"18",X"AF",X"32",X"A0",X"63",X"3A",X"A1",X"63",X"3C",X"32",X"A1",X"63",X"C3",X"6A", + X"31",X"CD",X"DD",X"31",X"AF",X"32",X"A2",X"63",X"21",X"E0",X"63",X"22",X"C8",X"63",X"2A",X"C8", + X"63",X"01",X"20",X"00",X"09",X"22",X"C8",X"63",X"7E",X"A7",X"CA",X"D0",X"31",X"CD",X"02",X"32", + X"3A",X"A2",X"63",X"3C",X"32",X"A2",X"63",X"FE",X"05",X"C2",X"BE",X"31",X"C9",X"3A",X"80",X"63", + X"FE",X"03",X"F8",X"CD",X"F6",X"31",X"FE",X"01",X"C0",X"21",X"39",X"64",X"3E",X"02",X"77",X"21", + X"79",X"64",X"3E",X"02",X"77",X"C9",X"3A",X"18",X"60",X"E6",X"03",X"FE",X"01",X"C0",X"3A",X"1A", + X"60",X"C9",X"DD",X"2A",X"C8",X"63",X"DD",X"7E",X"18",X"FE",X"01",X"CA",X"7A",X"32",X"DD",X"7E", + X"0D",X"FE",X"04",X"F2",X"30",X"32",X"DD",X"7E",X"19",X"FE",X"02",X"CA",X"7E",X"32",X"CD",X"0F", + X"33",X"3A",X"18",X"60",X"E6",X"02",X"C2",X"33",X"32",X"DD",X"7E",X"0D",X"A7",X"CA",X"57",X"32", + X"CD",X"3D",X"33",X"DD",X"7E",X"0D",X"FE",X"04",X"F2",X"91",X"32",X"CD",X"AD",X"33",X"CD",X"8C", + X"29",X"FE",X"01",X"CA",X"97",X"32",X"DD",X"2A",X"C8",X"63",X"DD",X"7E",X"0E",X"FE",X"10",X"DA", + X"8C",X"32",X"FE",X"F0",X"D2",X"84",X"32",X"DD",X"7E",X"13",X"FE",X"00",X"C2",X"B9",X"32",X"3E", + X"11",X"DD",X"77",X"13",X"16",X"00",X"5F",X"21",X"7A",X"3A",X"19",X"7E",X"DD",X"46",X"0E",X"DD", + X"70",X"03",X"DD",X"4E",X"0F",X"81",X"DD",X"77",X"05",X"C9",X"CD",X"BD",X"32",X"C9",X"CD",X"D6", + X"32",X"C3",X"29",X"32",X"3E",X"02",X"DD",X"77",X"0D",X"C3",X"57",X"32",X"3E",X"01",X"C3",X"86", + X"32",X"CD",X"E7",X"33",X"C3",X"57",X"32",X"DD",X"2A",X"C8",X"63",X"DD",X"7E",X"0D",X"FE",X"01", + X"C2",X"B1",X"32",X"3E",X"02",X"DD",X"35",X"0E",X"DD",X"77",X"0D",X"CD",X"C3",X"33",X"C3",X"57", + X"32",X"3E",X"01",X"DD",X"34",X"0E",X"C3",X"A8",X"32",X"3D",X"C3",X"61",X"32",X"3A",X"27",X"62", + X"FE",X"03",X"CA",X"CE",X"32",X"FE",X"02",X"CA",X"D2",X"32",X"CD",X"B9",X"34",X"C9",X"CD",X"2C", + X"34",X"C9",X"CD",X"78",X"34",X"C9",X"DD",X"7E",X"1C",X"FE",X"00",X"C2",X"FD",X"32",X"DD",X"7E", + X"1D",X"FE",X"01",X"C2",X"0B",X"33",X"DD",X"36",X"1D",X"00",X"3A",X"05",X"62",X"DD",X"46",X"0F", + X"90",X"DA",X"03",X"33",X"DD",X"36",X"1C",X"FF",X"CD",X"30",X"47",X"00",X"C9",X"DD",X"35",X"1C", + X"00",X"00",X"00",X"DD",X"36",X"19",X"00",X"DD",X"36",X"1C",X"00",X"CD",X"0F",X"33",X"C9",X"DD", + X"7E",X"16",X"FE",X"00",X"C2",X"32",X"33",X"DD",X"36",X"16",X"4B",X"CD",X"30",X"47",X"00",X"3A", + X"18",X"60",X"0F",X"D2",X"32",X"33",X"DD",X"7E",X"0D",X"FE",X"01",X"CA",X"36",X"33",X"CD",X"28", + X"47",X"00",X"DD",X"35",X"16",X"C9",X"DD",X"36",X"0D",X"02",X"C3",X"32",X"33",X"DD",X"7E",X"0D", + X"FE",X"08",X"CA",X"71",X"33",X"FE",X"04",X"CA",X"8A",X"33",X"CD",X"A1",X"33",X"DD",X"7E",X"0F", + X"C6",X"08",X"57",X"DD",X"7E",X"0E",X"01",X"15",X"00",X"C3",X"AF",X"5D",X"A7",X"CA",X"99",X"33", + X"DD",X"70",X"1F",X"3A",X"05",X"62",X"47",X"DD",X"7E",X"0F",X"90",X"00",X"C3",X"76",X"47",X"04", + X"C9",X"DD",X"7E",X"0F",X"C6",X"08",X"DD",X"46",X"1F",X"B8",X"C0",X"CD",X"30",X"47",X"00",X"DD", + X"7E",X"19",X"FE",X"02",X"C0",X"C3",X"28",X"47",X"00",X"C9",X"DD",X"7E",X"0F",X"C6",X"08",X"DD", + X"46",X"1F",X"B8",X"C0",X"CD",X"30",X"47",X"00",X"C9",X"DD",X"70",X"1F",X"C3",X"66",X"47",X"00", + X"C9",X"3E",X"07",X"F7",X"DD",X"7E",X"0F",X"FE",X"10",X"D0",X"33",X"33",X"C9",X"DD",X"7E",X"0D", + X"FE",X"01",X"CA",X"D9",X"33",X"DD",X"7E",X"07",X"E6",X"7F",X"DD",X"77",X"07",X"DD",X"35",X"0E", + X"CD",X"09",X"34",X"3A",X"27",X"62",X"FE",X"01",X"C0",X"DD",X"66",X"0E",X"DD",X"6E",X"0F",X"DD", + X"46",X"0D",X"CD",X"33",X"23",X"DD",X"75",X"0F",X"C9",X"DD",X"7E",X"07",X"F6",X"80",X"DD",X"77", + X"07",X"DD",X"34",X"0E",X"C3",X"C0",X"33",X"CD",X"09",X"34",X"DD",X"7E",X"0D",X"FE",X"08",X"C2", + X"05",X"34",X"DD",X"7E",X"14",X"A7",X"C2",X"01",X"34",X"DD",X"36",X"14",X"02",X"DD",X"35",X"0F", + X"C9",X"DD",X"35",X"14",X"C9",X"DD",X"34",X"0F",X"C9",X"DD",X"7E",X"15",X"A7",X"C2",X"28",X"34", + X"DD",X"36",X"15",X"02",X"DD",X"34",X"07",X"DD",X"7E",X"07",X"E6",X"0F",X"FE",X"0F",X"C0",X"DD", + X"7E",X"07",X"EE",X"02",X"DD",X"77",X"07",X"C9",X"DD",X"35",X"15",X"C9",X"DD",X"6E",X"1A",X"DD", + X"66",X"1B",X"AF",X"01",X"00",X"00",X"ED",X"4A",X"C2",X"42",X"34",X"21",X"8C",X"3A",X"DD",X"36", + X"03",X"40",X"DD",X"34",X"03",X"CD",X"8E",X"40",X"CA",X"56",X"34",X"DD",X"77",X"05",X"23",X"DD", + X"75",X"1A",X"DD",X"74",X"1B",X"C9",X"AF",X"DD",X"77",X"13",X"DD",X"77",X"18",X"DD",X"77",X"0D", + X"DD",X"77",X"1C",X"DD",X"7E",X"03",X"DD",X"77",X"0E",X"DD",X"7E",X"05",X"DD",X"77",X"0F",X"DD", + X"36",X"1A",X"00",X"DD",X"36",X"1B",X"00",X"C9",X"DD",X"6E",X"1A",X"DD",X"66",X"1B",X"AF",X"01", + X"00",X"00",X"ED",X"4A",X"C2",X"9A",X"34",X"21",X"AC",X"3A",X"3A",X"03",X"62",X"CB",X"7F",X"CA", + X"A8",X"34",X"DD",X"36",X"0D",X"01",X"DD",X"36",X"03",X"4C",X"DD",X"7E",X"0D",X"FE",X"01",X"C2", + X"B3",X"34",X"DD",X"34",X"03",X"C3",X"45",X"34",X"DD",X"36",X"0D",X"02",X"DD",X"36",X"03",X"48", + X"C3",X"9A",X"34",X"DD",X"35",X"03",X"C3",X"45",X"34",X"3A",X"27",X"62",X"FE",X"04",X"C8",X"3A", + X"03",X"62",X"CB",X"7F",X"C2",X"ED",X"34",X"21",X"C4",X"3A",X"06",X"00",X"3A",X"19",X"60",X"E6", + X"06",X"4F",X"09",X"7E",X"DD",X"77",X"03",X"DD",X"77",X"0E",X"23",X"7E",X"DD",X"77",X"05",X"DD", + X"77",X"0F",X"AF",X"DD",X"77",X"0D",X"DD",X"77",X"18",X"DD",X"77",X"1C",X"C9",X"21",X"D4",X"3A", + X"C3",X"CA",X"34",X"21",X"00",X"64",X"11",X"D0",X"69",X"06",X"05",X"7E",X"A7",X"CA",X"1E",X"35", + X"2C",X"2C",X"2C",X"7E",X"12",X"3E",X"04",X"85",X"6F",X"1C",X"7E",X"12",X"2C",X"1C",X"7E",X"12", + X"2D",X"2D",X"2D",X"1C",X"7E",X"12",X"13",X"3E",X"1B",X"85",X"6F",X"10",X"DE",X"C9",X"3E",X"05", + X"85",X"6F",X"3E",X"04",X"83",X"5F",X"C3",X"17",X"35",X"00",X"00",X"00",X"00",X"01",X"00",X"00", + X"02",X"00",X"00",X"03",X"00",X"00",X"04",X"00",X"00",X"05",X"00",X"00",X"06",X"00",X"00",X"07", + X"00",X"00",X"08",X"00",X"00",X"09",X"00",X"00",X"00",X"00",X"00",X"10",X"00",X"00",X"20",X"00", + X"00",X"30",X"00",X"00",X"40",X"00",X"00",X"50",X"00",X"00",X"60",X"00",X"00",X"70",X"00",X"00", + X"80",X"00",X"00",X"90",X"00",X"94",X"77",X"01",X"23",X"24",X"10",X"10",X"00",X"01",X"01",X"08", + X"00",X"00",X"10",X"10",X"18",X"19",X"22",X"1F",X"23",X"18",X"19",X"10",X"23",X"2B",X"10",X"10", + X"3F",X"00",X"00",X"18",X"01",X"F4",X"76",X"96",X"77",X"02",X"1E",X"14",X"10",X"10",X"00",X"00", + X"09",X"05",X"00",X"00",X"10",X"10",X"1D",X"2B",X"10",X"29",X"1F",X"23",X"18",X"19",X"14",X"11", + X"10",X"10",X"3F",X"00",X"00",X"95",X"00",X"F6",X"76",X"98",X"77",X"03",X"22",X"14",X"10",X"10", + X"00",X"00",X"08",X"03",X"00",X"00",X"10",X"10",X"18",X"2B",X"10",X"29",X"11",X"1D",X"11",X"23", + X"18",X"19",X"24",X"11",X"3F",X"00",X"00",X"83",X"00",X"F8",X"76",X"9A",X"77",X"04",X"24",X"18", + X"10",X"10",X"00",X"00",X"06",X"02",X"00",X"00",X"10",X"10",X"18",X"19",X"23",X"11",X"1D",X"19", + X"10",X"23",X"2B",X"10",X"10",X"10",X"3F",X"00",X"00",X"62",X"00",X"FA",X"76",X"9C",X"77",X"05", + X"24",X"18",X"10",X"10",X"00",X"00",X"05",X"07",X"00",X"00",X"10",X"10",X"29",X"25",X"1B",X"1F", + X"10",X"23",X"2B",X"10",X"10",X"10",X"10",X"10",X"3F",X"00",X"00",X"57",X"00",X"FC",X"76",X"3B", + X"5C",X"4B",X"5C",X"5B",X"5C",X"6B",X"5C",X"7B",X"5C",X"8B",X"5C",X"9B",X"5C",X"AB",X"5C",X"BB", + X"5C",X"CB",X"5C",X"3B",X"6C",X"4B",X"6C",X"5B",X"6C",X"6B",X"6C",X"7B",X"6C",X"8B",X"6C",X"9B", + X"6C",X"AB",X"6C",X"BB",X"6C",X"CB",X"6C",X"3B",X"7C",X"4B",X"7C",X"5B",X"7C",X"6B",X"7C",X"7B", + X"7C",X"8B",X"7C",X"9B",X"7C",X"AB",X"7C",X"BB",X"7C",X"CB",X"7C",X"8B",X"36",X"01",X"00",X"98", + X"36",X"A5",X"36",X"B2",X"36",X"BF",X"36",X"06",X"00",X"CC",X"36",X"08",X"00",X"E6",X"36",X"FD", + X"36",X"0B",X"00",X"15",X"37",X"1C",X"37",X"30",X"37",X"38",X"37",X"47",X"37",X"5D",X"37",X"73", + X"37",X"8B",X"37",X"00",X"61",X"22",X"61",X"44",X"61",X"66",X"61",X"88",X"61",X"9E",X"37",X"B6", + X"37",X"D2",X"37",X"E1",X"37",X"1D",X"00",X"F4",X"37",X"06",X"38",X"96",X"76",X"17",X"11",X"1D", + X"15",X"10",X"10",X"1F",X"26",X"15",X"22",X"3F",X"94",X"76",X"20",X"1C",X"11",X"29",X"15",X"22", + X"10",X"30",X"32",X"31",X"3F",X"94",X"76",X"20",X"1C",X"11",X"29",X"15",X"22",X"10",X"30",X"33", + X"31",X"3F",X"80",X"76",X"18",X"19",X"17",X"18",X"10",X"23",X"13",X"1F",X"22",X"15",X"3F",X"9F", + X"75",X"13",X"22",X"15",X"14",X"19",X"24",X"10",X"10",X"10",X"10",X"3F",X"5E",X"77",X"18",X"1F", + X"27",X"10",X"18",X"19",X"17",X"18",X"10",X"13",X"11",X"1E",X"10",X"29",X"1F",X"25",X"10",X"17", + X"15",X"24",X"10",X"FB",X"10",X"3F",X"29",X"77",X"1F",X"1E",X"1C",X"29",X"10",X"01",X"10",X"20", + X"1C",X"11",X"29",X"15",X"22",X"10",X"12",X"25",X"24",X"24",X"1F",X"1E",X"3F",X"29",X"77",X"01", + X"10",X"1F",X"22",X"10",X"02",X"10",X"20",X"1C",X"11",X"29",X"15",X"22",X"23",X"10",X"12",X"25", + X"24",X"24",X"1F",X"1E",X"3F",X"27",X"76",X"20",X"25",X"23",X"18",X"3F",X"06",X"77",X"1E",X"11", + X"1D",X"15",X"10",X"22",X"15",X"17",X"19",X"23",X"24",X"22",X"11",X"24",X"19",X"1F",X"1E",X"3F", + X"88",X"76",X"1E",X"11",X"1D",X"15",X"2E",X"3F",X"E9",X"75",X"2D",X"2D",X"2D",X"2D",X"2D",X"2D", + X"2D",X"2D",X"2D",X"2D",X"2D",X"2D",X"3F",X"0B",X"77",X"11",X"10",X"12",X"10",X"13",X"10",X"14", + X"10",X"15",X"10",X"16",X"10",X"17",X"10",X"18",X"10",X"19",X"10",X"1A",X"3F",X"0D",X"77",X"1B", + X"10",X"1C",X"10",X"1D",X"10",X"1E",X"10",X"1F",X"10",X"20",X"10",X"21",X"10",X"22",X"10",X"23", + X"10",X"24",X"3F",X"0F",X"77",X"25",X"10",X"26",X"10",X"27",X"10",X"28",X"10",X"29",X"10",X"2A", + X"10",X"2B",X"10",X"2C",X"44",X"45",X"46",X"47",X"48",X"10",X"3F",X"F2",X"76",X"22",X"15",X"17", + X"19",X"10",X"24",X"19",X"1D",X"15",X"10",X"10",X"30",X"06",X"00",X"31",X"10",X"3F",X"92",X"77", + X"22",X"11",X"1E",X"1B",X"10",X"10",X"23",X"13",X"1F",X"22",X"15",X"10",X"10",X"10",X"10",X"10", + X"10",X"1E",X"11",X"1D",X"15",X"3F",X"72",X"77",X"29",X"1F",X"25",X"22",X"10",X"1E",X"11",X"1D", + X"15",X"10",X"27",X"11",X"23",X"10",X"22",X"15",X"17",X"19",X"23",X"24",X"15",X"22",X"15",X"14", + X"42",X"3F",X"A7",X"76",X"19",X"1E",X"23",X"15",X"22",X"24",X"10",X"13",X"1F",X"19",X"1E",X"10", + X"3F",X"0A",X"77",X"10",X"10",X"20",X"1C",X"11",X"29",X"15",X"22",X"10",X"10",X"10",X"10",X"13", + X"1F",X"19",X"1E",X"3F",X"BC",X"76",X"C0",X"C1",X"C2",X"C3",X"C4",X"C5",X"C6",X"C7",X"C8",X"C9", + X"CA",X"CB",X"3F",X"CD",X"CE",X"CF",X"D0",X"D1",X"D2",X"D3",X"D4",X"D5",X"3F",X"00",X"00",X"00", + X"6B",X"C8",X"01",X"93",X"18",X"93",X"C0",X"01",X"63",X"18",X"63",X"48",X"01",X"9B",X"18",X"9B", + X"48",X"01",X"6B",X"18",X"6B",X"C0",X"0A",X"EF",X"F8",X"10",X"F8",X"08",X"CF",X"48",X"10",X"48", + X"AA",X"21",X"8D",X"60",X"11",X"81",X"7C",X"7E",X"A7",X"28",X"03",X"35",X"3E",X"01",X"12",X"21", + X"8B",X"60",X"C9",X"00",X"90",X"91",X"92",X"7C",X"01",X"93",X"8D",X"7D",X"8C",X"7C",X"00",X"6F", + X"7C",X"00",X"6E",X"7C",X"00",X"6D",X"7C",X"00",X"6C",X"8F",X"7F",X"8E",X"36",X"24",X"09",X"3F", + X"20",X"23",X"09",X"3F",X"2B",X"22",X"09",X"3F",X"2B",X"20",X"07",X"2F",X"3B",X"27",X"09",X"30", + X"1B",X"28",X"09",X"30",X"3B",X"2E",X"08",X"2E",X"1B",X"2C",X"08",X"2E",X"3B",X"30",X"08",X"40", + X"1B",X"2F",X"08",X"40",X"2B",X"2D",X"08",X"2E",X"2B",X"2D",X"88",X"40",X"36",X"24",X"09",X"3F", + X"20",X"23",X"09",X"3F",X"2B",X"22",X"09",X"3F",X"2B",X"20",X"08",X"2F",X"3B",X"27",X"09",X"30", + X"1B",X"28",X"09",X"30",X"3B",X"2E",X"01",X"2E",X"1B",X"2C",X"01",X"2E",X"3B",X"30",X"01",X"40", + X"1B",X"2F",X"01",X"40",X"FD",X"00",X"00",X"00",X"00",X"00",X"00",X"FE",X"FE",X"FE",X"FE",X"FE", + X"FE",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"01",X"01",X"01",X"7F",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"FF",X"00",X"00",X"01",X"00",X"01",X"01",X"01",X"01",X"01",X"7F",X"04",X"7F",X"F0",X"10", + X"F0",X"02",X"DF",X"F2",X"70",X"F8",X"02",X"6F",X"F8",X"10",X"F8",X"AA",X"04",X"DF",X"D0",X"90", + X"D0",X"02",X"DF",X"DC",X"20",X"D1",X"AA",X"FF",X"FF",X"FF",X"FF",X"FF",X"04",X"DF",X"A8",X"20", + X"A8",X"04",X"5F",X"B0",X"20",X"B0",X"02",X"DF",X"B0",X"20",X"BB",X"AA",X"04",X"DF",X"88",X"30", + X"88",X"04",X"DF",X"90",X"B0",X"90",X"02",X"DF",X"9A",X"20",X"8F",X"AA",X"04",X"BF",X"68",X"20", + X"68",X"04",X"3F",X"70",X"20",X"70",X"02",X"DF",X"6E",X"20",X"79",X"AA",X"02",X"DF",X"58",X"A0", + X"55",X"AA",X"36",X"A3",X"09",X"3F",X"20",X"A4",X"09",X"3F",X"2B",X"22",X"09",X"3F",X"2B",X"21", + X"07",X"2F",X"3B",X"27",X"09",X"30",X"1B",X"28",X"09",X"30",X"3B",X"2E",X"08",X"2E",X"1B",X"2C", + X"08",X"2E",X"3B",X"AF",X"08",X"40",X"1B",X"B0",X"08",X"40",X"36",X"A3",X"09",X"3F",X"20",X"A4", + X"09",X"3F",X"2B",X"22",X"09",X"3F",X"2B",X"A0",X"07",X"2F",X"3B",X"A8",X"09",X"30",X"1B",X"A7", + X"09",X"30",X"3B",X"AC",X"08",X"2E",X"1B",X"AE",X"08",X"2E",X"3B",X"AF",X"08",X"40",X"1B",X"B0", + X"08",X"40",X"36",X"24",X"09",X"3F",X"20",X"23",X"09",X"3F",X"2B",X"22",X"09",X"3F",X"2B",X"21", + X"07",X"2F",X"3B",X"27",X"09",X"30",X"1B",X"28",X"09",X"30",X"3B",X"2E",X"08",X"2E",X"1B",X"2C", + X"08",X"2E",X"3B",X"30",X"08",X"40",X"1B",X"2F",X"08",X"40",X"FF",X"FF",X"00",X"00",X"01",X"01", + X"7F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"58",X"40",X"58",X"40",X"58",X"40",X"58",X"40",X"7F",X"58",X"40",X"7F",X"8A", + X"24",X"09",X"2F",X"74",X"23",X"09",X"2F",X"7F",X"22",X"09",X"2F",X"7F",X"A0",X"07",X"1F",X"8F", + X"A8",X"09",X"20",X"6F",X"A7",X"09",X"20",X"8F",X"AC",X"08",X"1E",X"6F",X"AE",X"08",X"1E",X"8F", + X"30",X"08",X"30",X"6F",X"2F",X"08",X"30",X"8A",X"A3",X"09",X"2F",X"74",X"A4",X"09",X"2F",X"7F", + X"22",X"09",X"2F",X"7F",X"21",X"07",X"1F",X"8F",X"27",X"09",X"20",X"6F",X"28",X"09",X"20",X"8F", + X"2E",X"08",X"1E",X"6F",X"2C",X"08",X"1E",X"8F",X"AF",X"08",X"30",X"6F",X"B0",X"08",X"30",X"8A", + X"24",X"89",X"20",X"74",X"23",X"89",X"20",X"7F",X"22",X"89",X"20",X"7F",X"A0",X"87",X"30",X"8F", + X"A8",X"89",X"2F",X"6F",X"A7",X"89",X"2F",X"00",X"70",X"88",X"68",X"00",X"A9",X"88",X"6C",X"00", + X"70",X"88",X"68",X"00",X"70",X"8A",X"68",X"00",X"3A",X"27",X"62",X"FE",X"03",X"21",X"A2",X"11", + X"C0",X"21",X"55",X"3A",X"C9",X"3B",X"0F",X"04",X"04",X"32",X"16",X"62",X"32",X"8C",X"6A",X"3D", + X"32",X"98",X"63",X"C9",X"00",X"02",X"01",X"04",X"03",X"02",X"01",X"04",X"03",X"02",X"01",X"04", + X"03",X"02",X"01",X"04",X"03",X"02",X"01",X"04",X"03",X"7F",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"78",X"77",X"77",X"76", + X"76",X"75",X"75",X"74",X"74",X"73",X"72",X"72",X"71",X"71",X"72",X"72",X"73",X"74",X"74",X"75", + X"76",X"78",X"AA",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"AA",X"80",X"7B",X"78",X"76", + X"74",X"73",X"72",X"71",X"70",X"70",X"6F",X"6F",X"6F",X"70",X"70",X"71",X"72",X"73",X"74",X"75", + X"76",X"77",X"78",X"AA",X"EE",X"F0",X"0D",X"6B",X"E0",X"6B",X"FF",X"0D",X"74",X"E0",X"74",X"FF", + X"0D",X"94",X"E8",X"94",X"FF",X"0D",X"B4",X"E0",X"B4",X"FF",X"0D",X"BB",X"E0",X"BB",X"FF",X"0D", + X"DB",X"D8",X"DB",X"FF",X"0D",X"E4",X"D8",X"E4",X"FF",X"00",X"6B",X"18",X"6B",X"30",X"00",X"9B", + X"18",X"9B",X"30",X"00",X"13",X"48",X"13",X"E0",X"00",X"2B",X"48",X"2B",X"D8",X"00",X"43",X"78", + X"43",X"A8",X"00",X"43",X"A8",X"43",X"E0",X"00",X"6B",X"48",X"6B",X"C8",X"00",X"8B",X"48",X"8B", + X"98",X"00",X"A3",X"50",X"A3",X"C8",X"00",X"BB",X"50",X"BB",X"B8",X"00",X"D3",X"30",X"D3",X"90", + X"00",X"D3",X"90",X"D3",X"C8",X"00",X"EB",X"30",X"3B",X"90",X"00",X"EB",X"90",X"EB",X"C8",X"08", + X"5F",X"28",X"48",X"28",X"08",X"97",X"48",X"10",X"48",X"08",X"CF",X"50",X"90",X"50",X"08",X"4F", + X"78",X"30",X"78",X"08",X"5F",X"A8",X"30",X"A8",X"08",X"EF",X"90",X"C0",X"90",X"05",X"47",X"F0", + X"00",X"F0",X"05",X"7F",X"E0",X"60",X"E0",X"05",X"9F",X"E8",X"88",X"E8",X"05",X"C7",X"E0",X"A8", + X"E0",X"05",X"EF",X"D8",X"D0",X"D8",X"0A",X"EF",X"F8",X"10",X"F8",X"AA",X"48",X"74",X"AC",X"74", + X"0C",X"75",X"12",X"75",X"6F",X"75",X"73",X"75",X"CD",X"75",X"D1",X"75",X"51",X"76",X"F7",X"76", + X"51",X"77",X"AD",X"77",X"B4",X"77",X"0D",X"14",X"C0",X"14",X"FF",X"0D",X"1B",X"70",X"1B",X"FF", + X"0D",X"24",X"C0",X"24",X"FF",X"0D",X"64",X"E8",X"64",X"FF",X"0D",X"6B",X"E8",X"6B",X"FF",X"0D", + X"CB",X"E8",X"CB",X"FF",X"0D",X"D4",X"E8",X"D4",X"FF",X"0D",X"DB",X"A8",X"DB",X"FF",X"0D",X"E4", + X"A8",X"E4",X"FF",X"0D",X"74",X"E8",X"74",X"FF",X"02",X"6B",X"18",X"6B",X"30",X"0D",X"EB",X"E8", + X"EB",X"FF",X"02",X"9B",X"18",X"9B",X"30",X"02",X"13",X"48",X"13",X"68",X"02",X"2B",X"48",X"2B", + X"B0",X"02",X"43",X"48",X"43",X"98",X"02",X"5B",X"48",X"5B",X"78",X"02",X"73",X"48",X"73",X"80", + X"02",X"8B",X"48",X"8B",X"78",X"02",X"A3",X"48",X"A3",X"98",X"02",X"BB",X"48",X"BB",X"78",X"02", + X"D3",X"38",X"D3",X"78",X"02",X"EB",X"38",X"EB",X"78",X"01",X"D3",X"B0",X"D3",X"D8",X"01",X"EB", + X"B0",X"EB",X"D8",X"02",X"13",X"70",X"13",X"B0",X"08",X"5F",X"28",X"48",X"28",X"08",X"A7",X"48", + X"10",X"48",X"08",X"CF",X"48",X"B8",X"48",X"05",X"CF",X"C0",X"B0",X"C0",X"05",X"27",X"70",X"10", + X"70",X"05",X"37",X"C0",X"00",X"C0",X"05",X"2F",X"E8",X"00",X"E8",X"05",X"7F",X"E8",X"58",X"E8", + X"0B",X"D8",X"98",X"38",X"98",X"05",X"FF",X"E8",X"C0",X"E8",X"05",X"EF",X"A8",X"D0",X"A8",X"AA", + X"04",X"40",X"E4",X"40",X"FF",X"04",X"90",X"5C",X"90",X"87",X"04",X"60",X"5C",X"60",X"87",X"04", + X"40",X"5C",X"40",X"87",X"04",X"B8",X"BC",X"B8",X"E7",X"04",X"B0",X"5C",X"B0",X"87",X"04",X"40", + X"94",X"40",X"AF",X"03",X"6B",X"18",X"6B",X"30",X"03",X"D3",X"30",X"D3",X"87",X"03",X"EB",X"30", + X"EB",X"87",X"03",X"13",X"58",X"13",X"AF",X"03",X"2B",X"58",X"2B",X"AF",X"03",X"D3",X"90",X"D3", + X"D8",X"03",X"EB",X"90",X"EB",X"D8",X"03",X"13",X"B8",X"13",X"E8",X"03",X"2B",X"B8",X"2B",X"E8", + X"06",X"5F",X"28",X"40",X"28",X"06",X"2F",X"48",X"10",X"48",X"07",X"2F",X"50",X"10",X"50",X"06", + X"C7",X"48",X"38",X"48",X"07",X"C7",X"50",X"38",X"50",X"06",X"C7",X"80",X"38",X"80",X"07",X"C7", + X"88",X"38",X"88",X"06",X"C7",X"A8",X"38",X"A8",X"07",X"C7",X"B0",X"38",X"B0",X"06",X"EF",X"80", + X"D0",X"80",X"07",X"EF",X"88",X"D0",X"88",X"06",X"2F",X"A8",X"10",X"A8",X"07",X"2F",X"B0",X"10", + X"B0",X"06",X"C7",X"D0",X"38",X"D0",X"07",X"C7",X"D8",X"38",X"D8",X"06",X"47",X"F8",X"10",X"F8", + X"0C",X"67",X"44",X"48",X"44",X"0F",X"BF",X"88",X"40",X"88",X"0F",X"BF",X"B0",X"40",X"B0",X"0F", + X"BF",X"D8",X"40",X"D8",X"AA",X"16",X"75",X"F1",X"76",X"AA",X"75",X"6A",X"76",X"EA",X"76",X"FB", + X"76",X"2A",X"75",X"11",X"75",X"1B",X"75",X"F6",X"76",X"00",X"10",X"10",X"10",X"10",X"30",X"31", + X"32",X"33",X"34",X"35",X"36",X"37",X"38",X"39",X"3A",X"3B",X"3C",X"3D",X"3E",X"3F",X"40",X"41", + X"42",X"43",X"38",X"44",X"45",X"46",X"47",X"48",X"49",X"4A",X"4B",X"4B",X"4B",X"4C",X"38",X"46", + X"47",X"47",X"4D",X"4E",X"38",X"4F",X"4B",X"4B",X"50",X"51",X"38",X"52",X"10",X"53",X"54",X"55", + X"56",X"57",X"10",X"58",X"59",X"5A",X"79",X"8A",X"10",X"A7",X"A9",X"AB",X"78",X"7F",X"90",X"A6", + X"A8",X"AA",X"77",X"7E",X"8F",X"97",X"9E",X"A5",X"76",X"7D",X"8E",X"96",X"9D",X"A4",X"75",X"7C", + X"8D",X"95",X"9C",X"A3",X"74",X"7B",X"8C",X"94",X"9B",X"A2",X"73",X"7A",X"8B",X"93",X"9A",X"A1", + X"62",X"6A",X"72",X"92",X"99",X"A0",X"61",X"69",X"71",X"91",X"98",X"9F",X"60",X"68",X"70",X"5B", + X"63",X"6B",X"5F",X"67",X"6F",X"5E",X"66",X"6E",X"5D",X"65",X"6D",X"5C",X"64",X"6C",X"5B",X"63", + X"6B",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"74",X"00",X"00",X"00",X"23",X"68", + X"01",X"11",X"00",X"00",X"00",X"10",X"DB",X"68",X"01",X"40",X"00",X"00",X"06",X"01",X"01",X"01", + X"01",X"01",X"01",X"01",X"01",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"01",X"20",X"01", + X"FF",X"10",X"FF",X"34",X"C3",X"39",X"00",X"67",X"80",X"69",X"1A",X"01",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"04",X"00",X"10",X"00",X"00",X"00",X"00",X"00",X"1E",X"18",X"0B",X"4B", + X"14",X"18",X"0B",X"4B",X"1E",X"18",X"0B",X"3B",X"14",X"18",X"0B",X"3B",X"3D",X"0E",X"01",X"01", + X"4D",X"0E",X"04",X"01",X"27",X"70",X"01",X"E0",X"00",X"00",X"00",X"40",X"01",X"78",X"02",X"00", + X"27",X"49",X"0C",X"F0",X"00",X"49",X"0C",X"88",X"1E",X"07",X"03",X"09",X"24",X"64",X"BB",X"C0", + X"00",X"00",X"00",X"00",X"1B",X"8C",X"7C",X"64",X"44",X"02",X"08",X"04",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"30",X"70",X"00",X"98",X"D0",X"70",X"00",X"98",X"10",X"70",X"00",X"CC", + X"98",X"70",X"00",X"CC",X"68",X"70",X"00",X"EC",X"D0",X"70",X"00",X"EC",X"2B",X"1A",X"0B",X"63", + X"6B",X"1C",X"0C",X"63",X"8B",X"1B",X"0B",X"A3",X"A3",X"1A",X"0B",X"6B",X"9B",X"1C",X"0C",X"18", + X"5B",X"1C",X"0C",X"60",X"A3",X"1A",X"0B",X"83",X"2B",X"1A",X"0B",X"60",X"6B",X"1C",X"0C",X"6B", + X"8B",X"1C",X"0C",X"93",X"73",X"1C",X"0C",X"BB",X"6B",X"6B",X"8B",X"93",X"73",X"BB",X"00",X"00", + X"11",X"01",X"00",X"06",X"79",X"1F",X"D2",X"28",X"1E",X"1E",X"03",X"06",X"7B",X"1F",X"D2",X"28", + X"1E",X"1E",X"04",X"06",X"7C",X"C3",X"28",X"1E",X"3A",X"27",X"62",X"E5",X"EF",X"00",X"00",X"E0", + X"28",X"99",X"3E",X"E0",X"28",X"99",X"3E",X"00",X"00",X"E1",X"AF",X"32",X"60",X"60",X"06",X"0A", + X"11",X"20",X"00",X"DD",X"21",X"00",X"67",X"CD",X"C3",X"3E",X"06",X"05",X"DD",X"21",X"00",X"64", + X"CD",X"C3",X"3E",X"3A",X"60",X"60",X"A7",X"C8",X"FE",X"01",X"C8",X"FE",X"03",X"3E",X"03",X"D8", + X"3E",X"07",X"C9",X"DD",X"CB",X"00",X"46",X"CA",X"FA",X"3E",X"79",X"DD",X"96",X"05",X"D2",X"D3", + X"3E",X"ED",X"44",X"3C",X"95",X"DA",X"DE",X"3E",X"DD",X"96",X"0A",X"D2",X"FA",X"3E",X"FD",X"7E", + X"03",X"DD",X"96",X"03",X"D2",X"E9",X"3E",X"ED",X"44",X"94",X"DA",X"F3",X"3E",X"DD",X"96",X"09", + X"D2",X"FA",X"3E",X"3A",X"60",X"60",X"3C",X"32",X"60",X"60",X"DD",X"19",X"10",X"C5",X"C9",X"20", + X"0E",X"DD",X"CB",X"01",X"4E",X"20",X"08",X"3E",X"01",X"DD",X"AE",X"01",X"DD",X"77",X"01",X"79", + X"DD",X"86",X"03",X"DD",X"77",X"03",X"DD",X"19",X"11",X"04",X"00",X"05",X"C2",X"54",X"21",X"3A", + X"54",X"69",X"FE",X"07",X"C0",X"21",X"09",X"60",X"36",X"80",X"23",X"34",X"AF",X"32",X"89",X"60", + X"21",X"B7",X"76",X"11",X"7A",X"5C",X"C3",X"65",X"0B",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"21",X"BE",X"6A",X"34",X"7E",X"FE",X"05",X"C2",X"64",X"4C",X"36",X"00",X"C3",X"36",X"4C",X"21", + X"BE",X"6A",X"34",X"7E",X"FE",X"03",X"C2",X"64",X"4C",X"36",X"00",X"C3",X"36",X"4C",X"00",X"73", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"CD",X"A6",X"3F",X"C3",X"5F",X"0D",X"3E",X"00",X"F7",X"06",X"02",X"21",X"6C",X"77",X"36",X"10", + X"23",X"23",X"36",X"C0",X"21",X"8C",X"74",X"10",X"F5",X"C9",X"00",X"00",X"00",X"00",X"02",X"2B", + X"48",X"2B",X"E8",X"02",X"43",X"48",X"43",X"E8",X"02",X"5B",X"48",X"5B",X"E8",X"02",X"73",X"48", + X"73",X"E8",X"02",X"8B",X"48",X"8B",X"E8",X"02",X"A3",X"48",X"A3",X"E8",X"02",X"BB",X"48",X"BB", + X"E8",X"02",X"D3",X"48",X"D3",X"E8",X"09",X"E7",X"48",X"18",X"48",X"10",X"E7",X"50",X"18",X"50", + X"09",X"EF",X"F8",X"10",X"F8",X"0E",X"18",X"58",X"18",X"F0",X"0E",X"E3",X"58",X"E3",X"F0",X"AA", + X"08",X"03",X"88",X"DD",X"36",X"00",X"01",X"DD",X"36",X"0C",X"01",X"DD",X"36",X"09",X"04",X"3E", + X"02",X"F7",X"3A",X"29",X"62",X"FE",X"01",X"28",X"20",X"3A",X"05",X"62",X"FE",X"58",X"21",X"BD", + X"02",X"38",X"0F",X"CD",X"57",X"00",X"E6",X"0F",X"FE",X"04",X"21",X"BD",X"02",X"30",X"03",X"21", + X"3D",X"04",X"DD",X"74",X"02",X"DD",X"75",X"07",X"C9",X"3A",X"05",X"62",X"FE",X"58",X"30",X"E3", + X"CD",X"57",X"00",X"E6",X"0F",X"FE",X"0E",X"18",X"E1",X"3A",X"27",X"62",X"FE",X"02",X"20",X"27", + X"3A",X"05",X"62",X"FE",X"41",X"38",X"20",X"FE",X"48",X"30",X"1C",X"3A",X"03",X"62",X"FE",X"9C", + X"30",X"15",X"FE",X"98",X"38",X"11",X"E1",X"3A",X"07",X"62",X"E6",X"80",X"F6",X"01",X"32",X"07", + X"62",X"32",X"A0",X"6A",X"C3",X"3A",X"1C",X"3A",X"27",X"62",X"EE",X"03",X"C9",X"3A",X"27",X"62", + X"FE",X"02",X"C8",X"FE",X"04",X"C9",X"3A",X"15",X"62",X"A7",X"C8",X"C3",X"F2",X"1C",X"7E",X"FE", + X"AA",X"C8",X"C6",X"C8",X"C9",X"CD",X"AA",X"40",X"21",X"0A",X"60",X"C9",X"32",X"4C",X"69",X"CD", + X"AA",X"40",X"C9",X"32",X"4F",X"69",X"CD",X"AA",X"40",X"C9",X"21",X"4C",X"69",X"3A",X"03",X"62", + X"C6",X"08",X"77",X"2C",X"3A",X"07",X"62",X"77",X"2C",X"3E",X"07",X"77",X"2C",X"3A",X"05",X"62", + X"77",X"21",X"54",X"69",X"3A",X"03",X"62",X"D6",X"08",X"77",X"2C",X"3A",X"07",X"62",X"47",X"E6", + X"80",X"4F",X"78",X"E6",X"7F",X"C6",X"64",X"B1",X"77",X"2C",X"07",X"30",X"0E",X"3A",X"4C",X"69", + X"F5",X"3A",X"54",X"69",X"32",X"4C",X"69",X"F1",X"32",X"54",X"69",X"3E",X"07",X"77",X"2C",X"3A", + X"05",X"62",X"77",X"C9",X"C2",X"03",X"1D",X"CB",X"47",X"20",X"03",X"CB",X"4F",X"C8",X"3A",X"0F", + X"62",X"A7",X"C2",X"8A",X"1D",X"CD",X"10",X"41",X"3E",X"0C",X"32",X"0F",X"62",X"C3",X"49",X"1D", + X"3A",X"07",X"62",X"47",X"E6",X"03",X"78",X"28",X"02",X"E6",X"7F",X"21",X"00",X"40",X"01",X"03", + X"00",X"ED",X"B1",X"2B",X"3A",X"10",X"60",X"0F",X"38",X"6E",X"0F",X"30",X"68",X"CD",X"CA",X"41", + X"CD",X"8F",X"41",X"7D",X"E6",X"FC",X"47",X"2D",X"7D",X"E6",X"03",X"FE",X"03",X"20",X"01",X"3D", + X"4F",X"B0",X"6F",X"79",X"FE",X"02",X"7E",X"CD",X"59",X"41",X"F5",X"CD",X"66",X"41",X"F1",X"D0", + X"3A",X"03",X"62",X"D6",X"0C",X"32",X"03",X"62",X"C9",X"F5",X"32",X"07",X"62",X"E6",X"7F",X"FE", + X"08",X"CC",X"8F",X"1D",X"F1",X"C9",X"32",X"92",X"6A",X"4F",X"E6",X"80",X"EE",X"80",X"47",X"79", + X"E6",X"7F",X"FE",X"03",X"28",X"05",X"AF",X"32",X"80",X"6A",X"C9",X"3E",X"04",X"B0",X"32",X"07", + X"62",X"3E",X"01",X"32",X"91",X"6A",X"C9",X"3A",X"03",X"62",X"FE",X"EB",X"D8",X"18",X"06",X"3A", + X"03",X"62",X"FE",X"14",X"D0",X"33",X"33",X"C9",X"CD",X"CA",X"41",X"CD",X"87",X"41",X"7D",X"E6", + X"FC",X"47",X"2C",X"7D",X"E6",X"03",X"FE",X"03",X"20",X"01",X"AF",X"4F",X"B0",X"6F",X"79",X"FE", + X"01",X"F5",X"7E",X"FE",X"03",X"20",X"02",X"F6",X"80",X"CD",X"59",X"41",X"CD",X"66",X"41",X"F1", + X"D8",X"3A",X"03",X"62",X"C6",X"0C",X"32",X"03",X"62",X"C9",X"3A",X"07",X"62",X"47",X"E6",X"7F", + X"FE",X"03",X"20",X"06",X"E5",X"CD",X"2E",X"42",X"E1",X"C9",X"E5",X"CD",X"E0",X"41",X"E1",X"C9", + X"3A",X"07",X"62",X"CB",X"7F",X"20",X"3A",X"3A",X"10",X"60",X"CB",X"47",X"0E",X"F0",X"28",X"1E", + X"0E",X"05",X"3A",X"03",X"62",X"81",X"67",X"57",X"3A",X"05",X"62",X"47",X"C6",X"F8",X"6F",X"78", + X"C6",X"05",X"5F",X"01",X"01",X"00",X"CD",X"D3",X"46",X"A7",X"C8",X"C3",X"6E",X"42",X"3A",X"03", + X"62",X"81",X"67",X"57",X"3A",X"05",X"62",X"47",X"C6",X"F8",X"6F",X"78",X"C6",X"05",X"5F",X"18", + X"E2",X"3A",X"10",X"60",X"CB",X"47",X"0E",X"FB",X"28",X"C8",X"0E",X"10",X"18",X"E0",X"CD",X"42", + X"46",X"3A",X"10",X"60",X"CB",X"47",X"3A",X"81",X"6A",X"28",X"03",X"3A",X"82",X"6A",X"A7",X"C0", + X"AF",X"32",X"15",X"62",X"21",X"03",X"62",X"3A",X"03",X"62",X"67",X"3A",X"05",X"62",X"C6",X"0E", + X"6F",X"CD",X"F0",X"2F",X"7E",X"FE",X"D0",X"3A",X"10",X"60",X"38",X"05",X"0F",X"3E",X"81",X"18", + X"03",X"0F",X"3E",X"8E",X"32",X"07",X"62",X"38",X"05",X"E6",X"7F",X"32",X"07",X"62",X"33",X"33", + X"33",X"33",X"33",X"33",X"33",X"33",X"3A",X"8D",X"6A",X"A7",X"3E",X"00",X"20",X"05",X"3C",X"32", + X"A2",X"6A",X"3D",X"32",X"8D",X"6A",X"32",X"98",X"63",X"32",X"80",X"6A",X"3A",X"05",X"62",X"E6", + X"FC",X"32",X"05",X"62",X"C9",X"3A",X"80",X"6A",X"A7",X"3E",X"03",X"20",X"02",X"3E",X"01",X"32", + X"0F",X"62",X"3E",X"03",X"20",X"02",X"3E",X"03",X"C9",X"AF",X"32",X"9D",X"6A",X"3A",X"80",X"6A", + X"A7",X"3E",X"04",X"20",X"02",X"3E",X"06",X"32",X"0F",X"62",X"3E",X"FD",X"20",X"02",X"3E",X"FE", + X"C9",X"CA",X"67",X"1D",X"47",X"3A",X"80",X"6A",X"A7",X"78",X"C2",X"31",X"1D",X"C3",X"49",X"1D", + X"3A",X"10",X"60",X"CB",X"57",X"C2",X"E6",X"43",X"AF",X"32",X"9D",X"6A",X"3A",X"8D",X"6A",X"A7", + X"20",X"17",X"CD",X"42",X"46",X"4F",X"3A",X"80",X"6A",X"A7",X"20",X"37",X"79",X"A7",X"28",X"1B", + X"CD",X"6E",X"43",X"A7",X"CA",X"A9",X"1D",X"18",X"40",X"CD",X"AD",X"43",X"4F",X"3A",X"07",X"62", + X"E6",X"7F",X"FE",X"03",X"28",X"33",X"79",X"A7",X"C2",X"A9",X"1D",X"3A",X"8D",X"6A",X"A7",X"3E", + X"00",X"20",X"03",X"32",X"8C",X"6A",X"32",X"15",X"62",X"32",X"80",X"6A",X"32",X"8D",X"6A",X"32", + X"98",X"63",X"C9",X"3A",X"81",X"6A",X"4F",X"3A",X"82",X"6A",X"47",X"B1",X"28",X"DD",X"78",X"A1", + X"28",X"1B",X"CD",X"6E",X"43",X"A7",X"CA",X"A9",X"1D",X"3A",X"4F",X"69",X"32",X"05",X"62",X"3A", + X"4D",X"69",X"32",X"07",X"62",X"3E",X"00",X"32",X"24",X"62",X"C3",X"A9",X"1D",X"78",X"A7",X"3A", + X"03",X"62",X"20",X"11",X"D6",X"0C",X"32",X"03",X"62",X"3E",X"08",X"32",X"07",X"62",X"AF",X"32", + X"80",X"6A",X"C3",X"A9",X"1D",X"C6",X"0C",X"32",X"03",X"62",X"3E",X"88",X"18",X"ED",X"3A",X"80", + X"6A",X"A7",X"28",X"26",X"01",X"20",X"00",X"C5",X"06",X"00",X"0E",X"07",X"3A",X"03",X"62",X"80", + X"67",X"3A",X"05",X"62",X"81",X"6F",X"C1",X"CD",X"F0",X"2F",X"7E",X"FE",X"D0",X"3E",X"00",X"D8", + X"7E",X"E6",X"0F",X"FE",X"08",X"3E",X"00",X"D0",X"3C",X"C9",X"01",X"01",X"00",X"C5",X"0E",X"07", + X"3A",X"07",X"62",X"CB",X"7F",X"06",X"07",X"28",X"D3",X"06",X"F8",X"18",X"CF",X"DD",X"21",X"00", + X"66",X"11",X"10",X"00",X"06",X"02",X"3A",X"03",X"62",X"4F",X"C6",X"FC",X"DD",X"BE",X"03",X"30", + X"09",X"C6",X"08",X"DD",X"BE",X"03",X"38",X"02",X"18",X"06",X"DD",X"19",X"79",X"10",X"EB",X"C9", + X"3A",X"05",X"62",X"47",X"DD",X"7E",X"05",X"C6",X"F8",X"B8",X"30",X"08",X"C6",X"15",X"B8",X"38", + X"03",X"3E",X"01",X"C9",X"AF",X"C9",X"3A",X"8D",X"6A",X"A7",X"20",X"58",X"CD",X"42",X"46",X"4F", + X"3A",X"80",X"6A",X"A7",X"79",X"20",X"63",X"A7",X"CA",X"39",X"43",X"3A",X"80",X"6A",X"A7",X"06", + X"00",X"28",X"23",X"3A",X"03",X"62",X"47",X"C6",X"0C",X"67",X"78",X"C6",X"F4",X"57",X"3A",X"05", + X"62",X"D6",X"08",X"6F",X"5F",X"C1",X"CD",X"D3",X"46",X"A7",X"CA",X"A9",X"1D",X"3A",X"4F",X"69", + X"32",X"05",X"62",X"C3",X"A9",X"1D",X"01",X"01",X"00",X"C5",X"3A",X"07",X"62",X"CB",X"7F",X"06", + X"08",X"28",X"02",X"06",X"F8",X"3A",X"03",X"62",X"80",X"67",X"57",X"3A",X"05",X"62",X"D6",X"08", + X"6F",X"5F",X"18",X"D1",X"CD",X"AD",X"43",X"4F",X"3A",X"07",X"62",X"E6",X"7F",X"FE",X"03",X"CA", + X"39",X"43",X"79",X"A7",X"C2",X"A9",X"1D",X"C3",X"39",X"43",X"01",X"20",X"00",X"C5",X"3A",X"81", + X"6A",X"4F",X"3A",X"82",X"6A",X"A1",X"CA",X"39",X"43",X"18",X"90",X"2D",X"2D",X"3A",X"80",X"6A", + X"B7",X"7E",X"CA",X"54",X"1D",X"C3",X"58",X"1D",X"E5",X"D5",X"C5",X"F5",X"08",X"3E",X"02",X"08", + X"3A",X"16",X"62",X"A7",X"3A",X"03",X"62",X"CA",X"C2",X"45",X"C6",X"F7",X"57",X"3A",X"05",X"62", + X"C6",X"FB",X"5F",X"3A",X"07",X"62",X"07",X"30",X"04",X"7A",X"C6",X"12",X"57",X"7A",X"F6",X"03", + X"CB",X"97",X"57",X"21",X"00",X"63",X"3A",X"27",X"62",X"FE",X"03",X"01",X"15",X"00",X"20",X"02", + X"0E",X"08",X"7A",X"ED",X"B1",X"C2",X"D9",X"45",X"E5",X"D5",X"C5",X"2B",X"7B",X"11",X"15",X"00", + X"19",X"46",X"19",X"4E",X"CD",X"3A",X"46",X"C1",X"D1",X"E1",X"30",X"06",X"79",X"A7",X"20",X"E2", + X"18",X"71",X"3A",X"16",X"62",X"A7",X"3A",X"07",X"62",X"CA",X"AF",X"45",X"E6",X"80",X"06",X"08", + X"B0",X"4F",X"7A",X"FE",X"13",X"79",X"CB",X"BF",X"28",X"09",X"7A",X"FE",X"EB",X"79",X"CB",X"FF", + X"28",X"01",X"79",X"32",X"07",X"62",X"7A",X"32",X"03",X"62",X"3E",X"0A",X"32",X"0F",X"62",X"3A", + X"03",X"62",X"67",X"3A",X"05",X"62",X"C6",X"04",X"6F",X"CD",X"F0",X"2F",X"7E",X"FE",X"D0",X"38", + X"0E",X"3E",X"01",X"32",X"21",X"62",X"32",X"8D",X"6A",X"3A",X"4D",X"69",X"32",X"07",X"62",X"AF", + X"32",X"20",X"62",X"32",X"98",X"63",X"CD",X"4A",X"45",X"3C",X"32",X"15",X"62",X"CD",X"8F",X"1D", + X"3A",X"05",X"62",X"FE",X"40",X"30",X"0C",X"3A",X"03",X"62",X"FE",X"70",X"30",X"05",X"3E",X"01", + X"32",X"9E",X"6A",X"F1",X"C1",X"D1",X"E1",X"C3",X"A6",X"1D",X"AF",X"32",X"16",X"62",X"32",X"89", + X"6A",X"32",X"8A",X"6A",X"32",X"8B",X"6A",X"C9",X"3A",X"27",X"62",X"FE",X"01",X"20",X"E4",X"3A", + X"A2",X"6A",X"A7",X"20",X"DE",X"3A",X"8C",X"6A",X"A7",X"28",X"D8",X"3A",X"A2",X"6A",X"A7",X"20", + X"D2",X"FD",X"21",X"00",X"62",X"FD",X"7E",X"05",X"C6",X"F8",X"4F",X"21",X"02",X"00",X"06",X"05", + X"11",X"10",X"00",X"DD",X"21",X"D0",X"65",X"CD",X"FA",X"45",X"A7",X"28",X"B6",X"DD",X"7E",X"03", + X"FD",X"77",X"03",X"FD",X"7E",X"07",X"E6",X"80",X"06",X"08",X"B0",X"FD",X"77",X"07",X"FD",X"36", + X"0F",X"10",X"AF",X"CD",X"4A",X"45",X"3C",X"32",X"8D",X"6A",X"CD",X"F7",X"0B",X"18",X"94",X"E6", + X"80",X"F6",X"08",X"32",X"07",X"62",X"7A",X"32",X"03",X"62",X"3E",X"10",X"32",X"0F",X"62",X"C3", + X"FF",X"44",X"C6",X"F9",X"57",X"3A",X"05",X"62",X"C6",X"FB",X"5F",X"3A",X"07",X"62",X"07",X"D2", + X"9D",X"44",X"7A",X"C6",X"10",X"57",X"C3",X"9D",X"44",X"08",X"3D",X"F5",X"08",X"F1",X"CA",X"58", + X"45",X"3A",X"07",X"62",X"CB",X"7F",X"16",X"01",X"20",X"02",X"16",X"FF",X"3A",X"03",X"62",X"82", + X"57",X"3A",X"05",X"62",X"C6",X"FB",X"5F",X"C3",X"9D",X"44",X"DD",X"CB",X"00",X"46",X"28",X"34", + X"79",X"DD",X"96",X"05",X"30",X"02",X"ED",X"44",X"3C",X"95",X"38",X"05",X"DD",X"96",X"0A",X"30", + X"23",X"C5",X"FD",X"7E",X"07",X"E6",X"80",X"0E",X"08",X"20",X"02",X"0E",X"F8",X"FD",X"7E",X"03", + X"81",X"DD",X"96",X"03",X"C1",X"30",X"02",X"ED",X"44",X"94",X"38",X"05",X"DD",X"96",X"09",X"30", + X"03",X"3E",X"01",X"C9",X"DD",X"19",X"10",X"C2",X"AF",X"C9",X"B8",X"D8",X"C5",X"47",X"79",X"B8", + X"C1",X"C9",X"E5",X"D5",X"C5",X"3A",X"80",X"6A",X"B7",X"28",X"33",X"11",X"FB",X"F5",X"21",X"FB", + X"0D",X"3A",X"07",X"62",X"07",X"30",X"06",X"11",X"FB",X"F3",X"21",X"FB",X"0B",X"3A",X"03",X"62", + X"47",X"82",X"57",X"78",X"84",X"67",X"3A",X"05",X"62",X"47",X"83",X"5F",X"78",X"85",X"6F",X"CD", + X"8F",X"46",X"32",X"81",X"6A",X"EB",X"CD",X"8F",X"46",X"32",X"82",X"6A",X"18",X"0D",X"3A",X"03", + X"62",X"57",X"3A",X"05",X"62",X"C6",X"FB",X"5F",X"CD",X"8F",X"46",X"C1",X"D1",X"E1",X"C9",X"E5", + X"C5",X"7A",X"F6",X"03",X"CB",X"97",X"57",X"21",X"00",X"63",X"01",X"15",X"00",X"7A",X"ED",X"B1", + X"20",X"2D",X"E5",X"C5",X"D5",X"2B",X"11",X"15",X"00",X"19",X"46",X"19",X"4E",X"D1",X"7B",X"CD", + X"3A",X"46",X"79",X"32",X"93",X"6A",X"C1",X"E1",X"38",X"E3",X"3A",X"8D",X"6A",X"A7",X"3E",X"01", + X"28",X"0E",X"7A",X"C6",X"0C",X"32",X"03",X"62",X"AF",X"32",X"8D",X"6A",X"3C",X"18",X"01",X"AF", + X"C1",X"E1",X"C9",X"DD",X"E5",X"D5",X"CD",X"F0",X"2F",X"D1",X"EB",X"D5",X"CD",X"F0",X"2F",X"D1", + X"EB",X"DD",X"21",X"83",X"6A",X"7E",X"DD",X"77",X"00",X"09",X"DD",X"23",X"EB",X"E5",X"ED",X"52", + X"E1",X"EB",X"30",X"F1",X"DD",X"36",X"00",X"00",X"21",X"83",X"6A",X"0E",X"00",X"7E",X"23",X"FE", + X"00",X"28",X"05",X"FE",X"D0",X"38",X"F6",X"0C",X"79",X"DD",X"E1",X"C9",X"3A",X"05",X"62",X"FE", + X"21",X"D0",X"3A",X"03",X"62",X"FE",X"50",X"D0",X"3E",X"05",X"32",X"07",X"62",X"3E",X"20",X"32", + X"05",X"62",X"CD",X"A6",X"1D",X"C3",X"85",X"1E",X"DD",X"36",X"1D",X"01",X"CD",X"52",X"47",X"C9", + X"3A",X"27",X"62",X"FE",X"02",X"20",X"0E",X"3A",X"03",X"62",X"DD",X"BE",X"03",X"38",X"0F",X"DD", + X"36",X"0D",X"01",X"18",X"0D",X"E5",X"CD",X"57",X"00",X"E1",X"E6",X"03",X"20",X"F1",X"DD",X"36", + X"0D",X"00",X"DD",X"7E",X"08",X"E6",X"7F",X"DD",X"77",X"08",X"0E",X"3E",X"DD",X"7E",X"07",X"E6", + X"80",X"B1",X"DD",X"77",X"07",X"C9",X"DD",X"36",X"0D",X"08",X"DD",X"7E",X"08",X"F6",X"80",X"DD", + X"77",X"08",X"0E",X"4E",X"18",X"E6",X"DD",X"36",X"0D",X"04",X"18",X"F6",X"CB",X"16",X"36",X"6F", + X"38",X"02",X"36",X"6E",X"3E",X"01",X"AE",X"23",X"36",X"07",X"21",X"55",X"69",X"77",X"23",X"36", + X"07",X"C9",X"CD",X"9C",X"23",X"3A",X"27",X"62",X"FE",X"02",X"20",X"21",X"3A",X"05",X"62",X"FE", + X"F8",X"DA",X"C5",X"1B",X"3A",X"05",X"60",X"FE",X"01",X"3E",X"04",X"28",X"02",X"3E",X"0D",X"32", + X"0A",X"60",X"3E",X"F8",X"32",X"05",X"62",X"3E",X"01",X"32",X"09",X"60",X"C9",X"FE",X"03",X"3A", + X"05",X"62",X"20",X"07",X"FE",X"F9",X"DA",X"C5",X"1B",X"18",X"D9",X"FE",X"F8",X"DA",X"C5",X"1B", + X"18",X"D2",X"3A",X"27",X"62",X"FE",X"04",X"DD",X"36",X"07",X"4E",X"C0",X"DD",X"36",X"07",X"3F", + X"C9",X"3A",X"8F",X"6A",X"3D",X"20",X"0A",X"DD",X"36",X"00",X"02",X"3E",X"30",X"32",X"8F",X"6A", + X"C9",X"32",X"8F",X"6A",X"33",X"33",X"C9",X"DD",X"7E",X"0C",X"A7",X"20",X"04",X"E1",X"C3",X"BA", + X"21",X"DD",X"7E",X"03",X"C6",X"00",X"F6",X"03",X"CB",X"97",X"DD",X"77",X"03",X"DD",X"36",X"02", + X"01",X"2C",X"2C",X"2C",X"67",X"7D",X"C6",X"08",X"57",X"7C",X"01",X"15",X"00",X"CD",X"2A",X"48", + X"DD",X"70",X"17",X"CD",X"B2",X"21",X"E1",X"C3",X"BA",X"21",X"21",X"00",X"63",X"ED",X"B1",X"C2", + X"53",X"48",X"E5",X"C5",X"01",X"14",X"00",X"09",X"0C",X"5F",X"7A",X"BE",X"30",X"0B",X"09",X"BE", + X"CA",X"4E",X"48",X"57",X"7B",X"C1",X"E1",X"18",X"E4",X"09",X"3E",X"01",X"18",X"03",X"AF",X"ED", + X"42",X"C1",X"46",X"E1",X"C9",X"DD",X"21",X"A0",X"65",X"21",X"30",X"69",X"11",X"10",X"00",X"06", + X"06",X"CD",X"D3",X"11",X"DD",X"21",X"44",X"69",X"11",X"04",X"00",X"21",X"3C",X"69",X"06",X"02", + X"7E",X"DD",X"77",X"00",X"23",X"23",X"DD",X"36",X"01",X"46",X"7E",X"DD",X"77",X"02",X"23",X"7E", + X"DD",X"77",X"03",X"23",X"DD",X"19",X"10",X"E8",X"C9",X"21",X"18",X"3E",X"11",X"A7",X"65",X"01", + X"0C",X"06",X"CD",X"2A",X"12",X"DD",X"E5",X"DD",X"21",X"00",X"66",X"21",X"DB",X"48",X"11",X"10", + X"00",X"06",X"02",X"7E",X"DD",X"77",X"00",X"23",X"7E",X"DD",X"77",X"03",X"23",X"7E",X"DD",X"77", + X"05",X"23",X"7E",X"DD",X"77",X"07",X"23",X"7E",X"DD",X"77",X"08",X"23",X"7E",X"DD",X"77",X"09", + X"23",X"7E",X"DD",X"77",X"0A",X"23",X"DD",X"19",X"10",X"D9",X"21",X"B4",X"69",X"36",X"E0",X"23", + X"36",X"4A",X"23",X"36",X"00",X"23",X"36",X"A0",X"DD",X"E1",X"C9",X"01",X"40",X"AB",X"46",X"02", + X"08",X"04",X"01",X"60",X"B3",X"46",X"02",X"08",X"04",X"DD",X"21",X"A0",X"65",X"06",X"05",X"11", + X"10",X"00",X"DD",X"E5",X"DD",X"36",X"00",X"01",X"DD",X"19",X"10",X"F8",X"DD",X"E1",X"DD",X"36", + X"13",X"68",X"DD",X"36",X"15",X"D0",X"DD",X"36",X"23",X"95",X"DD",X"36",X"05",X"F4",X"DD",X"36", + X"25",X"F4",X"DD",X"7E",X"23",X"C6",X"10",X"DD",X"77",X"03",X"3E",X"A3",X"DD",X"77",X"35",X"DD", + X"77",X"45",X"3E",X"36",X"DD",X"77",X"33",X"C6",X"30",X"DD",X"77",X"43",X"DD",X"36",X"37",X"45", + X"DD",X"36",X"47",X"45",X"3E",X"01",X"DD",X"77",X"1C",X"DD",X"77",X"2C",X"DD",X"77",X"3C",X"3E", + X"60",X"32",X"A0",X"62",X"3E",X"B8",X"32",X"A3",X"62",X"C9",X"3E",X"0E",X"F7",X"3E",X"01",X"32", + X"A0",X"63",X"C9",X"FE",X"A3",X"28",X"0B",X"FE",X"D0",X"C2",X"B4",X"25",X"3A",X"A4",X"63",X"C3", + X"CF",X"25",X"3A",X"A3",X"63",X"84",X"DD",X"77",X"03",X"C6",X"30",X"DD",X"77",X"13",X"F5",X"E5", + X"E6",X"07",X"20",X"0B",X"21",X"B5",X"69",X"CB",X"7E",X"36",X"CA",X"28",X"02",X"36",X"4A",X"E1", + X"F1",X"C3",X"BB",X"25",X"3A",X"1A",X"60",X"00",X"00",X"00",X"C9",X"3A",X"1A",X"60",X"E6",X"03", + X"CA",X"EF",X"26",X"AF",X"C9",X"3A",X"98",X"63",X"A7",X"CA",X"95",X"2A",X"3A",X"27",X"62",X"FE", + X"01",X"C8",X"AF",X"32",X"16",X"62",X"C3",X"95",X"2A",X"3A",X"98",X"63",X"A7",X"C8",X"DD",X"21", + X"B0",X"65",X"11",X"10",X"00",X"48",X"06",X"03",X"3A",X"05",X"62",X"C6",X"0C",X"DD",X"BE",X"05", + X"28",X"05",X"DD",X"19",X"10",X"F7",X"C9",X"21",X"A3",X"63",X"7D",X"80",X"6F",X"78",X"FE",X"03", + X"20",X"0E",X"16",X"0C",X"1E",X"18",X"7E",X"F2",X"ED",X"49",X"16",X"09",X"1E",X"13",X"18",X"0D", + X"7E",X"B7",X"16",X"1C",X"1E",X"2A",X"F2",X"ED",X"49",X"16",X"18",X"1E",X"20",X"DD",X"7E",X"03", + X"82",X"47",X"3A",X"03",X"62",X"B8",X"30",X"0B",X"78",X"93",X"47",X"3A",X"03",X"62",X"B8",X"38", + X"02",X"AF",X"C9",X"AF",X"32",X"98",X"63",X"3C",X"32",X"16",X"62",X"32",X"21",X"62",X"C9",X"3A", + X"98",X"63",X"47",X"3A",X"8D",X"6A",X"A7",X"20",X"3A",X"3A",X"03",X"62",X"47",X"3A",X"05",X"62", + X"FE",X"9C",X"28",X"0F",X"FE",X"C4",X"28",X"13",X"FE",X"E8",X"C0",X"21",X"34",X"3E",X"11",X"A6", + X"63",X"18",X"0E",X"21",X"24",X"3E",X"11",X"A3",X"63",X"18",X"06",X"21",X"2C",X"3E",X"11",X"A4", + X"63",X"78",X"BE",X"D8",X"23",X"23",X"23",X"23",X"BE",X"D0",X"3A",X"98",X"63",X"A7",X"C8",X"1A", + X"C3",X"02",X"2B",X"21",X"24",X"3E",X"11",X"A3",X"63",X"3A",X"03",X"62",X"47",X"18",X"F0",X"DD", + X"77",X"03",X"C6",X"10",X"DD",X"77",X"E3",X"C9",X"32",X"98",X"63",X"3D",X"32",X"8E",X"6A",X"32", + X"8D",X"6A",X"CD",X"75",X"4E",X"3C",X"C9",X"11",X"10",X"00",X"3A",X"8C",X"6A",X"A7",X"CA",X"27", + X"2A",X"3A",X"8E",X"6A",X"A7",X"CA",X"EB",X"29",X"C3",X"27",X"2A",X"32",X"8D",X"6A",X"3C",X"32", + X"8E",X"6A",X"C9",X"32",X"8E",X"6A",X"E1",X"E1",X"C9",X"3E",X"00",X"32",X"8E",X"6A",X"C3",X"A6", + X"1D",X"3E",X"01",X"18",X"F6",X"DD",X"7E",X"0F",X"3D",X"20",X"1E",X"3A",X"27",X"62",X"FE",X"04", + X"DD",X"7E",X"07",X"20",X"0D",X"DD",X"7E",X"0C",X"A7",X"DD",X"7E",X"07",X"28",X"04",X"EE",X"7F", + X"18",X"02",X"EE",X"03",X"DD",X"77",X"07",X"3E",X"04",X"DD",X"77",X"0F",X"C9",X"DD",X"E5",X"DD", + X"CB",X"00",X"46",X"28",X"58",X"CD",X"35",X"4B",X"7C",X"DD",X"86",X"0A",X"4F",X"FD",X"7E",X"05", + X"91",X"DD",X"BE",X"05",X"28",X"02",X"30",X"45",X"7D",X"DD",X"86",X"0A",X"FD",X"86",X"05",X"DD", + X"BE",X"05",X"38",X"39",X"CD",X"6C",X"4B",X"7C",X"DD",X"86",X"09",X"4F",X"FD",X"7E",X"03",X"91", + X"DD",X"BE",X"03",X"28",X"02",X"30",X"26",X"7D",X"DD",X"86",X"09",X"FD",X"86",X"03",X"DD",X"BE", + X"03",X"38",X"1A",X"3A",X"27",X"62",X"FE",X"02",X"20",X"08",X"DD",X"36",X"07",X"3D",X"DD",X"36", + X"08",X"0E",X"DD",X"22",X"9A",X"6A",X"3E",X"01",X"DD",X"E1",X"33",X"33",X"C9",X"DD",X"19",X"10", + X"9E",X"AF",X"DD",X"E1",X"C9",X"3A",X"07",X"62",X"E6",X"0F",X"21",X"05",X"05",X"C8",X"FE",X"01", + X"21",X"05",X"05",X"C8",X"FE",X"02",X"21",X"05",X"05",X"C8",X"FE",X"03",X"21",X"05",X"07",X"C8", + X"FE",X"04",X"21",X"07",X"05",X"C8",X"FE",X"08",X"21",X"05",X"06",X"C8",X"FE",X"09",X"21",X"05", + X"06",X"C8",X"FE",X"0E",X"21",X"05",X"04",X"C8",X"21",X"05",X"05",X"C9",X"CD",X"79",X"4B",X"3A", + X"07",X"62",X"CB",X"7F",X"C8",X"7C",X"65",X"6F",X"C9",X"3A",X"07",X"62",X"E6",X"0F",X"21",X"05", + X"05",X"C8",X"FE",X"01",X"21",X"05",X"05",X"C8",X"FE",X"02",X"21",X"05",X"05",X"C8",X"FE",X"03", + X"21",X"0B",X"0C",X"C8",X"FE",X"04",X"21",X"06",X"08",X"C8",X"FE",X"08",X"21",X"0B",X"02",X"C8", + X"FE",X"09",X"21",X"0B",X"02",X"C8",X"FE",X"0E",X"21",X"04",X"04",X"C8",X"21",X"05",X"05",X"C9", + X"FE",X"00",X"20",X"41",X"DD",X"35",X"03",X"3A",X"27",X"62",X"FE",X"03",X"20",X"22",X"DD",X"7E", + X"05",X"FE",X"A0",X"30",X"1B",X"DD",X"7E",X"03",X"FE",X"20",X"D2",X"6C",X"2E",X"DD",X"36",X"0D", + X"08",X"FD",X"36",X"01",X"11",X"DD",X"7E",X"05",X"C6",X"33",X"DD",X"77",X"06",X"C3",X"6C",X"2E", + X"DD",X"7E",X"03",X"FE",X"08",X"D2",X"6C",X"2E",X"AF",X"DD",X"77",X"00",X"DD",X"77",X"03",X"DD", + X"77",X"05",X"C3",X"6C",X"2E",X"FE",X"04",X"20",X"79",X"DD",X"7E",X"05",X"FE",X"58",X"DA",X"96", + X"2E",X"78",X"FE",X"02",X"C2",X"C6",X"4C",X"3A",X"05",X"62",X"C6",X"FE",X"DD",X"BE",X"05",X"D2", + X"DF",X"4C",X"C6",X"04",X"DD",X"BE",X"05",X"DA",X"DF",X"4C",X"AF",X"DD",X"77",X"0D",X"3A",X"27", + X"62",X"FE",X"03",X"28",X"46",X"3A",X"29",X"62",X"3D",X"20",X"07",X"C3",X"40",X"3F",X"00",X"00", + X"00",X"00",X"C3",X"4F",X"3F",X"00",X"3A",X"BF",X"6A",X"A7",X"20",X"28",X"3A",X"05",X"62",X"FE", + X"43",X"30",X"07",X"3E",X"01",X"32",X"BF",X"6A",X"18",X"1A",X"DD",X"36",X"01",X"01",X"DD",X"7E", + X"03",X"C6",X"08",X"DD",X"77",X"0B",X"DD",X"7E",X"05",X"DD",X"77",X"0C",X"DD",X"36",X"02",X"75", + X"DD",X"36",X"04",X"0C",X"FD",X"36",X"01",X"BB",X"C3",X"6C",X"2E",X"FD",X"36",X"01",X"93",X"C3", + X"6C",X"2E",X"FE",X"02",X"20",X"29",X"DD",X"34",X"03",X"DD",X"7E",X"03",X"FE",X"E0",X"DA",X"6C", + X"2E",X"DD",X"36",X"0D",X"10",X"FD",X"36",X"01",X"11",X"3A",X"29",X"62",X"FE",X"03",X"DD",X"7E", + X"05",X"38",X"04",X"C6",X"42",X"18",X"02",X"C6",X"2D",X"DD",X"77",X"06",X"C3",X"6C",X"2E",X"E6", + X"18",X"CA",X"31",X"2E",X"DD",X"34",X"05",X"DD",X"7E",X"05",X"DD",X"BE",X"06",X"C2",X"6C",X"2E", + X"DD",X"7E",X"0D",X"FE",X"08",X"21",X"93",X"00",X"20",X"03",X"21",X"13",X"02",X"DD",X"74",X"0D", + X"FD",X"75",X"01",X"C3",X"6C",X"2E",X"DD",X"7E",X"05",X"FE",X"58",X"28",X"2C",X"FE",X"60",X"0E", + X"02",X"28",X"17",X"FE",X"68",X"0E",X"05",X"28",X"11",X"FE",X"70",X"0E",X"03",X"28",X"0B",X"DD", + X"7E",X"05",X"FE",X"78",X"CA",X"1A",X"4C",X"C3",X"96",X"2E",X"79",X"B8",X"CA",X"1A",X"4C",X"78", + X"D6",X"05",X"B9",X"CA",X"1A",X"4C",X"C3",X"96",X"2E",X"3A",X"27",X"62",X"FE",X"03",X"20",X"05", + X"DD",X"7E",X"05",X"18",X"C8",X"3E",X"04",X"18",X"E1",X"DD",X"7E",X"0D",X"E6",X"1C",X"C2",X"29", + X"2E",X"3A",X"27",X"62",X"FE",X"03",X"FD",X"7E",X"01",X"20",X"04",X"EE",X"01",X"18",X"02",X"EE", + X"07",X"FD",X"77",X"01",X"C3",X"29",X"2E",X"DD",X"36",X"0D",X"04",X"3A",X"27",X"62",X"FE",X"03", + X"3E",X"3A",X"20",X"02",X"3E",X"11",X"FD",X"77",X"01",X"C9",X"3E",X"0E",X"F7",X"CD",X"ED",X"30", + X"C9",X"3E",X"05",X"F7",X"21",X"A4",X"6A",X"7E",X"FE",X"70",X"28",X"01",X"34",X"C3",X"08",X"2E", + X"CD",X"86",X"11",X"CD",X"69",X"4D",X"3E",X"01",X"32",X"60",X"66",X"3E",X"44",X"32",X"63",X"66", + X"3E",X"F8",X"32",X"65",X"66",X"21",X"EC",X"3D",X"C9",X"21",X"75",X"4D",X"11",X"67",X"66",X"06", + X"01",X"CD",X"2A",X"12",X"C9",X"50",X"0F",X"08",X"04",X"3A",X"90",X"6A",X"A7",X"28",X"05",X"3D", + X"32",X"90",X"6A",X"C9",X"3E",X"01",X"32",X"90",X"6A",X"3A",X"10",X"60",X"1E",X"01",X"CB",X"47", + X"20",X"08",X"1E",X"FF",X"CB",X"4F",X"20",X"02",X"1E",X"00",X"3A",X"03",X"62",X"83",X"32",X"03", + X"62",X"3E",X"01",X"32",X"0F",X"62",X"3A",X"89",X"6A",X"A7",X"3A",X"67",X"66",X"20",X"54",X"FE", + X"53",X"28",X"0B",X"3C",X"32",X"67",X"66",X"47",X"0E",X"00",X"3E",X"00",X"18",X"09",X"3D",X"32", + X"67",X"66",X"47",X"0E",X"04",X"3E",X"01",X"32",X"89",X"6A",X"78",X"E6",X"03",X"B1",X"5F",X"16", + X"00",X"21",X"26",X"4E",X"19",X"46",X"3A",X"05",X"62",X"80",X"32",X"05",X"62",X"32",X"4F",X"69", + X"32",X"57",X"69",X"3A",X"87",X"6A",X"A7",X"C0",X"3A",X"10",X"60",X"07",X"D0",X"3A",X"67",X"66", + X"32",X"8A",X"6A",X"3E",X"01",X"32",X"87",X"6A",X"3A",X"89",X"6A",X"A7",X"C0",X"3E",X"53",X"32", + X"8A",X"6A",X"C9",X"FE",X"50",X"20",X"B7",X"3A",X"8A",X"6A",X"A7",X"20",X"05",X"3E",X"54",X"32", + X"8A",X"6A",X"AF",X"32",X"8B",X"6A",X"32",X"98",X"63",X"3A",X"9F",X"6A",X"32",X"10",X"60",X"AF", + X"32",X"9F",X"6A",X"C3",X"6E",X"1B",X"00",X"02",X"03",X"03",X"FB",X"FB",X"FD",X"00",X"DD",X"21", + X"00",X"62",X"CD",X"29",X"2B",X"AF",X"32",X"88",X"6A",X"CD",X"AF",X"29",X"3A",X"27",X"62",X"3D", + X"28",X"03",X"AF",X"47",X"C9",X"CD",X"4B",X"4E",X"AF",X"47",X"C9",X"3E",X"01",X"32",X"88",X"6A", + X"FD",X"21",X"00",X"62",X"FD",X"7E",X"05",X"4F",X"21",X"08",X"08",X"CD",X"68",X"4E",X"A7",X"CA", + X"20",X"2A",X"3E",X"01",X"90",X"C3",X"C7",X"29",X"06",X"01",X"11",X"10",X"00",X"DD",X"21",X"60", + X"66",X"CD",X"13",X"29",X"C9",X"3A",X"88",X"6A",X"A7",X"C8",X"3E",X"01",X"32",X"8B",X"6A",X"3A", + X"07",X"62",X"E6",X"80",X"07",X"A7",X"20",X"02",X"3E",X"02",X"32",X"9F",X"6A",X"AF",X"32",X"88", + X"6A",X"C9",X"3A",X"15",X"62",X"A7",X"28",X"2B",X"3A",X"8F",X"60",X"FE",X"29",X"28",X"07",X"3E", + X"01",X"32",X"8C",X"60",X"18",X"07",X"3E",X"01",X"32",X"82",X"60",X"18",X"16",X"21",X"4F",X"69", + X"3E",X"F6",X"BE",X"38",X"27",X"34",X"34",X"21",X"57",X"69",X"34",X"34",X"3E",X"01",X"32",X"09", + X"60",X"E1",X"C9",X"AF",X"32",X"8C",X"60",X"32",X"8F",X"60",X"21",X"54",X"69",X"36",X"00",X"21", + X"63",X"66",X"36",X"00",X"21",X"FC",X"69",X"36",X"00",X"C3",X"DB",X"30",X"3E",X"29",X"32",X"8F", + X"60",X"3E",X"20",X"32",X"09",X"60",X"21",X"4C",X"69",X"36",X"00",X"21",X"54",X"69",X"36",X"00", + X"E1",X"C9",X"3A",X"91",X"6A",X"A7",X"C0",X"3A",X"15",X"62",X"A7",X"C0",X"CD",X"78",X"44",X"C9", + X"3A",X"27",X"62",X"FE",X"04",X"CA",X"1F",X"16",X"FE",X"03",X"CA",X"41",X"16",X"C3",X"1B",X"16", + X"11",X"07",X"67",X"21",X"2D",X"4F",X"01",X"1C",X"04",X"CD",X"2A",X"12",X"11",X"87",X"67",X"21", + X"29",X"4F",X"01",X"1C",X"04",X"CD",X"2A",X"12",X"C9",X"3F",X"0E",X"02",X"02",X"41",X"0E",X"02", + X"02",X"3A",X"27",X"62",X"3D",X"01",X"18",X"E0",X"C8",X"3D",X"01",X"18",X"E8",X"C8",X"3D",X"01", + X"30",X"F0",X"C8",X"01",X"18",X"F0",X"C9",X"DD",X"7E",X"05",X"FE",X"41",X"38",X"07",X"CD",X"B6", + X"4F",X"DD",X"66",X"03",X"C9",X"CD",X"77",X"4F",X"DD",X"36",X"02",X"02",X"18",X"F3",X"D9",X"01", + X"00",X"00",X"DD",X"35",X"05",X"18",X"07",X"D9",X"01",X"00",X"00",X"DD",X"34",X"05",X"CD",X"B6", + X"4F",X"DD",X"66",X"03",X"C3",X"F9",X"1F",X"DD",X"66",X"03",X"DD",X"7E",X"05",X"C6",X"FA",X"6F", + X"E5",X"D1",X"C5",X"06",X"01",X"CD",X"D3",X"46",X"C1",X"A7",X"3E",X"10",X"20",X"24",X"DD",X"66", + X"03",X"DD",X"7E",X"05",X"C6",X"06",X"6F",X"E5",X"D1",X"C5",X"06",X"01",X"CD",X"D3",X"46",X"C1", + X"A7",X"3E",X"20",X"20",X"0D",X"DD",X"7E",X"0B",X"FE",X"00",X"20",X"02",X"3E",X"20",X"DD",X"77", + X"02",X"C9",X"DD",X"77",X"0B",X"C9",X"DD",X"7E",X"03",X"C6",X"06",X"67",X"DD",X"6E",X"05",X"E5", + X"D1",X"C5",X"06",X"01",X"CD",X"D3",X"46",X"C1",X"A7",X"3E",X"02",X"20",X"E5",X"DD",X"7E",X"03", + X"C6",X"FA",X"67",X"DD",X"6E",X"05",X"E5",X"D1",X"C5",X"06",X"01",X"CD",X"D3",X"46",X"C1",X"A7", + X"3E",X"04",X"20",X"CE",X"18",X"BF",X"DD",X"E5",X"E5",X"C5",X"D5",X"DD",X"66",X"03",X"DD",X"7E", + X"05",X"C6",X"01",X"6F",X"CD",X"F0",X"2F",X"7E",X"FE",X"D0",X"38",X"23",X"DD",X"7E",X"05",X"FE", + X"80",X"38",X"0E",X"FE",X"B0",X"38",X"04",X"FE",X"D8",X"38",X"06",X"DD",X"36",X"02",X"02",X"18", + X"04",X"DD",X"36",X"02",X"04",X"DD",X"7E",X"05",X"D6",X"01",X"DD",X"77",X"05",X"18",X"04",X"DD", + X"36",X"02",X"01",X"D1",X"C1",X"E1",X"DD",X"E1",X"C3",X"CE",X"1F",X"E5",X"DD",X"7E",X"0C",X"FE", + X"00",X"28",X"1B",X"DD",X"7E",X"03",X"FE",X"13",X"28",X"09",X"CD",X"57",X"00",X"E6",X"0F",X"FE", + X"05",X"38",X"0B",X"DD",X"36",X"02",X"40",X"DD",X"36",X"0E",X"90",X"DD",X"70",X"17",X"E1",X"C9", + X"E5",X"DD",X"E5",X"D5",X"C5",X"DD",X"66",X"05",X"DD",X"6E",X"03",X"48",X"DD",X"21",X"00",X"67", + X"11",X"20",X"00",X"06",X"0A",X"DD",X"7E",X"00",X"A7",X"28",X"06",X"DD",X"19",X"10",X"F6",X"18", + X"2F",X"DD",X"36",X"00",X"01",X"DD",X"36",X"02",X"40",X"DD",X"75",X"03",X"DD",X"74",X"05",X"DD", + X"36",X"07",X"3F",X"DD",X"36",X"08",X"0D",X"DD",X"36",X"0C",X"01",X"DD",X"36",X"0F",X"02",X"DD", + X"71",X"17",X"3A",X"29",X"62",X"FE",X"01",X"3E",X"A0",X"28",X"02",X"3E",X"75",X"DD",X"77",X"1E", + X"C1",X"D1",X"DD",X"E1",X"E1",X"C9",X"3A",X"27",X"62",X"FE",X"04",X"20",X"00",X"DD",X"7E",X"02", + X"FE",X"01",X"20",X"0F",X"3A",X"27",X"62",X"FE",X"02",X"CA",X"AC",X"1F",X"D9",X"DD",X"34",X"05", + X"C3",X"E6",X"4F",X"DD",X"7E",X"02",X"FE",X"40",X"20",X"28",X"DD",X"7E",X"1E",X"A7",X"20",X"10", + X"DD",X"36",X"02",X"01",X"DD",X"36",X"1D",X"00",X"DD",X"36",X"1E",X"00",X"D9",X"C3",X"CE",X"1F", + X"FE",X"19",X"30",X"1E",X"DD",X"7E",X"03",X"DD",X"86",X"1D",X"DD",X"77",X"03",X"DD",X"35",X"1E", + X"18",X"EA",X"DD",X"7E",X"02",X"CB",X"67",X"C2",X"5E",X"4F",X"CB",X"6F",X"C2",X"67",X"4F",X"C3", + X"9D",X"1F",X"FE",X"47",X"20",X"E7",X"18",X"C8",X"3A",X"27",X"62",X"DD",X"34",X"05",X"FE",X"04", + X"20",X"10",X"DD",X"7E",X"17",X"DD",X"BE",X"05",X"C2",X"CE",X"1F",X"DD",X"36",X"02",X"00",X"C3", + X"BA",X"21",X"DD",X"7E",X"05",X"FE",X"F4",X"DA",X"CE",X"1F",X"3A",X"27",X"62",X"FE",X"02",X"C2", + X"C3",X"24",X"DD",X"36",X"05",X"F6",X"DD",X"34",X"11",X"DD",X"7E",X"11",X"FE",X"0A",X"30",X"07", + X"DD",X"36",X"07",X"5D",X"C3",X"CE",X"1F",X"FE",X"1A",X"30",X"07",X"DD",X"36",X"07",X"5E",X"C3", + X"CE",X"1F",X"DD",X"36",X"11",X"00",X"C3",X"C3",X"24",X"3A",X"27",X"62",X"FE",X"04",X"DD",X"7E", + X"07",X"20",X"05",X"EE",X"7F",X"C3",X"DA",X"1F",X"DD",X"7E",X"05",X"FE",X"F6",X"DD",X"7E",X"07", + X"C2",X"D8",X"1F",X"C3",X"DD",X"1F",X"DD",X"7E",X"05",X"D6",X"06",X"DD",X"77",X"05",X"CD",X"2F", + X"2A",X"F5",X"DD",X"7E",X"05",X"C6",X"06",X"DD",X"77",X"05",X"F1",X"C9",X"DD",X"36",X"0C",X"03", + X"C3",X"BA",X"21",X"3A",X"27",X"62",X"FE",X"04",X"DD",X"7E",X"05",X"C2",X"1B",X"21",X"DD",X"7E", + X"07",X"EE",X"7F",X"C3",X"27",X"21",X"3A",X"27",X"62",X"FE",X"04",X"3E",X"00",X"28",X"02",X"3E", + X"08",X"85",X"C9",X"3A",X"27",X"62",X"FE",X"04",X"CA",X"2B",X"50",X"78",X"D6",X"05",X"C3",X"75", + X"21",X"3A",X"27",X"62",X"FE",X"04",X"C2",X"F7",X"47",X"CD",X"77",X"4F",X"E1",X"C3",X"BA",X"21", + X"C9",X"3A",X"27",X"62",X"FE",X"04",X"7E",X"13",X"12",X"C2",X"7E",X"2D",X"C6",X"07",X"12",X"C3", + X"7E",X"2D",X"C2",X"03",X"24",X"3A",X"27",X"62",X"FE",X"04",X"C2",X"E5",X"23",X"DD",X"7E",X"07", + X"EE",X"7F",X"DD",X"77",X"07",X"C3",X"01",X"24",X"3A",X"27",X"62",X"FE",X"04",X"DD",X"7E",X"07", + X"C2",X"69",X"2D",X"EE",X"7F",X"C3",X"70",X"2D",X"3A",X"27",X"62",X"FE",X"04",X"20",X"13",X"DD", + X"36",X"07",X"3F",X"DD",X"36",X"08",X"0D",X"DD",X"36",X"0C",X"01",X"DD",X"36",X"15",X"00",X"C3", + X"15",X"2D",X"DD",X"36",X"07",X"BD",X"C3",X"FA",X"2C",X"DD",X"36",X"07",X"BD",X"DD",X"36",X"09", + X"04",X"C9",X"3A",X"8D",X"6A",X"A7",X"C2",X"D9",X"2B",X"D5",X"62",X"7B",X"D6",X"03",X"6F",X"CD", + X"F0",X"2F",X"D1",X"7E",X"FE",X"D0",X"DA",X"FD",X"2B",X"3E",X"00",X"32",X"21",X"62",X"00",X"00", + X"00",X"C3",X"D9",X"2B",X"DD",X"21",X"00",X"67",X"11",X"20",X"00",X"21",X"B7",X"52",X"06",X"07", + X"DD",X"36",X"00",X"01",X"DD",X"36",X"0F",X"04",X"78",X"FE",X"04",X"30",X"14",X"DD",X"36",X"0C", + X"01",X"DD",X"36",X"08",X"0D",X"DD",X"36",X"07",X"3F",X"DD",X"36",X"09",X"02",X"DD",X"36",X"0A", + X"02",X"7E",X"DD",X"77",X"02",X"23",X"7E",X"DD",X"77",X"03",X"23",X"7E",X"DD",X"77",X"05",X"23", + X"DD",X"19",X"10",X"CC",X"3A",X"29",X"62",X"FE",X"03",X"D8",X"DD",X"21",X"E0",X"67",X"DD",X"36", + X"00",X"01",X"DD",X"36",X"03",X"7F",X"DD",X"36",X"05",X"B8",X"DD",X"36",X"07",X"41",X"DD",X"36", + X"02",X"02",X"DD",X"36",X"0F",X"04",X"C9",X"04",X"68",X"47",X"02",X"60",X"7F",X"04",X"40",X"E0", + X"04",X"A0",X"A8",X"02",X"90",X"47",X"04",X"70",X"CE",X"02",X"80",X"A7",X"FD",X"77",X"03",X"DD", + X"7E",X"01",X"A7",X"C8",X"DD",X"34",X"0C",X"DD",X"7E",X"0C",X"FE",X"C3",X"30",X"2A",X"DD",X"7E", + X"02",X"FD",X"77",X"15",X"DD",X"7E",X"04",X"FD",X"77",X"16",X"DD",X"7E",X"0B",X"FD",X"77",X"14", + X"DD",X"7E",X"0C",X"FD",X"77",X"17",X"C9",X"AF",X"DD",X"77",X"01",X"FD",X"77",X"14",X"FD",X"77", + X"15",X"FD",X"77",X"16",X"FD",X"77",X"17",X"C9",X"FE",X"CA",X"30",X"EB",X"FD",X"36",X"15",X"6B", + X"C9",X"CD",X"13",X"29",X"3E",X"05",X"47",X"32",X"B9",X"63",X"1E",X"00",X"DD",X"21",X"00",X"67", + X"DD",X"E5",X"E5",X"C5",X"11",X"10",X"00",X"21",X"6C",X"69",X"7E",X"DD",X"77",X"03",X"23",X"23", + X"23",X"7E",X"DD",X"77",X"05",X"23",X"DD",X"36",X"00",X"01",X"DD",X"36",X"09",X"04",X"DD",X"36", + X"0A",X"04",X"DD",X"19",X"10",X"E4",X"C1",X"E1",X"DD",X"E1",X"CD",X"13",X"29",X"06",X"05",X"DD", + X"36",X"00",X"00",X"10",X"FA",X"C9",X"DD",X"21",X"00",X"66",X"11",X"10",X"00",X"21",X"D3",X"65", + X"06",X"02",X"3A",X"8D",X"6A",X"A7",X"20",X"51",X"DD",X"34",X"0B",X"78",X"FE",X"02",X"20",X"5F", + X"DD",X"7E",X"0B",X"FE",X"40",X"28",X"07",X"E6",X"07",X"28",X"16",X"C3",X"CF",X"53",X"DD",X"36", + X"0B",X"00",X"DD",X"34",X"0C",X"DD",X"7E",X"0C",X"FE",X"04",X"C2",X"91",X"53",X"AF",X"DD",X"77", + X"0C",X"DD",X"7E",X"0C",X"A7",X"CA",X"CF",X"53",X"FE",X"02",X"CA",X"CF",X"53",X"FE",X"01",X"28", + X"0C",X"DD",X"7E",X"05",X"FE",X"AA",X"28",X"27",X"DD",X"34",X"05",X"18",X"22",X"DD",X"7E",X"05", + X"FE",X"A5",X"28",X"1B",X"DD",X"35",X"05",X"18",X"16",X"DD",X"7E",X"03",X"C6",X"10",X"4F",X"3A", + X"03",X"62",X"B9",X"30",X"A3",X"79",X"D6",X"20",X"4F",X"3A",X"03",X"62",X"B9",X"38",X"99",X"7E", + X"DD",X"77",X"03",X"DD",X"19",X"19",X"05",X"20",X"89",X"DD",X"21",X"00",X"66",X"21",X"44",X"69", + X"06",X"02",X"DD",X"7E",X"03",X"77",X"23",X"DD",X"7E",X"07",X"77",X"23",X"DD",X"7E",X"08",X"77", + X"23",X"DD",X"7E",X"05",X"77",X"23",X"DD",X"19",X"10",X"E8",X"C9",X"32",X"B9",X"62",X"3E",X"02", + X"32",X"80",X"63",X"DD",X"21",X"00",X"64",X"21",X"35",X"54",X"11",X"20",X"00",X"06",X"03",X"7E", + X"23",X"DD",X"77",X"00",X"7E",X"23",X"DD",X"77",X"0E",X"7E",X"23",X"DD",X"77",X"0F",X"DD",X"19", + X"10",X"ED",X"3A",X"29",X"62",X"FE",X"03",X"D8",X"DD",X"36",X"00",X"01",X"DD",X"36",X"0E",X"BA", + X"DD",X"36",X"0F",X"48",X"C9",X"01",X"40",X"70",X"01",X"A0",X"48",X"01",X"D5",X"88",X"C2",X"F8", + X"26",X"3A",X"0A",X"60",X"FE",X"16",X"C2",X"F6",X"26",X"3E",X"19",X"32",X"35",X"6A",X"3E",X"FF", + X"C3",X"F8",X"26",X"3A",X"27",X"62",X"FE",X"02",X"C2",X"BA",X"21",X"DD",X"7E",X"03",X"FE",X"98", + X"DA",X"BA",X"21",X"DD",X"7E",X"05",X"FE",X"48",X"D2",X"BA",X"21",X"DD",X"35",X"03",X"DD",X"34", + X"05",X"C3",X"BA",X"21",X"7C",X"FE",X"14",X"38",X"05",X"FE",X"CF",X"C3",X"69",X"23",X"3A",X"27", + X"62",X"B9",X"C2",X"F7",X"47",X"7D",X"FE",X"60",X"DA",X"69",X"23",X"E1",X"C3",X"2F",X"20",X"2A", + X"43",X"63",X"3A",X"99",X"6A",X"A7",X"20",X"2C",X"E5",X"2C",X"2C",X"2C",X"22",X"95",X"6A",X"D5", + X"C5",X"FD",X"21",X"80",X"66",X"2D",X"2D",X"2D",X"11",X"10",X"00",X"7E",X"06",X"05",X"FD",X"BE", + X"03",X"28",X"04",X"FD",X"19",X"10",X"F7",X"FD",X"36",X"01",X"01",X"FD",X"22",X"97",X"6A",X"C1", + X"D1",X"E1",X"7E",X"C9",X"7E",X"36",X"00",X"C9",X"3A",X"98",X"63",X"A7",X"20",X"08",X"3A",X"05", + X"62",X"E6",X"FC",X"32",X"05",X"62",X"21",X"07",X"62",X"C9",X"21",X"30",X"6A",X"F5",X"3A",X"94", + X"6A",X"A7",X"28",X"15",X"3A",X"9C",X"6A",X"06",X"7D",X"1E",X"08",X"3D",X"28",X"0B",X"06",X"7E", + X"1E",X"15",X"3D",X"28",X"04",X"06",X"7F",X"1E",X"16",X"F1",X"C9",X"06",X"05",X"11",X"10",X"00", + X"FD",X"21",X"80",X"66",X"FD",X"7E",X"03",X"A7",X"28",X"07",X"FD",X"CB",X"01",X"46",X"C2",X"32", + X"28",X"FD",X"19",X"10",X"EF",X"C9",X"32",X"99",X"6A",X"32",X"50",X"63",X"C9",X"3E",X"80",X"32", + X"42",X"63",X"DD",X"22",X"51",X"63",X"16",X"00",X"06",X"0A",X"FD",X"7E",X"03",X"DD",X"BE",X"03", + X"28",X"04",X"DD",X"19",X"10",X"F7",X"3A",X"9C",X"6A",X"3C",X"32",X"9C",X"6A",X"C9",X"CD",X"2A", + X"12",X"21",X"53",X"55",X"CD",X"A6",X"11",X"21",X"4C",X"3E",X"11",X"0C",X"6A",X"01",X"10",X"00", + X"ED",X"B0",X"C9",X"9B",X"18",X"5B",X"60",X"A3",X"83",X"2B",X"60",X"00",X"00",X"3A",X"A0",X"6A", + X"A7",X"20",X"17",X"CD",X"1C",X"2B",X"08",X"3A",X"8B",X"6A",X"A7",X"20",X"04",X"08",X"C3",X"08", + X"1C",X"3E",X"00",X"32",X"20",X"62",X"08",X"C3",X"4F",X"1C",X"3E",X"48",X"32",X"05",X"62",X"AF", + X"32",X"A0",X"6A",X"3E",X"A0",X"32",X"03",X"62",X"C3",X"A6",X"1D",X"3A",X"27",X"62",X"FE",X"02", + X"C2",X"53",X"20",X"DD",X"34",X"05",X"D9",X"C3",X"5E",X"20",X"3A",X"27",X"62",X"FE",X"02",X"28", + X"0A",X"DD",X"7E",X"05",X"FE",X"41",X"38",X"07",X"CD",X"77",X"4F",X"DD",X"66",X"03",X"C9",X"CD", + X"77",X"4F",X"3E",X"02",X"DD",X"77",X"02",X"18",X"F2",X"3A",X"80",X"6A",X"A7",X"16",X"00",X"0E", + X"01",X"28",X"0B",X"16",X"0C",X"0E",X"02",X"CD",X"CE",X"55",X"0E",X"02",X"16",X"F4",X"3A",X"03", + X"62",X"82",X"06",X"05",X"21",X"0C",X"6A",X"BE",X"28",X"19",X"5F",X"38",X"03",X"96",X"18",X"02", + X"7E",X"93",X"FE",X"0C",X"38",X"0D",X"7B",X"2C",X"2C",X"2C",X"2C",X"10",X"EA",X"16",X"F4",X"0D", + X"20",X"DC",X"C9",X"D5",X"3A",X"80",X"6A",X"A7",X"28",X"1A",X"7A",X"B7",X"3A",X"07",X"62",X"16", + X"F9",X"FA",X"0C",X"56",X"E6",X"80",X"20",X"1F",X"16",X"FD",X"18",X"1B",X"E6",X"80",X"28",X"17", + X"16",X"FD",X"18",X"13",X"16",X"FD",X"3A",X"05",X"62",X"82",X"2C",X"D1",X"CD",X"4B",X"56",X"28", + X"17",X"2D",X"2D",X"2D",X"D5",X"16",X"05",X"3A",X"05",X"62",X"82",X"2C",X"D1",X"CD",X"4B",X"56", + X"7B",X"28",X"05",X"05",X"C8",X"2C",X"18",X"9F",X"2D",X"2D",X"2D",X"22",X"43",X"63",X"3E",X"02", + X"32",X"42",X"63",X"3D",X"32",X"40",X"63",X"32",X"94",X"6A",X"C9",X"C5",X"E6",X"F8",X"F6",X"03", + X"47",X"2C",X"2C",X"7E",X"E6",X"F8",X"F6",X"03",X"B8",X"C1",X"C9",X"3A",X"29",X"62",X"3C",X"C9", + X"21",X"00",X"63",X"ED",X"B1",X"C0",X"E5",X"C5",X"01",X"14",X"00",X"09",X"0C",X"5F",X"7A",X"BE", + X"28",X"12",X"09",X"BE",X"20",X"09",X"E5",X"CD",X"57",X"00",X"E1",X"E6",X"01",X"28",X"0E",X"7B", + X"C1",X"E1",X"18",X"DF",X"09",X"3E",X"01",X"C1",X"46",X"E1",X"C3",X"60",X"33",X"AF",X"ED",X"42", + X"C1",X"46",X"E1",X"C3",X"99",X"33",X"CD",X"9D",X"56",X"3A",X"0F",X"62",X"C9",X"3A",X"0F",X"62", + X"CB",X"57",X"C8",X"3A",X"4D",X"69",X"E6",X"7F",X"FE",X"08",X"20",X"0E",X"3A",X"4D",X"69",X"EE", + X"01",X"32",X"4D",X"69",X"C6",X"64",X"32",X"55",X"69",X"C9",X"FE",X"09",X"C0",X"3A",X"4F",X"69", + X"CB",X"47",X"C0",X"18",X"E7",X"DD",X"36",X"00",X"00",X"DD",X"36",X"02",X"01",X"C9",X"3A",X"05", + X"60",X"FE",X"01",X"28",X"1D",X"3A",X"29",X"62",X"FE",X"05",X"30",X"06",X"DD",X"7E",X"02",X"A7", + X"20",X"10",X"DD",X"36",X"00",X"01",X"DD",X"36",X"18",X"01",X"DD",X"36",X"07",X"3D",X"DD",X"36", + X"08",X"0E",X"AF",X"C3",X"A4",X"31",X"4F",X"7D",X"FE",X"CB",X"28",X"07",X"FE",X"C7",X"28",X"03", + X"C3",X"62",X"2D",X"F5",X"3A",X"27",X"62",X"FE",X"04",X"3A",X"35",X"6A",X"20",X"0F",X"EE",X"01", + X"32",X"35",X"6A",X"3A",X"3D",X"6A",X"EE",X"0F",X"32",X"3D",X"6A",X"18",X"05",X"EE",X"03",X"32", + X"35",X"6A",X"F1",X"FE",X"CB",X"CA",X"8C",X"2D",X"C3",X"62",X"2D",X"7E",X"A7",X"CA",X"40",X"00", + X"79",X"86",X"77",X"C3",X"40",X"00",X"11",X"04",X"00",X"CD",X"3B",X"00",X"3A",X"0A",X"60",X"FE", + X"16",X"C0",X"3A",X"27",X"62",X"FE",X"03",X"3A",X"10",X"69",X"20",X"14",X"AF",X"32",X"00",X"69", + X"32",X"04",X"69",X"32",X"20",X"69",X"32",X"24",X"69",X"32",X"28",X"69",X"32",X"2C",X"69",X"C9", + X"81",X"32",X"00",X"69",X"32",X"04",X"69",X"3A",X"34",X"6A",X"81",X"32",X"34",X"6A",X"21",X"35", + X"6A",X"3E",X"0D",X"32",X"3A",X"6A",X"3A",X"A3",X"63",X"A7",X"C8",X"7E",X"EE",X"0E",X"77",X"2C", + X"36",X"00",X"2C",X"36",X"40",X"C9",X"3A",X"9E",X"6A",X"A7",X"28",X"09",X"11",X"99",X"57",X"21", + X"CC",X"63",X"CD",X"F4",X"21",X"3A",X"16",X"62",X"C9",X"04",X"60",X"04",X"A0",X"02",X"21",X"B4", + X"62",X"35",X"7E",X"A7",X"28",X"06",X"FE",X"10",X"CC",X"B7",X"57",X"C9",X"3E",X"03",X"32",X"96", + X"63",X"CD",X"B7",X"57",X"C3",X"D3",X"2F",X"3A",X"35",X"6A",X"EE",X"03",X"32",X"35",X"6A",X"C9", + X"CD",X"4E",X"00",X"3E",X"40",X"32",X"37",X"6A",X"3E",X"38",X"32",X"34",X"6A",X"3A",X"27",X"62", + X"FE",X"03",X"C8",X"FE",X"04",X"28",X"07",X"3E",X"4C",X"32",X"34",X"6A",X"18",X"1C",X"3E",X"50", + X"32",X"34",X"6A",X"3E",X"38",X"32",X"37",X"6A",X"3E",X"99",X"32",X"35",X"6A",X"E5",X"21",X"0B", + X"58",X"11",X"3C",X"6A",X"01",X"04",X"00",X"ED",X"B0",X"E1",X"E5",X"21",X"38",X"6A",X"36",X"6B", + X"2C",X"36",X"5F",X"2C",X"36",X"0D",X"2C",X"36",X"18",X"E1",X"C9",X"5C",X"48",X"00",X"38",X"32", + X"A0",X"62",X"3A",X"3B",X"6A",X"FE",X"20",X"C8",X"3E",X"20",X"32",X"3B",X"6A",X"3E",X"40",X"32", + X"38",X"6A",X"C9",X"FE",X"0F",X"D2",X"3D",X"23",X"3A",X"27",X"62",X"FE",X"02",X"CA",X"3D",X"23", + X"C9",X"3A",X"8B",X"6A",X"A7",X"C2",X"79",X"4D",X"3A",X"10",X"60",X"CB",X"7F",X"CA",X"E2",X"1A", + X"F5",X"AF",X"32",X"A2",X"6A",X"F1",X"C3",X"E2",X"1A",X"3A",X"27",X"62",X"3D",X"3A",X"00",X"62", + X"C0",X"06",X"01",X"DD",X"21",X"60",X"66",X"21",X"FC",X"69",X"11",X"10",X"00",X"CD",X"D3",X"11", + X"3A",X"00",X"62",X"C9",X"3A",X"8B",X"6A",X"A7",X"C0",X"3A",X"98",X"63",X"A7",X"C0",X"3A",X"15", + X"62",X"C3",X"88",X"2A",X"32",X"16",X"62",X"32",X"89",X"6A",X"32",X"8A",X"6A",X"32",X"88",X"6A", + X"32",X"87",X"6A",X"C9",X"3E",X"54",X"32",X"8A",X"6A",X"3A",X"20",X"62",X"C9",X"32",X"05",X"62", + X"3A",X"88",X"6A",X"A7",X"CA",X"E5",X"29",X"3A",X"05",X"62",X"D6",X"04",X"32",X"05",X"62",X"C3", + X"E5",X"29",X"3A",X"8B",X"6A",X"A7",X"3E",X"04",X"32",X"1E",X"62",X"CA",X"68",X"1C",X"3E",X"01", + X"32",X"1E",X"62",X"C3",X"68",X"1C",X"3A",X"91",X"6A",X"A7",X"CA",X"38",X"1B",X"3A",X"0F",X"62", + X"FE",X"08",X"28",X"07",X"3D",X"32",X"0F",X"62",X"C3",X"A6",X"1D",X"3A",X"92",X"6A",X"32",X"07", + X"62",X"AF",X"32",X"91",X"6A",X"3C",X"32",X"80",X"6A",X"C3",X"A6",X"1D",X"DD",X"7E",X"10",X"A7", + X"20",X"23",X"3A",X"8A",X"6A",X"FE",X"50",X"01",X"10",X"FF",X"28",X"18",X"FE",X"51",X"01",X"10", + X"FF",X"28",X"11",X"FE",X"52",X"01",X"10",X"FF",X"28",X"0A",X"FE",X"53",X"01",X"10",X"FF",X"28", + X"03",X"01",X"00",X"00",X"09",X"DD",X"74",X"05",X"C9",X"C5",X"3A",X"29",X"62",X"47",X"3E",X"40", + X"D6",X"05",X"FE",X"2A",X"38",X"02",X"10",X"F8",X"C1",X"21",X"A4",X"6A",X"BE",X"D0",X"36",X"00", + X"DD",X"36",X"00",X"01",X"C9",X"DD",X"21",X"D0",X"65",X"21",X"A3",X"63",X"11",X"6A",X"3A",X"3A", + X"29",X"62",X"FE",X"03",X"38",X"27",X"11",X"63",X"40",X"18",X"22",X"DD",X"21",X"B0",X"65",X"21", + X"A4",X"63",X"11",X"80",X"60",X"3A",X"29",X"62",X"FE",X"03",X"38",X"11",X"11",X"7A",X"6F",X"18", + X"0C",X"DD",X"21",X"C0",X"65",X"21",X"A6",X"63",X"11",X"A5",X"89",X"18",X"00",X"CD",X"6C",X"59", + X"3E",X"00",X"20",X"06",X"CD",X"7A",X"59",X"DD",X"7E",X"0C",X"77",X"C9",X"DD",X"34",X"0D",X"DD", + X"7E",X"0D",X"FE",X"04",X"C0",X"DD",X"36",X"0D",X"00",X"C9",X"7A",X"DD",X"BE",X"03",X"3E",X"01", + X"28",X"08",X"7B",X"DD",X"BE",X"03",X"3E",X"FF",X"20",X"03",X"DD",X"77",X"0C",X"C9",X"CD",X"1C", + X"01",X"21",X"30",X"69",X"01",X"02",X"00",X"AF",X"77",X"23",X"10",X"FC",X"0D",X"20",X"F9",X"C9", + X"00",X"12",X"00",X"00",X"16",X"00",X"00",X"00",X"CD",X"E0",X"5F",X"A7",X"CA",X"63",X"1B",X"C3", + X"A6",X"1D",X"21",X"0A",X"60",X"3A",X"9E",X"6A",X"A7",X"C8",X"E1",X"C9",X"FE",X"03",X"C0",X"11", + X"74",X"5A",X"1A",X"B7",X"C8",X"32",X"B3",X"63",X"13",X"1A",X"6F",X"13",X"1A",X"67",X"0E",X"B2", + X"CD",X"87",X"5A",X"D5",X"3A",X"B3",X"63",X"FE",X"05",X"30",X"11",X"E6",X"01",X"0E",X"B3",X"11", + X"E0",X"FF",X"28",X"05",X"0E",X"BB",X"11",X"20",X"00",X"CD",X"94",X"5A",X"D1",X"13",X"18",X"D2", + X"CD",X"13",X"29",X"C9",X"F5",X"D9",X"DD",X"E5",X"CD",X"00",X"5A",X"DD",X"E1",X"D9",X"F1",X"C9", + X"DD",X"77",X"05",X"21",X"B8",X"69",X"DD",X"21",X"A0",X"65",X"06",X"06",X"11",X"10",X"00",X"F5", + X"DD",X"E5",X"CD",X"D3",X"11",X"DD",X"E1",X"F1",X"C9",X"F5",X"D9",X"3D",X"4F",X"06",X"00",X"21", + X"B0",X"6A",X"09",X"36",X"01",X"87",X"4F",X"21",X"34",X"5A",X"09",X"5E",X"23",X"56",X"EB",X"36", + X"00",X"D9",X"F1",X"C9",X"20",X"69",X"24",X"69",X"28",X"69",X"2C",X"69",X"00",X"69",X"04",X"69", + X"3A",X"B3",X"63",X"4F",X"11",X"74",X"5A",X"1A",X"B7",X"C8",X"B9",X"28",X"05",X"13",X"13",X"13", + X"18",X"F5",X"32",X"B3",X"63",X"13",X"1A",X"6F",X"13",X"1A",X"67",X"0E",X"EC",X"CD",X"87",X"5A", + X"3A",X"B3",X"63",X"FE",X"05",X"D0",X"E6",X"01",X"11",X"E0",X"FF",X"28",X"03",X"11",X"20",X"00", + X"CD",X"94",X"5A",X"C9",X"05",X"C8",X"75",X"06",X"28",X"76",X"03",X"68",X"75",X"04",X"88",X"76", + X"01",X"A8",X"74",X"02",X"48",X"77",X"00",X"D5",X"E5",X"79",X"06",X"03",X"77",X"23",X"3D",X"10", + X"FB",X"E1",X"D1",X"C9",X"19",X"79",X"77",X"EE",X"07",X"4F",X"3A",X"B3",X"63",X"FE",X"03",X"D0", + X"E6",X"01",X"1B",X"06",X"03",X"19",X"79",X"77",X"EE",X"07",X"19",X"23",X"77",X"EE",X"07",X"4F", + X"10",X"F3",X"C9",X"3E",X"04",X"F7",X"FD",X"21",X"00",X"62",X"DD",X"21",X"A0",X"65",X"06",X"06", + X"78",X"32",X"B9",X"63",X"11",X"10",X"00",X"C5",X"CD",X"F0",X"59",X"A7",X"20",X"0D",X"C1",X"AF", + X"32",X"9D",X"6A",X"DD",X"77",X"01",X"DD",X"19",X"10",X"F9",X"C9",X"3A",X"B9",X"63",X"4F",X"78", + X"91",X"28",X"05",X"DD",X"19",X"04",X"18",X"F3",X"C1",X"DD",X"36",X"01",X"01",X"3A",X"10",X"60", + X"1F",X"D8",X"1F",X"D8",X"1F",X"38",X"35",X"1F",X"30",X"20",X"DD",X"7E",X"0F",X"A7",X"20",X"1A", + X"DD",X"36",X"02",X"00",X"3A",X"05",X"62",X"C6",X"10",X"FE",X"E2",X"38",X"02",X"3E",X"E2",X"CD", + X"F4",X"59",X"FE",X"E2",X"38",X"10",X"DD",X"36",X"0F",X"01",X"AF",X"32",X"0F",X"62",X"DD",X"36", + X"01",X"00",X"3C",X"32",X"9D",X"6A",X"DD",X"19",X"05",X"20",X"95",X"C9",X"AF",X"32",X"9D",X"6A", + X"DD",X"77",X"0F",X"3C",X"DD",X"77",X"02",X"3A",X"05",X"62",X"D6",X"10",X"CD",X"F4",X"59",X"FE", + X"5B",X"30",X"E3",X"3A",X"90",X"62",X"3D",X"32",X"90",X"62",X"E5",X"DD",X"E5",X"E1",X"7D",X"D6", + X"A0",X"0F",X"0F",X"0F",X"0F",X"E6",X"0F",X"3C",X"32",X"B3",X"63",X"CD",X"19",X"5A",X"D9",X"3E", + X"03",X"32",X"03",X"7D",X"32",X"83",X"60",X"CD",X"40",X"5A",X"D9",X"C5",X"3A",X"B3",X"63",X"3D", + X"87",X"87",X"4F",X"06",X"00",X"21",X"B8",X"69",X"09",X"22",X"43",X"63",X"3E",X"04",X"32",X"42", + X"63",X"3E",X"01",X"32",X"40",X"63",X"32",X"A1",X"6A",X"C1",X"E1",X"DD",X"36",X"08",X"07",X"DD", + X"36",X"05",X"52",X"DD",X"E5",X"D9",X"CD",X"03",X"5A",X"D9",X"DD",X"E1",X"C9",X"21",X"35",X"6A", + X"7E",X"1F",X"3E",X"02",X"1F",X"47",X"AE",X"77",X"2C",X"78",X"E6",X"80",X"AE",X"77",X"C9",X"3A", + X"29",X"62",X"FE",X"01",X"3E",X"03",X"28",X"0B",X"3A",X"29",X"62",X"FE",X"02",X"3E",X"04",X"28", + X"02",X"3E",X"05",X"E5",X"21",X"A1",X"63",X"BE",X"E1",X"CA",X"6A",X"31",X"C3",X"84",X"31",X"3A", + X"AA",X"63",X"A7",X"20",X"05",X"23",X"7E",X"23",X"18",X"05",X"34",X"23",X"34",X"7E",X"23",X"FE", + X"FE",X"30",X"03",X"FE",X"09",X"C9",X"2B",X"36",X"FE",X"2B",X"36",X"FE",X"23",X"23",X"C9",X"11", + X"FE",X"5B",X"21",X"8F",X"76",X"CD",X"65",X"0B",X"3E",X"01",X"32",X"80",X"6A",X"C9",X"1B",X"15", + X"15",X"20",X"10",X"17",X"1F",X"19",X"1E",X"17",X"FF",X"FF",X"FE",X"FE",X"FE",X"FE",X"24",X"1F", + X"10",X"1D",X"11",X"22",X"19",X"1F",X"3A",X"23",X"10",X"18",X"19",X"14",X"15",X"1F",X"25",X"24", + X"AA",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"01",X"00",X"00",X"01",X"02",X"01",X"00",X"00",X"FE", + X"FE",X"FE",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"01",X"01",X"01",X"02",X"02",X"02",X"AA",X"18", + X"69",X"08",X"69",X"0C",X"6A",X"18",X"6A",X"14",X"69",X"10",X"69",X"10",X"6A",X"1C",X"6A",X"1C", + X"69",X"0C",X"69",X"14",X"6A",X"20",X"6A",X"1B",X"15",X"15",X"20",X"10",X"17",X"1F",X"19",X"1E", + X"17",X"FF",X"FF",X"FE",X"FE",X"FE",X"FE",X"24",X"1F",X"10",X"1D",X"11",X"22",X"19",X"1F",X"3A", + X"23",X"10",X"18",X"19",X"14",X"15",X"1F",X"25",X"24",X"AA",X"12",X"15",X"10",X"13",X"11",X"22", + X"15",X"16",X"25",X"1C",X"10",X"39",X"AA",X"F5",X"3A",X"27",X"62",X"FE",X"04",X"28",X"07",X"F1", + X"CD",X"6D",X"21",X"C3",X"BA",X"21",X"F1",X"DD",X"7E",X"0C",X"A7",X"CA",X"BA",X"21",X"DD",X"7E", + X"02",X"E6",X"06",X"CA",X"BA",X"21",X"DD",X"66",X"03",X"DD",X"7E",X"05",X"D6",X"04",X"6F",X"CD", + X"F0",X"2F",X"7E",X"FE",X"F7",X"20",X"25",X"DD",X"7E",X"05",X"FE",X"60",X"30",X"18",X"DD",X"7E", + X"03",X"FE",X"4A",X"38",X"11",X"CD",X"57",X"00",X"E6",X"01",X"20",X"02",X"18",X"3B",X"CD",X"57", + X"00",X"E6",X"01",X"C2",X"BA",X"21",X"DD",X"36",X"02",X"01",X"18",X"00",X"3A",X"29",X"62",X"C3", + X"E7",X"5F",X"3A",X"05",X"62",X"FE",X"A0",X"D2",X"BA",X"21",X"3A",X"29",X"62",X"FE",X"05",X"0E", + X"40",X"38",X"02",X"0E",X"20",X"3A",X"05",X"62",X"81",X"DD",X"BE",X"05",X"D2",X"BA",X"21",X"AF", + X"DD",X"77",X"00",X"DD",X"77",X"03",X"C3",X"BA",X"21",X"3A",X"05",X"62",X"FE",X"90",X"30",X"BE", + X"CD",X"50",X"50",X"C3",X"BA",X"21",X"3E",X"40",X"32",X"41",X"63",X"3E",X"02",X"32",X"40",X"63", + X"3A",X"31",X"6A",X"FE",X"7A",X"20",X"0B",X"21",X"30",X"6A",X"11",X"28",X"6A",X"01",X"04",X"00", + X"ED",X"B0",X"3A",X"42",X"63",X"1F",X"DA",X"70",X"3E",X"1F",X"DA",X"58",X"5D",X"1F",X"DA",X"4A", + X"5D",X"16",X"00",X"A7",X"C8",X"CD",X"DA",X"54",X"18",X"05",X"06",X"7A",X"11",X"02",X"00",X"CD", + X"9F",X"30",X"2A",X"43",X"63",X"7E",X"18",X"10",X"21",X"85",X"60",X"36",X"03",X"06",X"7C",X"11", + X"04",X"00",X"CD",X"9F",X"30",X"CD",X"8F",X"54",X"2C",X"2C",X"2C",X"4E",X"F5",X"3A",X"A1",X"6A", + X"F5",X"AF",X"32",X"A1",X"6A",X"F1",X"A7",X"28",X"04",X"3E",X"10",X"81",X"4F",X"F1",X"C3",X"36", + X"1E",X"00",X"FF",X"FF",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"00",X"00",X"00",X"01", + X"00",X"01",X"00",X"01",X"00",X"01",X"01",X"01",X"00",X"00",X"77",X"7A",X"77",X"77",X"AA",X"DB", + X"33",X"09",X"D8",X"EB",X"32",X"09",X"D8",X"DB",X"35",X"09",X"E8",X"EB",X"34",X"09",X"E8",X"DD", + X"36",X"11",X"00",X"DD",X"36",X"12",X"00",X"21",X"00",X"63",X"ED",X"B1",X"28",X"3E",X"DD",X"7E", + X"11",X"A7",X"20",X"0C",X"DD",X"7E",X"12",X"A7",X"C8",X"DD",X"7E",X"12",X"47",X"C3",X"99",X"33", + X"DD",X"7E",X"12",X"A7",X"20",X"07",X"DD",X"7E",X"11",X"47",X"C3",X"60",X"33",X"3A",X"05",X"62", + X"C6",X"08",X"47",X"DD",X"7E",X"0F",X"90",X"30",X"E0",X"78",X"D6",X"10",X"47",X"DD",X"7E",X"0F", + X"90",X"38",X"E3",X"DD",X"36",X"11",X"00",X"DD",X"36",X"12",X"00",X"C9",X"E5",X"C5",X"01",X"14", + X"00",X"09",X"0C",X"5F",X"7A",X"BE",X"20",X"07",X"E5",X"09",X"7E",X"DD",X"77",X"11",X"E1",X"7A", + X"09",X"BE",X"20",X"09",X"E5",X"AF",X"ED",X"42",X"7E",X"DD",X"77",X"12",X"E1",X"7B",X"C1",X"E1", + X"C3",X"BA",X"5D",X"43",X"1C",X"0C",X"A3",X"BB",X"1C",X"0C",X"A3",X"43",X"A3",X"BB",X"A3",X"00", + X"00",X"00",X"00",X"00",X"00",X"D3",X"D8",X"2B",X"D8",X"A3",X"D8",X"5B",X"D8",X"8B",X"D8",X"73", + X"D8",X"5F",X"8D",X"02",X"02",X"3A",X"85",X"63",X"EF",X"4F",X"5E",X"E9",X"5E",X"EF",X"5E",X"21", + X"F0",X"6A",X"34",X"7E",X"FE",X"01",X"20",X"08",X"21",X"81",X"5D",X"22",X"F1",X"6A",X"18",X"40", + X"FE",X"40",X"38",X"3C",X"DD",X"21",X"34",X"6A",X"DD",X"34",X"00",X"DD",X"7E",X"00",X"FE",X"F0", + X"20",X"23",X"3E",X"30",X"32",X"09",X"60",X"AF",X"32",X"80",X"6A",X"32",X"81",X"6A",X"32",X"83", + X"6A",X"3E",X"1E",X"32",X"35",X"6A",X"21",X"85",X"63",X"34",X"3E",X"E0",X"32",X"37",X"6A",X"3E", + X"F8",X"32",X"34",X"6A",X"C9",X"CB",X"57",X"3E",X"96",X"20",X"02",X"3E",X"95",X"DD",X"77",X"01", + X"21",X"F4",X"6A",X"34",X"7E",X"FE",X"01",X"C0",X"36",X"00",X"2A",X"F1",X"6A",X"7E",X"FE",X"AA", + X"28",X"A6",X"FE",X"77",X"28",X"09",X"FE",X"7A",X"20",X"0A",X"3E",X"03",X"32",X"82",X"60",X"23", + X"22",X"F1",X"6A",X"C9",X"23",X"22",X"F1",X"6A",X"4F",X"21",X"4F",X"69",X"86",X"77",X"32",X"57", + X"69",X"21",X"4C",X"69",X"7E",X"FE",X"F7",X"30",X"05",X"34",X"21",X"54",X"69",X"34",X"21",X"0B", + X"69",X"FF",X"21",X"08",X"69",X"0E",X"01",X"FF",X"C9",X"DF",X"21",X"85",X"63",X"34",X"C9",X"21", + X"34",X"6A",X"7E",X"FE",X"EE",X"30",X"1B",X"3A",X"A3",X"6A",X"A7",X"20",X"15",X"3E",X"01",X"32", + X"A3",X"6A",X"CD",X"B7",X"5F",X"E5",X"21",X"9F",X"5D",X"11",X"08",X"69",X"01",X"10",X"00",X"ED", + X"B0",X"E1",X"3A",X"83",X"6A",X"A7",X"CA",X"6F",X"5F",X"FE",X"02",X"28",X"2E",X"35",X"CB",X"46", + X"C8",X"2A",X"84",X"6A",X"4E",X"23",X"22",X"84",X"6A",X"3E",X"AA",X"B9",X"28",X"0D",X"3A",X"37", + X"6A",X"81",X"32",X"37",X"6A",X"FE",X"EE",X"D8",X"C3",X"B7",X"5F",X"3E",X"17",X"32",X"35",X"6A", + X"3E",X"02",X"32",X"83",X"6A",X"3E",X"00",X"32",X"36",X"6A",X"C9",X"35",X"7E",X"28",X"0C",X"E6", + X"03",X"C0",X"3A",X"35",X"6A",X"EE",X"0E",X"32",X"35",X"6A",X"C9",X"AF",X"32",X"85",X"63",X"2A", + X"2A",X"62",X"7E",X"32",X"27",X"62",X"21",X"09",X"60",X"36",X"40",X"23",X"36",X"0A",X"C9",X"35", + X"7E",X"FE",X"C0",X"06",X"03",X"28",X"0C",X"FE",X"B0",X"06",X"06",X"28",X"06",X"FE",X"A0",X"06", + X"09",X"20",X"09",X"78",X"32",X"81",X"6A",X"3E",X"03",X"32",X"82",X"6A",X"21",X"82",X"6A",X"35", + X"4E",X"20",X"02",X"36",X"03",X"06",X"00",X"3A",X"81",X"6A",X"81",X"4F",X"CD",X"BD",X"5F",X"21", + X"21",X"5C",X"09",X"7E",X"21",X"37",X"6A",X"86",X"77",X"FE",X"EE",X"D8",X"21",X"2F",X"5C",X"22", + X"84",X"6A",X"3E",X"01",X"32",X"83",X"6A",X"3E",X"03",X"32",X"82",X"60",X"C9",X"F5",X"C5",X"3A", + X"34",X"6A",X"E6",X"03",X"CC",X"9D",X"5B",X"C1",X"F1",X"C9",X"06",X"09",X"C8",X"06",X"0A",X"C9", + X"3E",X"09",X"C8",X"3E",X"0A",X"C9",X"3D",X"32",X"29",X"62",X"3C",X"C9",X"00",X"00",X"00",X"00", + X"21",X"07",X"62",X"3A",X"15",X"62",X"C9",X"3D",X"CA",X"BA",X"21",X"C3",X"E2",X"5C",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/snd1.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/snd1.vhd new file mode 100644 index 00000000..e188a691 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/snd1.vhd @@ -0,0 +1,278 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity snd1 is +port ( + clk : in std_logic; + addr : in std_logic_vector(11 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of snd1 is + type rom is array(0 to 4095) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"55",X"04",X"37",X"C5",X"E5",X"86",X"03",X"14",X"6A",X"A5",X"B5",X"85",X"8A",X"80",X"B9",X"10", + X"BB",X"40",X"BA",X"06",X"54",X"62",X"FB",X"47",X"E7",X"53",X"1F",X"6B",X"AB",X"EA",X"14",X"BA", + X"06",X"54",X"62",X"FB",X"47",X"E7",X"53",X"1F",X"37",X"17",X"6B",X"AB",X"EA",X"21",X"F9",X"03", + X"FB",X"F6",X"35",X"9A",X"7F",X"E9",X"12",X"05",X"85",X"A5",X"B8",X"20",X"B0",X"00",X"D5",X"27", + X"AE",X"AF",X"C5",X"8A",X"80",X"A5",X"26",X"A3",X"46",X"C9",X"0A",X"37",X"92",X"79",X"B2",X"77", + X"D2",X"7B",X"80",X"53",X"0F",X"03",X"FD",X"96",X"5B",X"24",X"64",X"03",X"FD",X"96",X"61",X"24", + X"8F",X"27",X"AE",X"AF",X"B4",X"24",X"14",X"6A",X"04",X"43",X"93",X"83",X"26",X"A3",X"46",X"C9", + X"0A",X"37",X"D2",X"7B",X"92",X"79",X"83",X"24",X"00",X"44",X"00",X"B8",X"07",X"A5",X"B5",X"D4", + X"1A",X"D4",X"3A",X"8A",X"80",X"96",X"89",X"04",X"43",X"B9",X"04",X"B4",X"24",X"26",X"A3",X"E9", + X"8B",X"FA",X"03",X"FC",X"A9",X"C6",X"81",X"9A",X"7F",X"B4",X"24",X"26",X"A1",X"E9",X"99",X"04", + X"81",X"8A",X"80",X"BA",X"E0",X"FA",X"AB",X"54",X"48",X"FA",X"77",X"77",X"53",X"3F",X"37",X"17", + X"6A",X"AB",X"54",X"48",X"FA",X"AB",X"54",X"48",X"46",X"C9",X"FA",X"47",X"E7",X"53",X"1F",X"37", + X"17",X"6A",X"AA",X"03",X"C0",X"F6",X"A5",X"04",X"43",X"BA",X"06",X"FA",X"AB",X"54",X"55",X"54", + X"55",X"FA",X"97",X"67",X"6A",X"AB",X"54",X"55",X"54",X"55",X"FA",X"AB",X"54",X"55",X"54",X"55", + X"FA",X"77",X"77",X"53",X"3F",X"6A",X"AA",X"03",X"C0",X"E6",X"CB",X"04",X"43",X"AB",X"54",X"3C", + X"54",X"3C",X"FA",X"77",X"77",X"53",X"3F",X"6A",X"AA",X"03",X"C0",X"E6",X"DD",X"04",X"59",X"FF", + X"BB",X"02",X"B9",X"88",X"BA",X"88",X"27",X"A8",X"AC",X"AD",X"D5",X"AC",X"AD",X"C5",X"97",X"A5", + X"B5",X"34",X"DA",X"F9",X"53",X"3F",X"AF",X"FA",X"AE",X"D5",X"53",X"1F",X"AF",X"C5",X"F9",X"D5", + X"AE",X"23",X"FF",X"62",X"D4",X"B7",X"34",X"5B",X"E8",X"11",X"9A",X"7F",X"EB",X"11",X"BB",X"08", + X"8A",X"80",X"FC",X"D5",X"AC",X"C5",X"FD",X"D5",X"AD",X"C5",X"34",X"DA",X"F9",X"53",X"7F",X"AF", + X"D5",X"AF",X"C5",X"FA",X"AE",X"D5",X"AE",X"23",X"FF",X"62",X"D4",X"B7",X"34",X"5B",X"E8",X"3A", + X"9A",X"7F",X"EB",X"3A",X"D5",X"27",X"AE",X"AF",X"C5",X"04",X"43",X"0A",X"B2",X"62",X"76",X"63", + X"24",X"00",X"A5",X"83",X"F9",X"96",X"6C",X"FC",X"AA",X"96",X"6C",X"19",X"34",X"DA",X"37",X"AB", + X"FA",X"37",X"5B",X"AB",X"54",X"19",X"54",X"22",X"FA",X"AB",X"54",X"19",X"54",X"22",X"34",X"DA", + X"F9",X"AB",X"54",X"19",X"54",X"22",X"80",X"53",X"0F",X"03",X"FD",X"C6",X"6C",X"04",X"43",X"BB", + X"90",X"D5",X"B9",X"01",X"BA",X"04",X"BB",X"30",X"C5",X"54",X"7C",X"F2",X"AC",X"96",X"A1",X"04", + X"37",X"AA",X"54",X"7C",X"37",X"96",X"AB",X"FA",X"A9",X"24",X"C0",X"37",X"D4",X"65",X"B9",X"03", + X"D4",X"83",X"34",X"C9",X"E9",X"B0",X"FA",X"03",X"FA",X"A9",X"34",X"C9",X"E9",X"BA",X"B9",X"03", + X"27",X"AE",X"AF",X"34",X"C9",X"E9",X"C3",X"24",X"99",X"D5",X"E9",X"D2",X"B9",X"08",X"FA",X"37", + X"17",X"AA",X"FB",X"6A",X"AB",X"54",X"70",X"F5",X"C4",X"40",X"F9",X"F7",X"A9",X"FA",X"F7",X"AA", + X"F9",X"F6",X"EA",X"32",X"EC",X"F9",X"53",X"FE",X"A9",X"83",X"32",X"E5",X"F9",X"43",X"01",X"A9", + X"83",X"32",X"EC",X"F9",X"43",X"01",X"A9",X"83",X"54",X"41",X"14",X"6B",X"54",X"41",X"14",X"6B", + X"B9",X"20",X"BA",X"40",X"FA",X"AB",X"54",X"62",X"FA",X"97",X"67",X"AB",X"54",X"62",X"FA",X"47", + X"E7",X"53",X"1F",X"6A",X"AA",X"E6",X"04",X"04",X"43",X"54",X"48",X"14",X"6C",X"54",X"48",X"14", + X"6C",X"83",X"54",X"33",X"14",X"6C",X"54",X"33",X"14",X"6C",X"54",X"33",X"14",X"6C",X"54",X"33", + X"14",X"6C",X"83",X"27",X"AE",X"AF",X"D5",X"AE",X"AF",X"A4",X"24",X"FB",X"47",X"E7",X"AE",X"53", + X"1F",X"AF",X"FE",X"53",X"E0",X"AE",X"A4",X"24",X"FB",X"77",X"77",X"AE",X"53",X"3F",X"AF",X"FE", + X"53",X"C0",X"AE",X"A4",X"24",X"FB",X"77",X"AE",X"53",X"7F",X"AF",X"FE",X"53",X"80",X"AE",X"D5", + X"A4",X"24",X"FB",X"77",X"77",X"AE",X"53",X"3F",X"AF",X"FE",X"53",X"C0",X"AE",X"D5",X"A4",X"6E", + X"FB",X"77",X"77",X"AE",X"53",X"3F",X"AF",X"FE",X"53",X"C0",X"AE",X"83",X"FB",X"1B",X"A3",X"A8", + X"83",X"98",X"30",X"A0",X"0C",X"A2",X"A6",X"A4",X"A2",X"18",X"A8",X"A8",X"0C",X"A8",X"AA",X"A4", + X"18",X"A0",X"30",X"A6",X"0C",X"A8",X"AB",X"AA",X"A8",X"18",X"B0",X"B0",X"0C",X"B0",X"B2",X"AA", + X"AB",X"18",X"A8",X"A8",X"0C",X"A8",X"AB",X"AA",X"A8",X"A6",X"B6",X"B4",X"B2",X"B0",X"AB",X"AA", + X"A8",X"30",X"A6",X"0C",X"A8",X"AB",X"AA",X"A8",X"18",X"B0",X"B0",X"0C",X"B0",X"B2",X"AA",X"AB", + X"18",X"A8",X"A8",X"0C",X"A8",X"AB",X"AA",X"A8",X"A6",X"B0",X"A8",X"AA",X"18",X"A6",X"18",X"FF", + X"00",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"18",X"86",X"82",X"80",X"0C",X"82",X"18",X"86",X"86",X"0C",X"82",X"18",X"80",X"82",X"18",X"88", + X"84",X"82",X"0C",X"84",X"18",X"88",X"88",X"0C",X"84",X"18",X"82",X"84",X"00",X"10",X"86",X"20", + X"86",X"10",X"80",X"86",X"20",X"86",X"10",X"80",X"86",X"20",X"86",X"10",X"80",X"86",X"84",X"86", + X"87",X"88",X"20",X"88",X"10",X"82",X"88",X"20",X"88",X"10",X"82",X"88",X"20",X"88",X"10",X"82", + X"88",X"87",X"88",X"89",X"00",X"00",X"00",X"00",X"0C",X"90",X"90",X"90",X"90",X"92",X"94",X"96", + X"96",X"96",X"96",X"94",X"92",X"00",X"04",X"A4",X"10",X"A6",X"04",X"AC",X"10",X"B0",X"04",X"B4", + X"10",X"B6",X"00",X"09",X"EA",X"8A",X"E8",X"88",X"6C",X"EA",X"8A",X"09",X"E8",X"88",X"E6",X"86", + X"E4",X"84",X"E2",X"82",X"24",X"E1",X"81",X"48",X"E2",X"82",X"24",X"FF",X"09",X"DA",X"8A",X"D8", + X"88",X"6C",X"DA",X"8A",X"0C",X"D4",X"84",X"D6",X"86",X"D1",X"81",X"6C",X"D2",X"82",X"24",X"FF", + X"12",X"82",X"C6",X"82",X"C9",X"86",X"CC",X"89",X"D2",X"8C",X"D6",X"92",X"D9",X"96",X"DC",X"99", + X"09",X"E2",X"9C",X"E1",X"9C",X"E2",X"9C",X"E1",X"9C",X"09",X"E2",X"9C",X"E1",X"9C",X"E2",X"9C", + X"E1",X"9C",X"24",X"E2",X"9C",X"00",X"0F",X"E8",X"90",X"B0",X"94",X"A8",X"1E",X"F0",X"98",X"E8", + X"94",X"0F",X"E7",X"90",X"B0",X"93",X"A7",X"1E",X"F0",X"97",X"E7",X"93",X"0F",X"E6",X"92",X"B0", + X"96",X"A6",X"1E",X"F0",X"9A",X"F4",X"A0",X"B8",X"06",X"97",X"18",X"98",X"3C",X"88",X"00",X"1E", + X"E0",X"98",X"0F",X"E2",X"9A",X"E4",X"9C",X"1E",X"E6",X"A0",X"E4",X"A0",X"1E",X"E2",X"A0",X"0F", + X"E0",X"9A",X"1E",X"DC",X"98",X"0F",X"DA",X"96",X"1E",X"D8",X"94",X"1E",X"E0",X"98",X"0F",X"E2", + X"9A",X"E4",X"9C",X"1E",X"E6",X"A0",X"E4",X"A0",X"1E",X"E2",X"A0",X"0F",X"E0",X"9A",X"38",X"DC", + X"98",X"00",X"12",X"E4",X"94",X"A9",X"EC",X"8C",X"B2",X"E7",X"87",X"AA",X"F0",X"83",X"B3",X"09", + X"F6",X"92",X"B2",X"B4",X"B0",X"F2",X"8C",X"AC",X"B0",X"AA",X"EC",X"88",X"A8",X"AA",X"A6",X"E8", + X"84",X"A4",X"A6",X"A2",X"12",X"E0",X"80",X"82",X"84",X"24",X"88",X"12",X"8A",X"90",X"92",X"48", + X"90",X"00",X"1E",X"E0",X"90",X"E8",X"88",X"0F",X"E4",X"80",X"A0",X"1E",X"88",X"DC",X"94",X"E8", + X"8C",X"0F",X"E4",X"94",X"9C",X"1E",X"8C",X"DA",X"86",X"E0",X"80",X"0F",X"E6",X"86",X"A8",X"80", + X"A6",X"1E",X"E4",X"90",X"88",X"E2",X"98",X"92",X"E0",X"90",X"E8",X"88",X"0F",X"E4",X"80",X"A0", + X"1E",X"88",X"DC",X"94",X"E8",X"8C",X"0F",X"E4",X"94",X"9C",X"1E",X"8C",X"DA",X"86",X"E0",X"80", + X"0F",X"E4",X"94",X"A8",X"8C",X"A4",X"1E",X"E2",X"88",X"82",X"3C",X"E0",X"90",X"00",X"20",X"80", + X"10",X"E4",X"A0",X"E4",X"A0",X"E6",X"A2",X"E6",X"A2",X"E8",X"A4",X"E8",X"A4",X"10",X"EA",X"86", + X"80",X"EA",X"86",X"80",X"E8",X"86",X"E6",X"80",X"E6",X"82",X"84",X"90",X"E8",X"88",X"E8",X"90", + X"E8",X"88",X"E6",X"90",X"E8",X"98",X"96",X"94",X"E6",X"92",X"8A",X"E6",X"92",X"E6",X"8A",X"E6", + X"92",X"E4",X"8A",X"92",X"E2",X"8A",X"E0",X"86",X"8A",X"8B",X"90",X"E6",X"86",X"8B",X"EA",X"90", + X"92",X"E8",X"98",X"96",X"94",X"92",X"90",X"8B",X"8A",X"E4",X"88",X"E6",X"86",X"20",X"86",X"10", + X"86",X"90",X"8B",X"8A",X"88",X"40",X"86",X"00",X"86",X"90",X"8B",X"8A",X"88",X"40",X"86",X"00", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"A3",X"83", + X"00",X"01",X"80",X"00",X"02",X"06",X"00",X"40",X"20",X"12",X"14",X"16",X"18",X"1A",X"1C",X"00", + X"08",X"00",X"09",X"00",X"0A",X"00",X"0B",X"00",X"0C",X"00",X"0D",X"00",X"FF",X"00",X"0E",X"00", + X"08",X"00",X"A3",X"83",X"D5",X"B6",X"90",X"B8",X"20",X"80",X"53",X"0F",X"20",X"37",X"17",X"60", + X"96",X"4D",X"F0",X"A3",X"C6",X"4B",X"F2",X"73",X"D4",X"83",X"E9",X"4B",X"FF",X"96",X"42",X"FE", + X"C6",X"5E",X"FA",X"03",X"F8",X"C6",X"5E",X"A9",X"27",X"AE",X"AF",X"C4",X"90",X"F0",X"A3",X"C6", + X"6E",X"92",X"66",X"B2",X"6A",X"D2",X"89",X"F2",X"75",X"8A",X"80",X"A8",X"D4",X"1A",X"D4",X"3A", + X"C6",X"4D",X"B9",X"08",X"C4",X"90",X"F4",X"04",X"04",X"37",X"F4",X"3B",X"04",X"37",X"27",X"AE", + X"AF",X"C4",X"90",X"E9",X"79",X"B9",X"10",X"BB",X"73",X"FB",X"47",X"E7",X"53",X"1F",X"6B",X"AB", + X"77",X"77",X"AE",X"53",X"3F",X"AF",X"F5",X"C4",X"40",X"B9",X"48",X"95",X"BA",X"06",X"BB",X"C0", + X"E9",X"9B",X"B8",X"20",X"27",X"A0",X"AE",X"AF",X"85",X"A4",X"24",X"EA",X"AC",X"BA",X"06",X"FB", + X"47",X"E7",X"53",X"1F",X"A8",X"97",X"67",X"68",X"37",X"17",X"6B",X"AB",X"FB",X"77",X"77",X"53", + X"3F",X"AF",X"80",X"53",X"0F",X"03",X"F6",X"C6",X"98",X"F5",X"C4",X"40",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"28",X"00",X"2A",X"61",X"2C",X"E6",X"2F",X"91",X"32",X"66",X"FF",X"FF",X"35",X"65",X"38",X"92", + X"3B",X"EF",X"3F",X"75",X"43",X"46",X"47",X"46",X"4B",X"83",X"BB",X"00",X"B9",X"30",X"B1",X"FF", + X"C4",X"26",X"D4",X"29",X"96",X"22",X"E8",X"22",X"83",X"B9",X"30",X"FB",X"96",X"2F",X"11",X"F1", + X"96",X"36",X"FB",X"1B",X"E3",X"83",X"FB",X"1B",X"84",X"FE",X"D4",X"29",X"C6",X"64",X"F2",X"43", + X"AA",X"D4",X"29",X"A8",X"37",X"96",X"4F",X"AE",X"AF",X"D5",X"AE",X"AF",X"C5",X"17",X"83",X"D4", + X"65",X"F8",X"83",X"D2",X"5C",X"D5",X"BE",X"00",X"BF",X"00",X"C5",X"83",X"D4",X"29",X"D5",X"A8", + X"D4",X"65",X"C5",X"F8",X"83",X"F8",X"53",X"0F",X"E7",X"AC",X"A3",X"AF",X"FC",X"17",X"A3",X"AE", + X"F8",X"53",X"30",X"47",X"AC",X"FF",X"97",X"67",X"AF",X"FE",X"67",X"AE",X"1C",X"FC",X"03",X"FC", + X"96",X"75",X"83",X"FE",X"6F",X"E6",X"88",X"1F",X"6F",X"E6",X"8C",X"1F",X"AE",X"83",X"FF",X"FF", + X"42",X"03",X"78",X"62",X"76",X"B7",X"FC",X"6E",X"AC",X"FD",X"7F",X"AD",X"77",X"77",X"43",X"C0", + X"A3",X"A8",X"C5",X"FC",X"6E",X"AC",X"FD",X"7F",X"AD",X"77",X"77",X"43",X"C0",X"A3",X"D5",X"68", + X"39",X"16",X"B5",X"C4",X"96",X"C5",X"83",X"F5",X"E4",X"40",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"03",X"06",X"09",X"0C",X"0F",X"12",X"15",X"18",X"1B",X"1E",X"21",X"24",X"27",X"2A",X"2D", + X"30",X"33",X"36",X"39",X"3C",X"3F",X"42",X"45",X"48",X"4B",X"4E",X"51",X"54",X"57",X"5A",X"5D", + X"60",X"5D",X"5A",X"57",X"54",X"51",X"4E",X"4B",X"48",X"45",X"42",X"3F",X"3C",X"39",X"36",X"33", + X"30",X"2D",X"2A",X"27",X"24",X"21",X"1E",X"1B",X"18",X"15",X"12",X"0F",X"0C",X"09",X"06",X"03", + X"E2",X"FC",X"04",X"1E",X"AB",X"D5",X"FB",X"1B",X"C5",X"B4",X"22",X"C6",X"5E",X"A8",X"92",X"5A", + X"D4",X"1A",X"D4",X"3A",X"D4",X"53",X"C6",X"05",X"B9",X"03",X"8A",X"80",X"D4",X"83",X"D5",X"D4", + X"83",X"D4",X"90",X"E9",X"1C",X"B9",X"03",X"D5",X"D4",X"90",X"E9",X"27",X"FA",X"03",X"FA",X"A9", + X"C6",X"12",X"9A",X"7F",X"D5",X"D4",X"90",X"E9",X"34",X"E4",X"12",X"AB",X"D5",X"FB",X"1B",X"C5", + X"B4",X"22",X"C6",X"5E",X"A8",X"D4",X"1A",X"D4",X"3A",X"D4",X"53",X"C6",X"3C",X"FA",X"A9",X"D4", + X"83",X"D4",X"83",X"D5",X"D4",X"90",X"E9",X"53",X"E4",X"47",X"F4",X"5F",X"E4",X"05",X"83",X"BF", + X"80",X"B9",X"F0",X"B8",X"02",X"F4",X"76",X"E5",X"00",X"F4",X"82",X"18",X"F8",X"96",X"65",X"19", + X"F9",X"03",X"0D",X"96",X"63",X"83",X"F9",X"B3",X"BE",X"08",X"EE",X"7A",X"FB",X"77",X"77",X"AB", + X"E4",X"85",X"BA",X"04",X"AB",X"53",X"03",X"A3",X"F2",X"94",X"6F",X"E6",X"8F",X"23",X"FF",X"AF", + X"39",X"EA",X"78",X"83",X"6F",X"F6",X"8F",X"27",X"E4",X"8F",X"9E",X"BA",X"04",X"AB",X"53",X"03", + X"A3",X"F2",X"AD",X"6F",X"E6",X"A8",X"23",X"FF",X"AF",X"39",X"EA",X"91",X"83",X"6F",X"F6",X"A8", + X"27",X"E4",X"A8",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"F8",X"F5",X"04",X"00",X"F8",X"F5",X"24",X"00",X"F8",X"F5",X"44",X"00",X"F8",X"F5",X"64",X"00", + X"F8",X"F5",X"84",X"00",X"F8",X"F5",X"A4",X"00",X"F8",X"F5",X"C4",X"00",X"F8",X"F5",X"E4",X"00", + X"D0",X"D4",X"D8",X"DC",X"E0",X"E4",X"E8",X"EC",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"A3",X"83",X"70",X"7C",X"0F",X"E0",X"E3",X"80",X"5F",X"0F",X"FC",X"F0",X"C0",X"8F",X"02",X"7F", + X"04",X"FF",X"03",X"FC",X"3C",X"C0",X"4B",X"0F",X"BD",X"08",X"F8",X"C3",X"0B",X"3F",X"90",X"FE", + X"41",X"4B",X"0F",X"F8",X"11",X"F8",X"0B",X"0E",X"EF",X"81",X"3F",X"B0",X"F0",X"0B",X"F0",X"1B", + X"48",X"7F",X"90",X"FE",X"40",X"8F",X"0F",X"FC",X"E0",X"C0",X"4F",X"C1",X"2F",X"7C",X"F0",X"0F", + X"F0",X"83",X"07",X"3F",X"09",X"FF",X"D0",X"D0",X"1F",X"C0",X"8B",X"09",X"3F",X"0F",X"FC",X"C1", + X"F0",X"57",X"C0",X"2F",X"24",X"FF",X"40",X"F7",X"02",X"3F",X"3C",X"F0",X"07",X"A9",X"6E",X"D0", + X"67",X"C0",X"1F",X"29",X"9F",X"03",X"7E",X"1C",X"BC",X"0B",X"F8",X"3C",X"F0",X"83",X"C0",X"7F", + X"D0",X"2F",X"80",X"BF",X"01",X"FE",X"00",X"FF",X"02",X"FC",X"07",X"FC",X"0B",X"B8",X"1E",X"F0", + X"1F",X"D0",X"3B",X"D0",X"1F",X"C0",X"BF",X"80",X"FF",X"00",X"FE",X"00",X"FF",X"01",X"BE",X"03", + X"FC",X"07",X"F8",X"06",X"F4",X"0B",X"F0",X"1F",X"F0",X"2F",X"C0",X"3F",X"00",X"FF",X"C0",X"CF", + X"00",X"FF",X"00",X"FF",X"03",X"FC",X"00",X"FD",X"06",X"F4",X"0F",X"F0",X"2B",X"B0",X"0F",X"BC", + X"3D",X"F0",X"2D",X"C0",X"3F",X"C0",X"7F",X"E0",X"F1",X"80",X"7F",X"40",X"FF",X"00",X"FF",X"02", + X"FC",X"00",X"FE",X"03",X"D3",X"07",X"FC",X"03",X"F4",X"07",X"8E",X"1F",X"E8",X"07",X"DE",X"07", + X"3C",X"0F",X"E4",X"0F",X"F8",X"0F",X"A0",X"3F",X"20",X"2F",X"B8",X"35",X"F8",X"34",X"F4",X"0E", + X"F8",X"52",X"F0",X"47",X"F0",X"2F",X"F0",X"53",X"C0",X"3F",X"D0",X"BF",X"C0",X"7B",X"C0",X"0F", + X"41",X"BF",X"C0",X"AF",X"C0",X"3E",X"80",X"BF",X"80",X"FF",X"40",X"FF",X"00",X"BF",X"40",X"BF", + X"A3",X"83",X"00",X"7F",X"01",X"FF",X"03",X"AF",X"01",X"EF",X"03",X"FC",X"02",X"FC",X"03",X"FC", + X"0F",X"74",X"0E",X"E8",X"03",X"5F",X"0F",X"7C",X"06",X"7D",X"0A",X"6E",X"0F",X"7C",X"1C",X"BC", + X"08",X"FD",X"09",X"FC",X"64",X"F8",X"50",X"5F",X"74",X"F8",X"80",X"FF",X"00",X"FF",X"00",X"BF", + X"01",X"FE",X"01",X"AF",X"03",X"FC",X"01",X"FF",X"00",X"FF",X"01",X"CF",X"0F",X"FC",X"01",X"FC", + X"03",X"FC",X"81",X"EB",X"81",X"D7",X"03",X"FD",X"00",X"FC",X"82",X"FF",X"03",X"FC",X"00",X"AE", + X"0B",X"5F",X"E1",X"D2",X"91",X"1F",X"84",X"FF",X"00",X"FF",X"40",X"2F",X"05",X"FE",X"01",X"FE", + X"01",X"FF",X"40",X"7F",X"00",X"FF",X"40",X"FF",X"40",X"3F",X"C0",X"F7",X"40",X"5F",X"E1",X"D2", + X"46",X"1F",X"F8",X"81",X"0F",X"9E",X"07",X"BF",X"50",X"7D",X"D0",X"3E",X"30",X"FC",X"01",X"BE", + X"78",X"F0",X"C1",X"C7",X"83",X"F4",X"03",X"FE",X"41",X"F1",X"43",X"5E",X"3F",X"F0",X"92",X"C0", + X"1F",X"F0",X"1F",X"F0",X"1F",X"F0",X"0F",X"F0",X"0F",X"F0",X"0B",X"F0",X"0F",X"F4",X"0F",X"F0", + X"03",X"F4",X"0F",X"F0",X"0F",X"F8",X"0B",X"28",X"FD",X"80",X"3F",X"F0",X"2F",X"C0",X"3F",X"40", + X"FF",X"00",X"3F",X"00",X"FE",X"42",X"FF",X"00",X"FD",X"01",X"BF",X"E0",X"C3",X"0B",X"F9",X"D1", + X"74",X"E5",X"06",X"8F",X"03",X"3F",X"3D",X"F0",X"0F",X"D0",X"0F",X"F0",X"1F",X"E0",X"3F",X"D0", + X"0F",X"C0",X"1F",X"F4",X"7D",X"C0",X"0F",X"0D",X"2F",X"F0",X"07",X"E6",X"1F",X"E0",X"1F",X"C0", + X"6F",X"80",X"3F",X"F0",X"2F",X"C0",X"7F",X"80",X"AF",X"C0",X"BF",X"00",X"FF",X"00",X"3F",X"40", + X"FF",X"C0",X"FA",X"80",X"77",X"B4",X"F0",X"E1",X"C1",X"E3",X"82",X"CF",X"06",X"BC",X"0F",X"F4", + X"A3",X"83",X"03",X"BC",X"0F",X"F0",X"3A",X"E0",X"0F",X"F0",X"0F",X"F0",X"1F",X"C0",X"BF",X"80", + X"3F",X"40",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FD",X"03",X"FB",X"02",X"FC",X"03", + X"E9",X"0B",X"FC",X"03",X"B9",X"43",X"A7",X"A4",X"0B",X"BC",X"0F",X"F0",X"0F",X"F0",X"0B",X"F0", + X"0F",X"F0",X"0F",X"F0",X"0B",X"F8",X"4B",X"D0",X"0F",X"6A",X"CB",X"42",X"0F",X"7F",X"70",X"6E", + X"70",X"2F",X"B0",X"EE",X"80",X"7F",X"00",X"BF",X"00",X"FF",X"00",X"FF",X"01",X"BF",X"90",X"5D", + X"E1",X"0A",X"E5",X"0B",X"FD",X"03",X"FC",X"0B",X"F0",X"0B",X"E0",X"2F",X"C0",X"7F",X"40",X"7F", + X"04",X"FC",X"03",X"FD",X"07",X"F4",X"07",X"CB",X"0F",X"1D",X"3D",X"3C",X"E4",X"B7",X"40",X"7F", + X"00",X"7F",X"40",X"7F",X"3D",X"F0",X"C3",X"81",X"FF",X"00",X"FD",X"03",X"F8",X"0B",X"F0",X"0F", + X"D0",X"2F",X"08",X"FF",X"06",X"F8",X"3E",X"C0",X"1F",X"C0",X"3F",X"38",X"F8",X"F0",X"D0",X"D7", + X"03",X"FC",X"42",X"F8",X"43",X"0B",X"FD",X"30",X"E8",X"0F",X"B0",X"6F",X"40",X"FF",X"10",X"FC", + X"BA",X"C0",X"2F",X"00",X"FF",X"02",X"FC",X"52",X"A9",X"92",X"2F",X"E0",X"5F",X"E0",X"9E",X"01", + X"FD",X"C2",X"61",X"FD",X"01",X"FC",X"16",X"F0",X"1F",X"D0",X"1F",X"B5",X"15",X"F5",X"03",X"FC", + X"07",X"E8",X"6B",X"90",X"6B",X"85",X"4F",X"B2",X"A5",X"96",X"55",X"3E",X"90",X"BE",X"0A",X"F8", + X"17",X"D0",X"8F",X"03",X"FD",X"62",X"94",X"6F",X"41",X"7E",X"09",X"7E",X"55",X"A5",X"6A",X"F4", + X"C1",X"57",X"81",X"AF",X"91",X"E9",X"03",X"FD",X"01",X"FF",X"00",X"FE",X"81",X"3A",X"89",X"1F", + X"B4",X"3D",X"A0",X"7E",X"D0",X"07",X"F9",X"15",X"F8",X"B6",X"90",X"1B",X"AA",X"D1",X"D3",X"42", + X"A3",X"83",X"7E",X"15",X"8E",X"0B",X"FD",X"02",X"E9",X"2F",X"90",X"2F",X"A4",X"7D",X"E0",X"6A", + X"D0",X"7E",X"81",X"4B",X"57",X"E5",X"51",X"9B",X"0A",X"7E",X"28",X"F9",X"41",X"2F",X"94",X"7F", + X"80",X"6F",X"A0",X"5F",X"A1",X"59",X"6E",X"54",X"FE",X"01",X"E7",X"03",X"F9",X"0A",X"F8",X"46", + X"B9",X"95",X"16",X"7D",X"A4",X"B5",X"82",X"BA",X"38",X"B8",X"29",X"B9",X"55",X"69",X"95",X"47", + X"1E",X"2E",X"A5",X"2B",X"B8",X"2A",X"B4",X"17",X"6D",X"1A",X"B9",X"55",X"96",X"A6",X"95",X"69", + X"59",X"E6",X"82",X"9B",X"16",X"2E",X"6D",X"F4",X"81",X"9B",X"25",X"BD",X"51",X"A9",X"57",X"E4", + X"A9",X"A0",X"5F",X"91",X"7A",X"C1",X"6B",X"51",X"7E",X"A0",X"FA",X"80",X"AF",X"10",X"FD",X"03", + X"F9",X"07",X"B8",X"2A",X"A4",X"5F",X"51",X"6E",X"55",X"6D",X"59",X"1A",X"AA",X"5A",X"A5",X"1E", + X"B8",X"65",X"B5",X"52",X"B9",X"46",X"A5",X"0F",X"E5",X"59",X"65",X"5E",X"E1",X"46",X"9E",X"92", + X"6A",X"5A",X"4A",X"7E",X"64",X"A5",X"4E",X"56",X"2E",X"96",X"66",X"A5",X"76",X"54",X"AE",X"45", + X"EA",X"25",X"F8",X"D1",X"E1",X"07",X"B9",X"55",X"9A",X"A5",X"E5",X"91",X"4B",X"A9",X"57",X"D4", + X"0B",X"6D",X"69",X"A5",X"53",X"B9",X"05",X"BE",X"05",X"FD",X"54",X"EA",X"42",X"BA",X"55",X"69", + X"1A",X"AA",X"56",X"5A",X"AA",X"A1",X"5B",X"E1",X"A5",X"55",X"5E",X"69",X"55",X"AA",X"56",X"A5", + X"5A",X"95",X"1B",X"A9",X"6A",X"A4",X"5B",X"F4",X"91",X"96",X"47",X"96",X"5B",X"55",X"1E",X"B5", + X"95",X"96",X"56",X"6A",X"2A",X"A9",X"2A",X"A9",X"AA",X"D0",X"6B",X"E0",X"6A",X"45",X"2F",X"A5", + X"69",X"E5",X"52",X"A9",X"0B",X"AA",X"5A",X"95",X"1E",X"A9",X"79",X"D4",X"B2",X"D4",X"96",X"91", + X"A3",X"83",X"70",X"7C",X"0F",X"E0",X"E3",X"80",X"5F",X"0F",X"FC",X"F0",X"C0",X"8F",X"02",X"7F", + X"04",X"FF",X"03",X"FC",X"3C",X"C0",X"4B",X"0F",X"BD",X"08",X"F8",X"C3",X"0B",X"3F",X"90",X"FE", + X"41",X"4B",X"0F",X"F8",X"11",X"F8",X"0B",X"0E",X"EF",X"81",X"3F",X"B0",X"F0",X"0B",X"F0",X"1B", + X"48",X"7F",X"90",X"FE",X"40",X"8F",X"0F",X"FC",X"E0",X"C0",X"4F",X"C1",X"2F",X"7C",X"F0",X"0F", + X"F0",X"83",X"07",X"3F",X"09",X"FF",X"D0",X"D0",X"1F",X"C0",X"8B",X"09",X"3F",X"0F",X"FC",X"C1", + X"F0",X"57",X"C0",X"2F",X"24",X"FF",X"40",X"F7",X"02",X"3F",X"3C",X"F0",X"07",X"A9",X"6E",X"D0", + X"67",X"C0",X"1F",X"29",X"9F",X"03",X"7E",X"1C",X"BC",X"0B",X"F8",X"3C",X"F0",X"83",X"C0",X"7F", + X"D0",X"2F",X"80",X"BF",X"01",X"FE",X"00",X"FF",X"02",X"FC",X"07",X"FC",X"0B",X"B8",X"1E",X"F0", + X"1F",X"D0",X"3B",X"D0",X"1F",X"C0",X"BF",X"80",X"FF",X"00",X"FE",X"00",X"FF",X"01",X"BE",X"03", + X"FC",X"07",X"F8",X"06",X"F4",X"0B",X"F0",X"1F",X"F0",X"2F",X"C0",X"3F",X"00",X"FF",X"C0",X"CF", + X"00",X"FF",X"00",X"FF",X"03",X"FC",X"00",X"FD",X"06",X"F4",X"0F",X"F0",X"2B",X"B0",X"0F",X"BC", + X"3D",X"F0",X"2D",X"C0",X"3F",X"C0",X"7F",X"E0",X"F1",X"80",X"7F",X"40",X"FF",X"00",X"FF",X"02", + X"FC",X"00",X"FE",X"03",X"D3",X"07",X"FC",X"03",X"F4",X"07",X"8E",X"1F",X"E8",X"07",X"DE",X"07", + X"3C",X"0F",X"E4",X"0F",X"F8",X"0F",X"A0",X"3F",X"20",X"2F",X"B8",X"35",X"F8",X"34",X"F4",X"0E", + X"F8",X"52",X"F0",X"47",X"F0",X"2F",X"F0",X"53",X"C0",X"3F",X"D0",X"BF",X"C0",X"7B",X"C0",X"0F", + X"41",X"BF",X"C0",X"AF",X"C0",X"3E",X"80",X"BF",X"80",X"FF",X"40",X"FF",X"00",X"BF",X"40",X"BF", + X"A3",X"83",X"00",X"7F",X"01",X"FF",X"03",X"AF",X"01",X"EF",X"03",X"FC",X"02",X"FC",X"03",X"FC", + X"0F",X"74",X"0E",X"E8",X"03",X"5F",X"0F",X"7C",X"06",X"7D",X"0A",X"6E",X"0F",X"7C",X"1C",X"BC", + X"08",X"FD",X"09",X"FC",X"64",X"F8",X"50",X"5F",X"74",X"F8",X"80",X"FF",X"00",X"FF",X"00",X"BF", + X"01",X"FE",X"01",X"AF",X"03",X"FC",X"01",X"FF",X"00",X"FF",X"01",X"CF",X"0F",X"FC",X"01",X"FC", + X"03",X"FC",X"81",X"EB",X"81",X"D7",X"03",X"FD",X"00",X"FC",X"82",X"FF",X"03",X"FC",X"00",X"AE", + X"0B",X"5F",X"E1",X"D2",X"91",X"1F",X"84",X"FF",X"00",X"FF",X"40",X"2F",X"05",X"FE",X"01",X"FE", + X"01",X"FF",X"40",X"7F",X"00",X"FF",X"40",X"FF",X"40",X"3F",X"C0",X"F7",X"40",X"5F",X"E1",X"D2", + X"46",X"1F",X"F8",X"81",X"0F",X"9E",X"07",X"BF",X"50",X"7D",X"D0",X"3E",X"30",X"FC",X"01",X"BE", + X"78",X"F0",X"C1",X"C7",X"83",X"F4",X"03",X"FE",X"41",X"F1",X"43",X"5E",X"3F",X"F0",X"92",X"C0", + X"1F",X"F0",X"1F",X"F0",X"1F",X"F0",X"0F",X"F0",X"0F",X"F0",X"0B",X"F0",X"0F",X"F4",X"0F",X"F0", + X"03",X"F4",X"0F",X"F0",X"0F",X"F8",X"0B",X"28",X"FD",X"80",X"3F",X"F0",X"2F",X"C0",X"3F",X"40", + X"FF",X"00",X"3F",X"00",X"FE",X"42",X"FF",X"00",X"FD",X"01",X"BF",X"E0",X"C3",X"0B",X"F9",X"D1", + X"74",X"E5",X"06",X"8F",X"03",X"3F",X"3D",X"F0",X"0F",X"D0",X"0F",X"F0",X"1F",X"E0",X"3F",X"D0", + X"0F",X"C0",X"1F",X"F4",X"7D",X"C0",X"0F",X"0D",X"2F",X"F0",X"07",X"E6",X"1F",X"E0",X"1F",X"C0", + X"6F",X"80",X"3F",X"F0",X"2F",X"C0",X"7F",X"80",X"AF",X"C0",X"BF",X"00",X"FF",X"00",X"3F",X"40", + X"FF",X"C0",X"FA",X"80",X"77",X"B4",X"F0",X"E1",X"C1",X"E3",X"82",X"CF",X"06",X"BC",X"0F",X"F4", + X"00",X"03",X"06",X"09",X"0C",X"0F",X"12",X"15",X"18",X"1B",X"1E",X"21",X"24",X"27",X"2A",X"2D", + X"30",X"33",X"36",X"39",X"3C",X"3F",X"42",X"45",X"48",X"4B",X"4E",X"51",X"54",X"57",X"5A",X"5D", + X"60",X"5D",X"5A",X"57",X"54",X"51",X"4E",X"4B",X"48",X"45",X"42",X"3F",X"3C",X"39",X"36",X"33", + X"30",X"2D",X"2A",X"27",X"24",X"21",X"1E",X"1B",X"18",X"15",X"12",X"0F",X"0C",X"09",X"06",X"03", + X"42",X"03",X"78",X"62",X"FC",X"6E",X"AC",X"FD",X"7F",X"AD",X"77",X"77",X"43",X"C0",X"A3",X"A8", + X"C5",X"FC",X"6E",X"AC",X"FD",X"7F",X"AD",X"77",X"77",X"53",X"3F",X"A3",X"D5",X"68",X"39",X"16", + X"63",X"C4",X"44",X"C5",X"E5",X"83",X"07",X"CB",X"0F",X"1D",X"3D",X"3C",X"E4",X"B7",X"40",X"7F", + X"00",X"7F",X"40",X"7F",X"3D",X"F0",X"C3",X"81",X"FF",X"00",X"FD",X"03",X"F8",X"0B",X"F0",X"0F", + X"D0",X"2F",X"08",X"FF",X"06",X"F8",X"3E",X"C0",X"1F",X"C0",X"3F",X"38",X"F8",X"F0",X"D0",X"D7", + X"03",X"FC",X"42",X"F8",X"43",X"0B",X"FD",X"30",X"E8",X"0F",X"B0",X"6F",X"40",X"FF",X"10",X"FC", + X"BA",X"C0",X"2F",X"00",X"FF",X"02",X"FC",X"52",X"A9",X"92",X"2F",X"E0",X"5F",X"E0",X"9E",X"01", + X"FD",X"C2",X"61",X"FD",X"01",X"FC",X"16",X"F0",X"1F",X"D0",X"1F",X"B5",X"15",X"F5",X"03",X"FC", + X"00",X"02",X"04",X"06",X"08",X"0A",X"0C",X"0E",X"10",X"12",X"14",X"16",X"18",X"1A",X"1C",X"1E", + X"20",X"22",X"24",X"26",X"28",X"2A",X"2C",X"2E",X"30",X"32",X"34",X"36",X"38",X"3A",X"3C",X"3E", + X"40",X"3E",X"3C",X"3A",X"38",X"36",X"34",X"32",X"30",X"2E",X"2C",X"2A",X"28",X"26",X"24",X"22", + X"20",X"1E",X"1C",X"1A",X"18",X"16",X"14",X"12",X"10",X"0E",X"0C",X"0A",X"08",X"06",X"04",X"02", + X"00",X"03",X"06",X"09",X"0C",X"0F",X"12",X"15",X"18",X"1B",X"1E",X"21",X"24",X"27",X"2A",X"2D", + X"30",X"33",X"36",X"39",X"3C",X"3F",X"42",X"45",X"48",X"4B",X"4E",X"51",X"54",X"57",X"5A",X"5D", + X"60",X"5D",X"5A",X"57",X"54",X"51",X"4E",X"4B",X"48",X"45",X"42",X"3F",X"3C",X"39",X"36",X"33", + X"30",X"2D",X"2A",X"27",X"24",X"21",X"1E",X"1B",X"18",X"15",X"12",X"0F",X"0C",X"09",X"06",X"03", + X"FC",X"6E",X"AC",X"FD",X"7F",X"AD",X"77",X"77",X"53",X"3F",X"A3",X"A8",X"C5",X"FC",X"6E",X"AC", + X"FD",X"7F",X"AD",X"77",X"77",X"43",X"C0",X"A3",X"D5",X"68",X"39",X"16",X"5F",X"E4",X"40",X"C5", + X"E5",X"83",X"5F",X"91",X"7A",X"C1",X"6B",X"51",X"7E",X"A0",X"FA",X"80",X"AF",X"10",X"FD",X"03", + X"F9",X"07",X"B8",X"2A",X"A4",X"5F",X"51",X"6E",X"55",X"6D",X"59",X"1A",X"AA",X"5A",X"A5",X"1E", + X"B8",X"65",X"B5",X"52",X"B9",X"46",X"A5",X"0F",X"E5",X"59",X"65",X"5E",X"E1",X"46",X"9E",X"92", + X"6A",X"5A",X"4A",X"7E",X"64",X"A5",X"4E",X"56",X"2E",X"96",X"66",X"A5",X"76",X"54",X"AE",X"45", + X"EA",X"25",X"F8",X"D1",X"E1",X"07",X"B9",X"55",X"9A",X"A5",X"E5",X"91",X"4B",X"A9",X"57",X"D4", + X"0B",X"6D",X"69",X"A5",X"53",X"B9",X"05",X"BE",X"05",X"FD",X"54",X"EA",X"42",X"BA",X"55",X"69", + X"00",X"05",X"0A",X"0F",X"14",X"19",X"1E",X"23",X"28",X"2D",X"32",X"37",X"3C",X"41",X"46",X"4B", + X"50",X"55",X"5A",X"5F",X"64",X"69",X"6E",X"73",X"78",X"7D",X"82",X"87",X"8C",X"91",X"96",X"9B", + X"9F",X"9B",X"96",X"91",X"8C",X"87",X"82",X"7D",X"78",X"73",X"6E",X"69",X"64",X"5F",X"5A",X"55", + X"50",X"4B",X"46",X"41",X"3C",X"37",X"32",X"2D",X"28",X"23",X"1E",X"19",X"14",X"0F",X"0A",X"05"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v-2n.bpr b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v-2n.bpr new file mode 100644 index 00000000..a1fe32ed Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v-2n.bpr differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_3na.bin b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_3na.bin new file mode 100644 index 00000000..45913d89 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_3na.bin differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7c.bin b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7c.bin new file mode 100644 index 00000000..0477b3d5 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7c.bin differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7d.bin b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7d.bin new file mode 100644 index 00000000..8e42ae80 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7d.bin differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7e.bin b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7e.bin new file mode 100644 index 00000000..921b0bd2 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7e.bin differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7f.bin b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7f.bin new file mode 100644 index 00000000..799334c2 Binary files /dev/null and b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/v_7f.bin differ diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/vid1.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/vid1.vhd new file mode 100644 index 00000000..68ffec95 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/vid1.vhd @@ -0,0 +1,278 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity vid1 is +port ( + clk : in std_logic; + addr : in std_logic_vector(11 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of vid1 is + type rom is array(0 to 4095) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"38",X"7C",X"C2",X"82",X"86",X"7C",X"38",X"00",X"02",X"02",X"FE",X"FE",X"42",X"02",X"00",X"00", + X"62",X"F2",X"BA",X"9A",X"9E",X"CE",X"46",X"00",X"8C",X"DE",X"F2",X"B2",X"92",X"86",X"04",X"00", + X"08",X"FE",X"FE",X"C8",X"68",X"38",X"18",X"00",X"1C",X"BE",X"A2",X"A2",X"A2",X"E6",X"E4",X"00", + X"0C",X"9E",X"92",X"92",X"D2",X"7E",X"3C",X"00",X"C0",X"E0",X"B0",X"9E",X"8E",X"C0",X"C0",X"00", + X"0C",X"6E",X"9A",X"9A",X"B2",X"F2",X"6C",X"00",X"78",X"FC",X"96",X"92",X"92",X"F2",X"60",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"3E",X"7E",X"C8",X"88",X"C8",X"7E",X"3E",X"00", + X"6C",X"FE",X"92",X"92",X"92",X"FE",X"FE",X"00",X"44",X"C6",X"82",X"82",X"C6",X"7C",X"38",X"00", + X"38",X"7C",X"C6",X"82",X"82",X"FE",X"FE",X"00",X"82",X"92",X"92",X"92",X"FE",X"FE",X"00",X"00", + X"80",X"90",X"90",X"90",X"90",X"FE",X"FE",X"00",X"9E",X"9E",X"92",X"82",X"C6",X"7C",X"38",X"00", + X"FE",X"FE",X"10",X"10",X"10",X"FE",X"FE",X"00",X"82",X"82",X"FE",X"FE",X"82",X"82",X"00",X"00", + X"FC",X"FE",X"02",X"02",X"02",X"06",X"04",X"00",X"82",X"C6",X"6E",X"3C",X"18",X"FE",X"FE",X"00", + X"02",X"02",X"02",X"02",X"FE",X"FE",X"00",X"00",X"FE",X"FE",X"70",X"38",X"70",X"FE",X"FE",X"00", + X"FE",X"FE",X"1C",X"38",X"70",X"FE",X"FE",X"00",X"7C",X"FE",X"82",X"82",X"82",X"FE",X"7C",X"00", + X"70",X"F8",X"88",X"88",X"88",X"FE",X"FE",X"00",X"7A",X"FC",X"8E",X"8A",X"82",X"FE",X"7C",X"00", + X"72",X"F6",X"9E",X"8C",X"88",X"FE",X"FE",X"00",X"0C",X"5E",X"D2",X"92",X"92",X"F6",X"64",X"00", + X"80",X"80",X"FE",X"FE",X"80",X"80",X"00",X"00",X"FC",X"FE",X"02",X"02",X"02",X"FE",X"FC",X"00", + X"F0",X"F8",X"1C",X"0E",X"1C",X"F8",X"F0",X"00",X"F8",X"FE",X"1C",X"38",X"1C",X"FE",X"F8",X"00", + X"C6",X"EE",X"7C",X"38",X"7C",X"EE",X"C6",X"00",X"C0",X"F0",X"1E",X"1E",X"F0",X"C0",X"00",X"00", + X"C2",X"E2",X"F2",X"BA",X"9E",X"8E",X"86",X"00",X"00",X"00",X"00",X"00",X"06",X"06",X"00",X"00", + X"00",X"10",X"10",X"10",X"10",X"10",X"10",X"00",X"00",X"40",X"40",X"40",X"40",X"40",X"40",X"00", + X"00",X"00",X"00",X"00",X"28",X"00",X"00",X"00",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40", + X"00",X"00",X"82",X"C6",X"6C",X"38",X"00",X"00",X"00",X"00",X"38",X"6C",X"C6",X"82",X"00",X"00", + X"00",X"00",X"82",X"FE",X"FE",X"82",X"00",X"00",X"82",X"FE",X"FE",X"82",X"82",X"FE",X"FE",X"82", + X"00",X"28",X"28",X"28",X"28",X"28",X"28",X"00",X"00",X"10",X"10",X"10",X"10",X"10",X"10",X"00", + X"F6",X"F6",X"00",X"00",X"F6",X"F6",X"00",X"00",X"FA",X"FA",X"00",X"00",X"FA",X"FA",X"00",X"00", + X"00",X"00",X"00",X"F6",X"F6",X"00",X"00",X"00",X"00",X"00",X"00",X"FA",X"FA",X"00",X"00",X"00", + X"00",X"00",X"00",X"E0",X"C0",X"00",X"00",X"00",X"00",X"E0",X"C0",X"00",X"E0",X"C0",X"00",X"00", + X"00",X"60",X"E0",X"00",X"60",X"E0",X"00",X"00",X"00",X"00",X"C0",X"00",X"C0",X"00",X"00",X"00", + X"FF",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"FF",X"80",X"80",X"80",X"80",X"80",X"80",X"80", + X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"FF",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"FF", + X"00",X"00",X"00",X"00",X"06",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"07",X"06",X"00",X"00", + X"38",X"28",X"3E",X"00",X"00",X"00",X"00",X"00",X"3E",X"00",X"3C",X"02",X"02",X"3C",X"00",X"0E", + X"22",X"2A",X"3E",X"00",X"00",X"0E",X"3A",X"2A",X"22",X"3E",X"00",X"3E",X"08",X"10",X"3E",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"1C",X"22",X"A5",X"BD",X"81",X"42",X"3C",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"3C",X"42",X"81",X"A5",X"7C",X"40",X"00",X"38",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"28",X"38",X"00",X"40",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"A2",X"00",X"F0",X"FC",X"FE",X"FF",X"FF",X"FF",X"FF", + X"00",X"01",X"0F",X"3F",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"03",X"07",X"0F", + X"54",X"A6",X"02",X"02",X"62",X"73",X"77",X"FF",X"FF",X"8F",X"76",X"7C",X"4E",X"A6",X"D7",X"A3", + X"FF",X"FF",X"FE",X"FD",X"7F",X"87",X"03",X"80",X"1F",X"3F",X"78",X"F0",X"F1",X"F6",X"F8",X"6F", + X"BF",X"5F",X"AF",X"4F",X"2A",X"90",X"40",X"A8",X"C1",X"61",X"51",X"25",X"35",X"A1",X"B2",X"AE", + X"CE",X"9A",X"31",X"3B",X"BF",X"3F",X"1D",X"08",X"1F",X"33",X"61",X"C0",X"C0",X"C7",X"C7",X"65", + X"40",X"A8",X"50",X"AA",X"4F",X"AF",X"5F",X"BF",X"AE",X"AE",X"B2",X"A1",X"25",X"55",X"41",X"61", + X"05",X"07",X"03",X"02",X"80",X"00",X"81",X"C1",X"61",X"C5",X"C7",X"C7",X"C0",X"61",X"33",X"1F", + X"FF",X"77",X"73",X"62",X"02",X"02",X"A6",X"54",X"51",X"E3",X"92",X"66",X"CC",X"76",X"0F",X"FF", + X"81",X"00",X"81",X"41",X"E0",X"FE",X"FF",X"FF",X"6F",X"F8",X"F6",X"F1",X"F0",X"78",X"3F",X"1F", + X"A2",X"C0",X"80",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"FE",X"FC",X"F0",X"00", + X"FF",X"FF",X"FF",X"7F",X"1F",X"07",X"01",X"00",X"0F",X"07",X"01",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"9F",X"9F",X"8E",X"80",X"8A",X"95",X"95",X"9F",X"84",X"8F",X"9F",X"9F",X"80",X"8E",X"91",X"91", + X"81",X"81",X"9F",X"9F",X"9E",X"80",X"9F",X"82",X"96",X"97",X"97",X"9D",X"9D",X"8D",X"80",X"9E", + X"38",X"7C",X"C2",X"82",X"86",X"7C",X"38",X"00",X"02",X"02",X"FE",X"FE",X"42",X"02",X"00",X"00", + X"62",X"F2",X"BA",X"9A",X"9E",X"4E",X"46",X"00",X"8C",X"DE",X"F2",X"B2",X"92",X"86",X"04",X"00", + X"08",X"FE",X"FE",X"C8",X"68",X"38",X"18",X"00",X"1C",X"BE",X"B2",X"B2",X"B2",X"E6",X"E4",X"00", + X"0C",X"9E",X"92",X"92",X"D2",X"7E",X"3C",X"00",X"C0",X"E0",X"B0",X"9E",X"8E",X"C0",X"C0",X"00", + X"0C",X"6E",X"9A",X"9A",X"B2",X"F2",X"6C",X"00",X"78",X"FC",X"96",X"92",X"92",X"F2",X"60",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0A",X"0A",X"0A",X"0A",X"0A",X"0A",X"0A",X"0A",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"10",X"7C",X"10",X"00",X"FF",X"00",X"FF",X"00", + X"00",X"3C",X"7E",X"52",X"4A",X"7E",X"3C",X"00",X"02",X"02",X"FE",X"FE",X"42",X"02",X"00",X"00", + X"00",X"22",X"72",X"5A",X"4E",X"66",X"22",X"00",X"00",X"44",X"6E",X"7A",X"52",X"46",X"44",X"00", + X"00",X"04",X"7E",X"7E",X"34",X"1C",X"0C",X"00",X"00",X"4C",X"5E",X"52",X"52",X"76",X"74",X"00", + X"00",X"0C",X"5E",X"52",X"52",X"7E",X"3C",X"00",X"00",X"60",X"70",X"58",X"4E",X"46",X"40",X"00", + X"00",X"2C",X"7E",X"52",X"52",X"7E",X"2C",X"00",X"00",X"38",X"7C",X"56",X"52",X"72",X"20",X"00", + X"7E",X"7E",X"30",X"18",X"30",X"7E",X"7E",X"00",X"1E",X"20",X"20",X"1E",X"20",X"20",X"3E",X"00", + X"81",X"81",X"01",X"FE",X"01",X"81",X"81",X"80",X"0A",X"0B",X"08",X"07",X"08",X"0B",X"0A",X"0A", + X"9F",X"9F",X"80",X"81",X"81",X"01",X"FE",X"00",X"0A",X"0A",X"0A",X"0A",X"0B",X"08",X"07",X"00", + X"00",X"00",X"00",X"07",X"08",X"0B",X"0A",X"0A",X"00",X"00",X"00",X"FF",X"00",X"FF",X"00",X"00", + X"00",X"00",X"00",X"FE",X"01",X"81",X"81",X"80",X"81",X"81",X"81",X"81",X"9F",X"9F",X"9F",X"80", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"C0",X"E0",X"F0",X"F8",X"FC",X"FE", + X"00",X"80",X"C0",X"E0",X"F0",X"F8",X"FC",X"FE",X"FE",X"FC",X"F8",X"F0",X"E0",X"C0",X"80",X"00", + X"FE",X"FC",X"F8",X"F0",X"E0",X"C0",X"00",X"00",X"00",X"80",X"C0",X"00",X"00",X"F8",X"FC",X"FE", + X"FF",X"FF",X"FF",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"FC",X"FD",X"03",X"03",X"FD",X"FE",X"FF", + X"FF",X"F7",X"FB",X"FD",X"FD",X"FB",X"FF",X"FF",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"57",X"57",X"FF",X"FF",X"1F",X"FF",X"57",X"57", + X"68",X"E8",X"FF",X"FF",X"E0",X"FF",X"A8",X"68",X"80",X"80",X"40",X"40",X"20",X"20",X"10",X"10", + X"08",X"08",X"04",X"04",X"02",X"02",X"01",X"01",X"00",X"10",X"00",X"00",X"08",X"08",X"10",X"00", + X"01",X"01",X"02",X"02",X"04",X"04",X"08",X"08",X"10",X"00",X"00",X"04",X"00",X"00",X"10",X"00", + X"00",X"00",X"00",X"3F",X"40",X"9F",X"A0",X"A0",X"A0",X"A0",X"A0",X"9F",X"40",X"3F",X"00",X"00", + X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"10",X"10",X"20",X"20",X"40",X"40",X"80",X"80", + X"01",X"01",X"02",X"02",X"04",X"04",X"08",X"08",X"00",X"00",X"00",X"FF",X"00",X"FF",X"00",X"00", + X"00",X"00",X"00",X"FF",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"C7",X"00",X"C7",X"00",X"00", + X"00",X"00",X"00",X"FF",X"00",X"FF",X"00",X"00",X"00",X"00",X"28",X"FF",X"38",X"FF",X"28",X"00", + X"00",X"00",X"00",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"FF",X"00",X"00",X"00", + X"00",X"00",X"00",X"66",X"99",X"66",X"00",X"00",X"00",X"00",X"02",X"67",X"9F",X"67",X"02",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"C3",X"24",X"3C",X"24",X"24",X"3C",X"24",X"C3",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"38",X"40",X"99",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"80",X"88",X"88", + X"88",X"88",X"80",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"A0",X"99",X"40",X"38", + X"00",X"00",X"F8",X"00",X"F0",X"00",X"00",X"00",X"40",X"80",X"40",X"20",X"10",X"08",X"10",X"20", + X"40",X"80",X"40",X"20",X"10",X"08",X"10",X"20",X"00",X"00",X"00",X"F0",X"00",X"F8",X"00",X"00", + X"3F",X"7F",X"C0",X"00",X"00",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"00",X"00",X"C0",X"C0",X"C0", + X"C0",X"C0",X"C0",X"00",X"00",X"C0",X"7F",X"3F",X"FC",X"FE",X"03",X"00",X"00",X"03",X"03",X"03", + X"03",X"03",X"03",X"00",X"00",X"03",X"03",X"03",X"03",X"03",X"03",X"00",X"00",X"03",X"FE",X"FC", + X"00",X"08",X"0C",X"FC",X"FC",X"00",X"A4",X"A6",X"00",X"C0",X"E8",X"00",X"40",X"A0",X"F8",X"F8", + X"50",X"50",X"4F",X"40",X"40",X"40",X"50",X"50",X"00",X"00",X"01",X"21",X"43",X"41",X"00",X"00", + X"01",X"20",X"10",X"11",X"03",X"21",X"00",X"00",X"00",X"01",X"41",X"23",X"11",X"01",X"00",X"00", + X"1F",X"20",X"40",X"8F",X"9F",X"98",X"98",X"98",X"98",X"98",X"98",X"98",X"98",X"98",X"98",X"98", + X"98",X"98",X"98",X"9F",X"8F",X"40",X"20",X"1F",X"01",X"09",X"F1",X"01",X"01",X"01",X"01",X"01", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"F8",X"F0",X"00",X"F0",X"40",X"40",X"E0",X"E0", + X"00",X"04",X"04",X"FC",X"F8",X"00",X"A8",X"A8",X"E0",X"F8",X"7D",X"01",X"70",X"88",X"FE",X"FE", + X"60",X"00",X"00",X"00",X"00",X"00",X"00",X"60",X"FF",X"F5",X"FB",X"FB",X"FB",X"FB",X"FB",X"FF", + X"F8",X"04",X"02",X"F1",X"F9",X"19",X"19",X"19",X"19",X"19",X"19",X"19",X"19",X"19",X"19",X"19", + X"19",X"19",X"19",X"F9",X"F1",X"02",X"04",X"F8",X"3C",X"42",X"A5",X"A5",X"A5",X"A5",X"A5",X"A5", + X"A5",X"A5",X"A5",X"A5",X"A5",X"BD",X"42",X"3C",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"06", + X"04",X"08",X"10",X"08",X"04",X"02",X"01",X"02",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"60",X"90",X"90",X"8A",X"80",X"40",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"42",X"24",X"00",X"00",X"24",X"42",X"00",X"01",X"0F",X"1F",X"3F",X"3F",X"37",X"4F",X"0E", + X"38",X"7C",X"C2",X"82",X"86",X"7C",X"38",X"00",X"02",X"02",X"FE",X"FE",X"42",X"02",X"00",X"00", + X"62",X"F2",X"BA",X"9A",X"9E",X"CE",X"46",X"00",X"8C",X"DE",X"F2",X"B2",X"92",X"86",X"04",X"00", + X"08",X"FE",X"FE",X"C8",X"68",X"38",X"18",X"00",X"1C",X"BE",X"A2",X"A2",X"A2",X"E6",X"E4",X"00", + X"0C",X"9E",X"92",X"92",X"D2",X"7E",X"3C",X"00",X"C0",X"E0",X"B0",X"9E",X"8E",X"C0",X"C0",X"00", + X"0C",X"6E",X"9A",X"9A",X"B2",X"F2",X"6C",X"00",X"78",X"FC",X"96",X"92",X"92",X"F2",X"60",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"3E",X"7E",X"C8",X"88",X"C8",X"7E",X"3E",X"00", + X"6C",X"FE",X"92",X"92",X"92",X"FE",X"FE",X"00",X"44",X"C6",X"82",X"82",X"C6",X"7C",X"38",X"00", + X"38",X"7C",X"C6",X"82",X"82",X"FE",X"FE",X"00",X"82",X"92",X"92",X"92",X"FE",X"FE",X"00",X"00", + X"80",X"90",X"90",X"90",X"90",X"FE",X"FE",X"00",X"9E",X"9E",X"92",X"82",X"C6",X"7C",X"38",X"00", + X"FE",X"FE",X"10",X"10",X"10",X"FE",X"FE",X"00",X"82",X"82",X"FE",X"FE",X"82",X"82",X"00",X"00", + X"FC",X"FE",X"02",X"02",X"02",X"06",X"04",X"00",X"82",X"C6",X"6E",X"3C",X"18",X"FE",X"FE",X"00", + X"02",X"02",X"02",X"02",X"FE",X"FE",X"00",X"00",X"FE",X"FE",X"70",X"38",X"70",X"FE",X"FE",X"00", + X"FE",X"FE",X"1C",X"38",X"70",X"FE",X"FE",X"00",X"7C",X"FE",X"82",X"82",X"82",X"FE",X"7C",X"00", + X"70",X"F8",X"88",X"88",X"88",X"FE",X"FE",X"00",X"7A",X"FC",X"8E",X"8A",X"82",X"FE",X"7C",X"00", + X"72",X"F6",X"9E",X"8C",X"88",X"FE",X"FE",X"00",X"0C",X"5E",X"D2",X"92",X"92",X"F6",X"64",X"00", + X"F8",X"F8",X"78",X"78",X"78",X"78",X"F8",X"F8",X"FC",X"FE",X"02",X"02",X"02",X"FE",X"FC",X"00", + X"F0",X"F8",X"1C",X"0E",X"1C",X"F8",X"F0",X"00",X"F8",X"FE",X"1C",X"38",X"1C",X"FE",X"F8",X"00", + X"C6",X"EE",X"7C",X"38",X"7C",X"EE",X"C6",X"00",X"C0",X"F0",X"1E",X"1E",X"F0",X"C0",X"00",X"00", + X"C2",X"E2",X"F2",X"BA",X"9E",X"8E",X"86",X"00",X"00",X"00",X"00",X"00",X"06",X"06",X"00",X"00", + X"00",X"10",X"10",X"10",X"10",X"10",X"10",X"00",X"00",X"40",X"40",X"40",X"40",X"40",X"40",X"00", + X"00",X"00",X"00",X"00",X"28",X"00",X"00",X"00",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40", + X"00",X"01",X"07",X"0F",X"1F",X"1F",X"3F",X"3F",X"00",X"80",X"E0",X"F0",X"F8",X"F8",X"FC",X"FC", + X"00",X"00",X"01",X"07",X"0F",X"1F",X"3F",X"3F",X"00",X"7F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"80",X"E0",X"F8",X"FC",X"FE",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"3F",X"1F",X"1F",X"0F",X"0F",X"01",X"3C",X"FF",X"FC",X"FC",X"F8",X"F0",X"E4",X"8C",X"3C",X"FC", + X"7F",X"7F",X"7F",X"7F",X"7F",X"7F",X"7F",X"7F",X"FF",X"FF",X"C7",X"C3",X"C1",X"C0",X"C0",X"C0", + X"FF",X"FF",X"FF",X"FF",X"FF",X"81",X"01",X"01",X"83",X"8F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"F8",X"E0", + X"7F",X"7F",X"7C",X"78",X"78",X"78",X"7C",X"7F",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"03",X"03",X"07",X"0F",X"0F",X"0F",X"07",X"03",X"FF",X"FF",X"FF",X"FF",X"FF",X"FE",X"F8",X"E0", + X"FF",X"FE",X"F8",X"E0",X"80",X"00",X"00",X"00",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"80",X"C0",X"C0",X"C0",X"C1",X"C3",X"C7",X"FF",X"03",X"01",X"01",X"81",X"FF",X"FF",X"FF",X"FF", + X"E0",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"00",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"F8",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"7F",X"00",X"3F",X"7F",X"7F",X"7F",X"7F",X"7F", + X"FF",X"1F",X"CF",X"EF",X"EF",X"E0",X"E0",X"E0",X"FF",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00", + X"FC",X"FC",X"FC",X"FC",X"F8",X"00",X"00",X"00",X"00",X"F0",X"FE",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"00",X"80",X"C0",X"E0",X"F0",X"F0",X"FF",X"FF",X"FF",X"FF",X"FF",X"E0",X"E0",X"E0", + X"FF",X"FF",X"FF",X"FF",X"FF",X"3F",X"1F",X"1F",X"F8",X"F8",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC", + X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"00",X"00",X"1F",X"3F",X"3F",X"3F",X"3F",X"3F", + X"1F",X"3F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FC",X"FC",X"FC",X"FC",X"FC",X"F8",X"F8",X"F0", + X"7F",X"7F",X"7F",X"7F",X"7F",X"7F",X"3F",X"00",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"C0",X"00", + X"3F",X"3F",X"3F",X"3F",X"3F",X"1F",X"00",X"00",X"FF",X"FF",X"FF",X"FF",X"FE",X"F0",X"00",X"00", + X"F0",X"E0",X"C0",X"80",X"00",X"00",X"00",X"00",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"FF", + X"40",X"40",X"C1",X"81",X"83",X"82",X"82",X"83",X"10",X"19",X"0F",X"0C",X"18",X"30",X"20",X"60", + X"41",X"43",X"41",X"40",X"40",X"60",X"20",X"30",X"8C",X"F8",X"10",X"30",X"20",X"60",X"40",X"40", + X"E0",X"80",X"80",X"80",X"80",X"80",X"83",X"86",X"80",X"80",X"80",X"FF",X"00",X"03",X"0E",X"38", + X"40",X"40",X"40",X"FF",X"80",X"80",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF", + X"00",X"FC",X"86",X"02",X"03",X"01",X"01",X"FF",X"00",X"FE",X"03",X"00",X"00",X"00",X"00",X"00", + X"83",X"02",X"83",X"C1",X"5E",X"73",X"60",X"40",X"00",X"00",X"00",X"40",X"60",X"73",X"5E",X"C1", + X"04",X"07",X"00",X"00",X"00",X"FF",X"81",X"00",X"00",X"00",X"00",X"80",X"80",X"80",X"01",X"07", + X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"00",X"04",X"04",X"04",X"04",X"04",X"04",X"04",X"FC", + X"08",X"08",X"0C",X"04",X"04",X"04",X"04",X"04",X"08",X"18",X"B0",X"E0",X"60",X"30",X"10",X"18", + X"02",X"02",X"02",X"82",X"82",X"86",X"04",X"0C",X"34",X"1C",X"08",X"0C",X"04",X"86",X"82",X"82", + X"00",X"FC",X"04",X"04",X"04",X"04",X"C4",X"64",X"04",X"04",X"04",X"04",X"1C",X"70",X"C0",X"00", + X"02",X"02",X"02",X"FE",X"06",X"04",X"04",X"04",X"1E",X"07",X"01",X"00",X"7F",X"40",X"40",X"40", + X"C3",X"C0",X"C0",X"40",X"40",X"40",X"40",X"78",X"82",X"82",X"83",X"80",X"80",X"80",X"F8",X"CE", + X"83",X"83",X"82",X"82",X"82",X"82",X"82",X"82",X"06",X"18",X"70",X"40",X"40",X"40",X"40",X"FD", + X"40",X"40",X"70",X"1C",X"07",X"01",X"00",X"01",X"00",X"7C",X"46",X"43",X"41",X"40",X"40",X"40", + X"00",X"00",X"C3",X"42",X"C3",X"00",X"00",X"00",X"81",X"E3",X"3E",X"0C",X"00",X"00",X"00",X"00", + X"85",X"85",X"87",X"00",X"00",X"00",X"00",X"00",X"81",X"FD",X"85",X"85",X"85",X"85",X"85",X"85", + X"00",X"00",X"07",X"0C",X"18",X"30",X"60",X"C1",X"18",X"0C",X"07",X"00",X"00",X"80",X"80",X"80", + X"00",X"3C",X"7E",X"52",X"4A",X"7E",X"3C",X"00",X"02",X"02",X"FE",X"FE",X"42",X"02",X"00",X"00", + X"00",X"22",X"72",X"5A",X"4E",X"66",X"22",X"00",X"00",X"44",X"6E",X"7A",X"52",X"46",X"44",X"00", + X"00",X"04",X"7E",X"7E",X"34",X"1C",X"0C",X"00",X"00",X"4C",X"5E",X"52",X"52",X"76",X"74",X"00", + X"00",X"0C",X"5E",X"52",X"52",X"7E",X"3C",X"00",X"00",X"60",X"70",X"58",X"4E",X"46",X"40",X"00", + X"00",X"2C",X"7E",X"52",X"52",X"7E",X"2C",X"00",X"00",X"38",X"7C",X"56",X"52",X"72",X"20",X"00", + X"00",X"00",X"00",X"00",X"80",X"C0",X"60",X"30",X"38",X"E0",X"80",X"00",X"FE",X"02",X"02",X"02", + X"82",X"02",X"02",X"02",X"02",X"02",X"02",X"0E",X"04",X"04",X"04",X"04",X"04",X"3E",X"62",X"C2", + X"04",X"04",X"04",X"04",X"04",X"04",X"04",X"04",X"02",X"02",X"FE",X"00",X"00",X"00",X"00",X"FC", + X"00",X"00",X"FE",X"02",X"02",X"02",X"02",X"02",X"80",X"80",X"E0",X"38",X"0E",X"03",X"00",X"FF", + X"30",X"F0",X"9C",X"87",X"81",X"80",X"80",X"80",X"40",X"41",X"43",X"41",X"40",X"40",X"60",X"20", + X"86",X"8C",X"F8",X"10",X"30",X"20",X"60",X"40",X"38",X"E0",X"80",X"80",X"80",X"80",X"80",X"83", + X"80",X"80",X"80",X"80",X"FF",X"00",X"03",X"0E",X"60",X"20",X"30",X"10",X"FF",X"80",X"80",X"80", + X"00",X"00",X"00",X"00",X"01",X"87",X"84",X"87",X"40",X"00",X"01",X"03",X"C6",X"7C",X"18",X"00", + X"C1",X"83",X"02",X"83",X"C1",X"5E",X"53",X"60",X"00",X"00",X"00",X"00",X"40",X"60",X"73",X"5E", + X"07",X"04",X"07",X"00",X"00",X"00",X"FF",X"81",X"00",X"00",X"00",X"00",X"80",X"80",X"80",X"01", + X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"04",X"04",X"1C",X"70",X"C0",X"00",X"00",X"FC", + X"7C",X"C4",X"84",X"04",X"04",X"04",X"04",X"04",X"82",X"02",X"02",X"02",X"82",X"82",X"86",X"04", + X"64",X"34",X"1C",X"08",X"0C",X"04",X"86",X"82",X"00",X"00",X"FC",X"04",X"04",X"04",X"04",X"C4", + X"04",X"04",X"04",X"04",X"04",X"1C",X"70",X"C0",X"06",X"04",X"0C",X"08",X"FC",X"04",X"04",X"04", + X"40",X"40",X"41",X"41",X"41",X"41",X"40",X"40",X"01",X"07",X"0C",X"18",X"10",X"30",X"20",X"60", + X"55",X"DD",X"80",X"00",X"00",X"81",X"C3",X"7E",X"DF",X"50",X"50",X"50",X"50",X"50",X"50",X"57", + X"06",X"82",X"82",X"82",X"82",X"82",X"02",X"02",X"FE",X"02",X"02",X"02",X"02",X"0E",X"08",X"0C", + X"F8",X"FC",X"FE",X"FE",X"FE",X"FF",X"FF",X"FF",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"F8",X"F0", + X"F8",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"F8", + X"FC",X"FC",X"F8",X"F8",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC", + X"F8",X"F8",X"F0",X"F0",X"E0",X"F8",X"FC",X"FC",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FC",X"FC", + X"F0",X"F8",X"F8",X"FC",X"FC",X"FE",X"FE",X"FE",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"F8", + X"F0",X"F8",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"F8",X"F0", + X"00",X"00",X"00",X"00",X"00",X"60",X"F8",X"FC",X"FC",X"FC",X"FC",X"F8",X"F0",X"F0",X"F8",X"F8", + X"FC",X"FC",X"FC",X"F8",X"F0",X"F0",X"F8",X"FC",X"00",X"00",X"60",X"F8",X"FC",X"FC",X"FC",X"FC", + X"01",X"01",X"02",X"02",X"04",X"04",X"08",X"08",X"00",X"00",X"00",X"FF",X"00",X"FF",X"00",X"00", + X"00",X"00",X"00",X"FF",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"C7",X"00",X"C7",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"01",X"01",X"02",X"02",X"04",X"04",X"08",X"08",X"00",X"00",X"00",X"FF",X"00",X"FF",X"00",X"00", + X"00",X"00",X"00",X"FF",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"C7",X"00",X"C7",X"00",X"00", + X"50",X"50",X"4F",X"40",X"40",X"40",X"50",X"50",X"00",X"00",X"01",X"21",X"43",X"41",X"00",X"00", + X"01",X"20",X"10",X"11",X"03",X"21",X"00",X"00",X"00",X"01",X"41",X"23",X"11",X"01",X"00",X"00", + X"1F",X"20",X"40",X"8F",X"9F",X"98",X"98",X"98",X"98",X"98",X"98",X"98",X"98",X"98",X"98",X"98", + X"98",X"98",X"98",X"9F",X"8F",X"40",X"20",X"1F",X"01",X"09",X"F1",X"01",X"01",X"01",X"01",X"01", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"F8",X"F0",X"00",X"F0",X"40",X"40",X"E0",X"E0", + X"00",X"04",X"04",X"FC",X"F8",X"00",X"A8",X"A8",X"E0",X"F8",X"7D",X"01",X"70",X"88",X"FE",X"FE", + X"60",X"00",X"00",X"00",X"00",X"00",X"00",X"60",X"FF",X"F5",X"FB",X"FB",X"FB",X"FB",X"FB",X"FF", + X"F8",X"04",X"02",X"F1",X"F9",X"19",X"19",X"19",X"19",X"19",X"19",X"19",X"19",X"19",X"19",X"19", + X"19",X"19",X"19",X"F9",X"F1",X"02",X"04",X"F8",X"3C",X"42",X"A5",X"A5",X"A5",X"A5",X"A5",X"A5", + X"A5",X"A5",X"A5",X"A5",X"A5",X"BD",X"42",X"3C",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"06", + X"04",X"08",X"10",X"08",X"04",X"02",X"01",X"02",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"60",X"90",X"90",X"8A",X"80",X"40",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"42",X"24",X"00",X"00",X"24",X"42",X"00",X"01",X"0F",X"1F",X"3F",X"3F",X"37",X"4F",X"0E"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/vid2.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/vid2.vhd new file mode 100644 index 00000000..298ba7cc --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/rom/vid2.vhd @@ -0,0 +1,278 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity vid2 is +port ( + clk : in std_logic; + addr : in std_logic_vector(11 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of vid2 is + type rom is array(0 to 4095) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"38",X"7C",X"C2",X"82",X"86",X"7C",X"38",X"00",X"02",X"02",X"FE",X"FE",X"42",X"02",X"00",X"00", + X"62",X"F2",X"BA",X"9A",X"9E",X"CE",X"46",X"00",X"8C",X"DE",X"F2",X"B2",X"92",X"86",X"04",X"00", + X"08",X"FE",X"FE",X"C8",X"68",X"38",X"18",X"00",X"1C",X"BE",X"A2",X"A2",X"A2",X"E6",X"E4",X"00", + X"0C",X"9E",X"92",X"92",X"D2",X"7E",X"3C",X"00",X"C0",X"E0",X"B0",X"9E",X"8E",X"C0",X"C0",X"00", + X"0C",X"6E",X"9A",X"9A",X"B2",X"F2",X"6C",X"00",X"78",X"FC",X"96",X"92",X"92",X"F2",X"60",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"3E",X"7E",X"C8",X"88",X"C8",X"7E",X"3E",X"00", + X"6C",X"FE",X"92",X"92",X"92",X"FE",X"FE",X"00",X"44",X"C6",X"82",X"82",X"C6",X"7C",X"38",X"00", + X"38",X"7C",X"C6",X"82",X"82",X"FE",X"FE",X"00",X"82",X"92",X"92",X"92",X"FE",X"FE",X"00",X"00", + X"80",X"90",X"90",X"90",X"90",X"FE",X"FE",X"00",X"9E",X"9E",X"92",X"82",X"C6",X"7C",X"38",X"00", + X"FE",X"FE",X"10",X"10",X"10",X"FE",X"FE",X"00",X"82",X"82",X"FE",X"FE",X"82",X"82",X"00",X"00", + X"FC",X"FE",X"02",X"02",X"02",X"06",X"04",X"00",X"82",X"C6",X"6E",X"3C",X"18",X"FE",X"FE",X"00", + X"02",X"02",X"02",X"02",X"FE",X"FE",X"00",X"00",X"FE",X"FE",X"70",X"38",X"70",X"FE",X"FE",X"00", + X"FE",X"FE",X"1C",X"38",X"70",X"FE",X"FE",X"00",X"7C",X"FE",X"82",X"82",X"82",X"FE",X"7C",X"00", + X"70",X"F8",X"88",X"88",X"88",X"FE",X"FE",X"00",X"7A",X"FC",X"8E",X"8A",X"82",X"FE",X"7C",X"00", + X"72",X"F6",X"9E",X"8C",X"88",X"FE",X"FE",X"00",X"0C",X"5E",X"D2",X"92",X"92",X"F6",X"64",X"00", + X"80",X"80",X"FE",X"FE",X"80",X"80",X"00",X"00",X"FC",X"FE",X"02",X"02",X"02",X"FE",X"FC",X"00", + X"F0",X"F8",X"1C",X"0E",X"1C",X"F8",X"F0",X"00",X"F8",X"FE",X"1C",X"38",X"1C",X"FE",X"F8",X"00", + X"C6",X"EE",X"7C",X"38",X"7C",X"EE",X"C6",X"00",X"C0",X"F0",X"1E",X"1E",X"F0",X"C0",X"00",X"00", + X"C2",X"E2",X"F2",X"BA",X"9E",X"8E",X"86",X"00",X"00",X"00",X"00",X"00",X"06",X"06",X"00",X"00", + X"00",X"10",X"10",X"10",X"10",X"10",X"10",X"00",X"00",X"40",X"40",X"40",X"40",X"40",X"40",X"00", + X"00",X"00",X"00",X"00",X"28",X"00",X"00",X"00",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40", + X"00",X"00",X"82",X"C6",X"6C",X"38",X"00",X"00",X"00",X"00",X"38",X"6C",X"C6",X"82",X"00",X"00", + X"00",X"00",X"82",X"FE",X"FE",X"82",X"00",X"00",X"82",X"FE",X"FE",X"82",X"82",X"FE",X"FE",X"82", + X"00",X"28",X"28",X"28",X"28",X"28",X"28",X"00",X"00",X"10",X"10",X"10",X"10",X"10",X"10",X"00", + X"F6",X"F6",X"00",X"00",X"F6",X"F6",X"00",X"00",X"FA",X"FA",X"00",X"00",X"FA",X"FA",X"00",X"00", + X"00",X"00",X"00",X"F6",X"F6",X"00",X"00",X"00",X"00",X"00",X"00",X"FA",X"FA",X"00",X"00",X"00", + X"00",X"00",X"00",X"E0",X"C0",X"00",X"00",X"00",X"00",X"E0",X"C0",X"00",X"E0",X"C0",X"00",X"00", + X"00",X"60",X"E0",X"00",X"60",X"E0",X"00",X"00",X"00",X"00",X"C0",X"00",X"C0",X"00",X"00",X"00", + X"FF",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"FF",X"80",X"80",X"80",X"80",X"80",X"80",X"80", + X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"FF",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"FF", + X"00",X"00",X"00",X"00",X"06",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"07",X"06",X"00",X"00", + X"38",X"28",X"3E",X"00",X"00",X"00",X"00",X"00",X"3E",X"00",X"3C",X"02",X"02",X"3C",X"00",X"0E", + X"22",X"2A",X"3E",X"00",X"00",X"0E",X"3A",X"2A",X"22",X"3E",X"00",X"3E",X"08",X"10",X"3E",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"1C",X"22",X"A5",X"BD",X"81",X"42",X"3C",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"3C",X"42",X"81",X"A5",X"FE",X"C2",X"82",X"BA",X"44",X"44",X"28",X"10", + X"10",X"28",X"44",X"44",X"AA",X"BA",X"82",X"C2",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"03",X"07",X"45",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"A3",X"59",X"FD",X"FD",X"9D",X"8C",X"88",X"00",X"00",X"00",X"01",X"03",X"31",X"59",X"28",X"5C", + X"00",X"00",X"00",X"00",X"80",X"78",X"FC",X"7F",X"00",X"00",X"07",X"0F",X"0E",X"09",X"07",X"00", + X"40",X"A0",X"50",X"B0",X"D0",X"68",X"B8",X"50",X"3E",X"9E",X"AE",X"DA",X"CA",X"DE",X"CD",X"D1", + X"3F",X"7B",X"F1",X"FB",X"7F",X"FF",X"FD",X"78",X"00",X"0C",X"1E",X"3F",X"3F",X"3E",X"3E",X"1C", + X"B8",X"50",X"A8",X"50",X"B0",X"50",X"A0",X"40",X"D1",X"D1",X"CD",X"DE",X"DA",X"AA",X"BE",X"9E", + X"7D",X"7F",X"FF",X"FE",X"7C",X"FE",X"7F",X"3F",X"1E",X"3C",X"3E",X"3E",X"3F",X"1E",X"0C",X"00", + X"00",X"88",X"8C",X"9D",X"FD",X"FD",X"59",X"A3",X"AE",X"1C",X"6D",X"19",X"33",X"01",X"00",X"00", + X"7F",X"FF",X"7E",X"BE",X"1C",X"00",X"00",X"00",X"00",X"07",X"09",X"0E",X"0F",X"07",X"00",X"00", + X"45",X"07",X"03",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"08",X"08",X"08",X"08",X"08",X"08",X"08",X"08",X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"00", + X"00",X"3C",X"7E",X"52",X"4A",X"7E",X"3C",X"00",X"02",X"02",X"FE",X"FE",X"42",X"02",X"00",X"00", + X"00",X"22",X"72",X"5A",X"4E",X"66",X"22",X"00",X"00",X"44",X"6E",X"7A",X"52",X"46",X"44",X"00", + X"00",X"04",X"7E",X"7E",X"34",X"1C",X"0C",X"00",X"00",X"4C",X"5E",X"52",X"52",X"76",X"74",X"00", + X"00",X"0C",X"5E",X"52",X"52",X"7E",X"3C",X"00",X"00",X"60",X"70",X"58",X"4E",X"46",X"40",X"00", + X"00",X"2C",X"7E",X"52",X"52",X"7E",X"2C",X"00",X"00",X"38",X"7C",X"56",X"52",X"72",X"20",X"00", + X"7E",X"7E",X"30",X"18",X"30",X"7E",X"7E",X"00",X"1E",X"20",X"20",X"1E",X"20",X"20",X"3E",X"00", + X"01",X"01",X"01",X"FE",X"01",X"01",X"01",X"00",X"08",X"08",X"08",X"07",X"08",X"08",X"08",X"08", + X"00",X"00",X"00",X"01",X"01",X"01",X"FE",X"00",X"08",X"08",X"08",X"08",X"08",X"08",X"07",X"00", + X"00",X"00",X"00",X"07",X"08",X"08",X"08",X"08",X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"FE",X"01",X"01",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"FF",X"FF",X"3F",X"03",X"03",X"3F",X"FF",X"FF",X"A7",X"A7",X"1F",X"1F",X"FF",X"1F",X"A7",X"A7", + X"00",X"00",X"00",X"00",X"1F",X"00",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"7F",X"7F",X"3B",X"3B",X"3F",X"3D",X"7B",X"FF", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"10",X"00",X"00",X"04",X"00",X"00",X"10",X"00", + X"00",X"00",X"00",X"00",X"3F",X"60",X"40",X"40",X"40",X"40",X"40",X"60",X"3F",X"00",X"00",X"00", + X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"28",X"38",X"FF",X"38",X"28",X"00", + X"00",X"00",X"00",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"C7",X"C7",X"C7",X"00",X"00", + X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"00",X"02",X"04",X"00",X"FF",X"06",X"03",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"02",X"00",X"00", + X"00",X"00",X"00",X"FF",X"FF",X"00",X"00",X"00",X"00",X"03",X"02",X"FC",X"FC",X"02",X"01",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"24",X"00",X"00",X"24",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"03",X"3B",X"61",X"41",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"70",X"7C",X"7E", + X"7E",X"7C",X"70",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"41",X"61",X"3B",X"03", + X"FC",X"FC",X"F8",X"F8",X"F0",X"F0",X"60",X"60",X"50",X"88",X"50",X"20",X"50",X"88",X"50",X"20", + X"50",X"88",X"50",X"20",X"50",X"88",X"50",X"20",X"60",X"60",X"F0",X"F0",X"F8",X"F8",X"FC",X"FC", + X"00",X"3F",X"40",X"C0",X"C0",X"40",X"40",X"40",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"40",X"40",X"40",X"C0",X"C0",X"40",X"3F",X"00",X"00",X"FC",X"02",X"03",X"03",X"02",X"02",X"02", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"02",X"02",X"02",X"03",X"03",X"02",X"FC",X"00", + X"00",X"08",X"0C",X"FC",X"FC",X"00",X"A4",X"A6",X"00",X"C0",X"E8",X"00",X"40",X"A0",X"F8",X"F8", + X"A0",X"A0",X"B0",X"BF",X"BF",X"B0",X"A0",X"A0",X"1C",X"3E",X"7E",X"7C",X"F8",X"FC",X"FE",X"FE", + X"FC",X"FE",X"FE",X"FC",X"F8",X"FC",X"FE",X"FE",X"FE",X"FC",X"FC",X"F8",X"7C",X"7E",X"3E",X"1C", + X"00",X"1F",X"3F",X"70",X"60",X"60",X"60",X"60",X"60",X"60",X"60",X"60",X"60",X"60",X"60",X"60", + X"60",X"60",X"60",X"60",X"70",X"3F",X"1F",X"00",X"06",X"06",X"0E",X"FE",X"FE",X"0E",X"06",X"06", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"F8",X"F0",X"00",X"F0",X"40",X"40",X"E0",X"E0", + X"00",X"04",X"04",X"FC",X"F8",X"00",X"A8",X"A8",X"E0",X"F8",X"7D",X"01",X"70",X"88",X"FE",X"FE", + X"00",X"F0",X"F0",X"60",X"60",X"F0",X"F0",X"00",X"81",X"80",X"90",X"80",X"A0",X"A1",X"81",X"81", + X"00",X"F8",X"FC",X"0E",X"06",X"06",X"06",X"06",X"06",X"06",X"06",X"06",X"06",X"06",X"06",X"06", + X"06",X"06",X"06",X"06",X"0E",X"FC",X"F8",X"00",X"00",X"3C",X"42",X"42",X"42",X"42",X"42",X"42", + X"42",X"42",X"42",X"42",X"42",X"42",X"3C",X"00",X"00",X"0F",X"0F",X"06",X"06",X"0F",X"0F",X"00", + X"04",X"08",X"10",X"08",X"04",X"02",X"01",X"02",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"60",X"90",X"90",X"8A",X"80",X"40",X"00", + X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF", + X"81",X"00",X"00",X"18",X"18",X"00",X"00",X"81",X"00",X"00",X"04",X"0A",X"1F",X"17",X"0D",X"06", + X"38",X"7C",X"C2",X"82",X"86",X"7C",X"38",X"00",X"02",X"02",X"FE",X"FE",X"42",X"02",X"00",X"00", + X"62",X"F2",X"BA",X"9A",X"9E",X"CE",X"46",X"00",X"8C",X"DE",X"F2",X"B2",X"92",X"86",X"04",X"00", + X"08",X"FE",X"FE",X"C8",X"68",X"38",X"18",X"00",X"1C",X"BE",X"A2",X"A2",X"A2",X"E6",X"E4",X"00", + X"0C",X"9E",X"92",X"92",X"D2",X"7E",X"3C",X"00",X"C0",X"E0",X"B0",X"9E",X"8E",X"C0",X"C0",X"00", + X"0C",X"6E",X"9A",X"9A",X"B2",X"F2",X"6C",X"00",X"78",X"FC",X"96",X"92",X"92",X"F2",X"60",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"3E",X"7E",X"C8",X"88",X"C8",X"7E",X"3E",X"00", + X"6C",X"FE",X"92",X"92",X"92",X"FE",X"FE",X"00",X"44",X"C6",X"82",X"82",X"C6",X"7C",X"38",X"00", + X"38",X"7C",X"C6",X"82",X"82",X"FE",X"FE",X"00",X"82",X"92",X"92",X"92",X"FE",X"FE",X"00",X"00", + X"80",X"90",X"90",X"90",X"90",X"FE",X"FE",X"00",X"9E",X"9E",X"92",X"82",X"C6",X"7C",X"38",X"00", + X"FE",X"FE",X"10",X"10",X"10",X"FE",X"FE",X"00",X"82",X"82",X"FE",X"FE",X"82",X"82",X"00",X"00", + X"FC",X"FE",X"02",X"02",X"02",X"06",X"04",X"00",X"82",X"C6",X"6E",X"3C",X"18",X"FE",X"FE",X"00", + X"02",X"02",X"02",X"02",X"FE",X"FE",X"00",X"00",X"FE",X"FE",X"70",X"38",X"70",X"FE",X"FE",X"00", + X"FE",X"FE",X"1C",X"38",X"70",X"FE",X"FE",X"00",X"7C",X"FE",X"82",X"82",X"82",X"FE",X"7C",X"00", + X"70",X"F8",X"88",X"88",X"88",X"FE",X"FE",X"00",X"7A",X"FC",X"8E",X"8A",X"82",X"FE",X"7C",X"00", + X"72",X"F6",X"9E",X"8C",X"88",X"FE",X"FE",X"00",X"0C",X"5E",X"D2",X"92",X"92",X"F6",X"64",X"00", + X"04",X"04",X"04",X"04",X"04",X"04",X"04",X"00",X"FC",X"FE",X"02",X"02",X"02",X"FE",X"FC",X"00", + X"F0",X"F8",X"1C",X"0E",X"1C",X"F8",X"F0",X"00",X"F8",X"FE",X"1C",X"38",X"1C",X"FE",X"F8",X"00", + X"C6",X"EE",X"7C",X"38",X"7C",X"EE",X"C6",X"00",X"C0",X"F0",X"1E",X"1E",X"F0",X"C0",X"00",X"00", + X"C2",X"E2",X"F2",X"BA",X"9E",X"8E",X"86",X"00",X"00",X"00",X"00",X"00",X"06",X"06",X"00",X"00", + X"00",X"10",X"10",X"10",X"10",X"10",X"10",X"00",X"00",X"40",X"40",X"40",X"40",X"40",X"40",X"00", + X"00",X"00",X"00",X"00",X"28",X"00",X"00",X"00",X"40",X"40",X"40",X"40",X"40",X"40",X"40",X"40", + X"03",X"0F",X"1F",X"3F",X"3F",X"7F",X"7F",X"7F",X"C0",X"F0",X"F8",X"FC",X"FC",X"FE",X"FE",X"FE", + X"00",X"03",X"0F",X"1F",X"3F",X"7F",X"7F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"C0",X"F0",X"FC",X"FE",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"00",X"00",X"00",X"80",X"81",X"C7", + X"7F",X"7F",X"3F",X"3F",X"1F",X"7F",X"FF",X"FF",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"EF",X"E7",X"E3",X"E1",X"E0", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"C3",X"07",X"DF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FC", + X"FF",X"FF",X"FF",X"FE",X"FC",X"FE",X"FF",X"FF",X"E0",X"C0",X"80",X"00",X"00",X"00",X"80",X"C0", + X"07",X"0F",X"1F",X"1F",X"3F",X"1F",X"1F",X"0F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FC", + X"FF",X"FF",X"FF",X"FC",X"F0",X"C0",X"00",X"00",X"F0",X"C0",X"00",X"00",X"00",X"00",X"00",X"00", + X"E0",X"E0",X"E1",X"E3",X"E7",X"EF",X"FF",X"FF",X"07",X"07",X"C3",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FC",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"F0",X"F0",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"00",X"00", + X"FE",X"FE",X"FE",X"FE",X"FE",X"FC",X"00",X"00",X"F8",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"C0",X"E0",X"F0",X"F8",X"F8",X"FC",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"F0",X"F0", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"7F",X"3F",X"FC",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE", + X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"00",X"3F",X"7F",X"7F",X"7F",X"7F",X"7F",X"7F", + X"7F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FC",X"FC", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"7F",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"E0", + X"7F",X"7F",X"7F",X"7F",X"7F",X"7F",X"3F",X"00",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"F8",X"00", + X"F8",X"F8",X"F0",X"E0",X"C0",X"00",X"00",X"00",X"7F",X"7F",X"7F",X"7F",X"7F",X"7F",X"7F",X"00", + X"3F",X"3F",X"3E",X"7E",X"7C",X"7C",X"7C",X"7C",X"0F",X"06",X"00",X"03",X"07",X"0F",X"1F",X"1F", + X"3E",X"3C",X"3E",X"3F",X"3F",X"1F",X"1F",X"0F",X"73",X"07",X"0F",X"0F",X"1F",X"1F",X"3F",X"3F", + X"1F",X"7F",X"7F",X"7F",X"7F",X"7F",X"7C",X"79",X"7F",X"7F",X"7F",X"00",X"00",X"00",X"01",X"07", + X"3F",X"3F",X"3F",X"00",X"7F",X"7F",X"7F",X"7F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"00", + X"FF",X"03",X"01",X"01",X"00",X"00",X"00",X"00",X"FF",X"01",X"FC",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"01",X"00",X"00",X"80",X"8C",X"9F",X"BF",X"FF",X"FF",X"FF",X"BF",X"9F",X"8C",X"80",X"00", + X"F8",X"F8",X"FF",X"FF",X"FF",X"00",X"7E",X"FF",X"FF",X"FF",X"FF",X"7F",X"7F",X"7F",X"FE",X"F8", + X"FF",X"FF",X"FF",X"00",X"FF",X"FF",X"FF",X"FF",X"F8",X"F8",X"F8",X"F8",X"F8",X"F8",X"F8",X"00", + X"F0",X"F0",X"F0",X"F8",X"F8",X"F8",X"F8",X"F8",X"F0",X"E0",X"40",X"00",X"80",X"C0",X"E0",X"E0", + X"FC",X"FC",X"FC",X"7C",X"7C",X"78",X"F8",X"F0",X"C8",X"E0",X"F0",X"F0",X"F8",X"78",X"7C",X"7C", + X"00",X"00",X"F8",X"F8",X"F8",X"F8",X"38",X"98",X"F8",X"F8",X"F8",X"F8",X"E0",X"80",X"00",X"00", + X"FC",X"FC",X"FC",X"00",X"F8",X"F8",X"F8",X"F8",X"01",X"00",X"00",X"00",X"00",X"3F",X"3F",X"3F", + X"3C",X"3F",X"3F",X"3F",X"3F",X"3F",X"3F",X"07",X"7C",X"7C",X"7C",X"7F",X"7F",X"7F",X"07",X"31", + X"7C",X"7C",X"7C",X"7C",X"7C",X"7C",X"7C",X"7C",X"01",X"07",X"0F",X"3F",X"3F",X"3F",X"3F",X"02", + X"3F",X"3F",X"0F",X"03",X"00",X"00",X"00",X"00",X"00",X"00",X"38",X"3C",X"3E",X"3F",X"3F",X"3F", + X"FF",X"FF",X"3C",X"3C",X"3C",X"FF",X"FF",X"FF",X"7E",X"1C",X"C1",X"F3",X"FF",X"FF",X"FF",X"FF", + X"78",X"78",X"78",X"FF",X"FF",X"FF",X"FF",X"FF",X"00",X"00",X"78",X"78",X"78",X"78",X"78",X"78", + X"FF",X"FF",X"F8",X"F0",X"E0",X"C0",X"80",X"00",X"E0",X"F0",X"F8",X"FF",X"FF",X"7F",X"7F",X"7F", + X"00",X"3C",X"7E",X"52",X"4A",X"7E",X"3C",X"00",X"02",X"02",X"FE",X"FE",X"42",X"02",X"00",X"00", + X"00",X"22",X"72",X"5A",X"4E",X"66",X"22",X"00",X"00",X"44",X"6E",X"7A",X"52",X"46",X"44",X"00", + X"00",X"04",X"7E",X"7E",X"34",X"1C",X"0C",X"00",X"00",X"4C",X"5E",X"52",X"52",X"76",X"74",X"00", + X"00",X"0C",X"5E",X"52",X"52",X"7E",X"3C",X"00",X"00",X"60",X"70",X"58",X"4E",X"46",X"40",X"00", + X"00",X"2C",X"7E",X"52",X"52",X"7E",X"2C",X"00",X"00",X"38",X"7C",X"56",X"52",X"72",X"20",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0",X"00",X"00",X"00",X"00",X"FC",X"FC",X"FC", + X"7C",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"F0",X"F8",X"F8",X"F8",X"F8",X"F8",X"C0",X"9C",X"3C", + X"F8",X"F8",X"F8",X"F8",X"F8",X"F8",X"F8",X"F8",X"FC",X"FC",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"FC",X"FC",X"FC",X"FC",X"FC",X"7F",X"7F",X"1F",X"07",X"01",X"00",X"00",X"00", + X"0F",X"0F",X"63",X"78",X"7E",X"7F",X"7F",X"7F",X"3F",X"3E",X"3C",X"3E",X"3F",X"3F",X"1F",X"1F", + X"79",X"73",X"07",X"0F",X"0F",X"1F",X"1F",X"3F",X"07",X"1F",X"7F",X"7F",X"7F",X"7F",X"7F",X"7C", + X"7F",X"7F",X"7F",X"7F",X"00",X"00",X"00",X"01",X"1F",X"1F",X"0F",X"0F",X"00",X"7F",X"7F",X"7F", + X"FF",X"FF",X"FF",X"FF",X"FE",X"78",X"78",X"78",X"BF",X"FF",X"FE",X"FC",X"39",X"83",X"E7",X"FF", + X"00",X"00",X"01",X"00",X"00",X"80",X"8C",X"9F",X"FF",X"FF",X"FF",X"FF",X"BF",X"9F",X"8C",X"80", + X"F8",X"F8",X"F8",X"FF",X"FF",X"FF",X"00",X"7E",X"FF",X"FF",X"FF",X"FF",X"7F",X"7F",X"7F",X"FE", + X"FF",X"FF",X"FF",X"FF",X"00",X"FF",X"FF",X"FF",X"F8",X"F8",X"E0",X"80",X"00",X"00",X"00",X"00", + X"80",X"38",X"78",X"F8",X"F8",X"F8",X"F8",X"F8",X"7C",X"FC",X"FC",X"FC",X"7C",X"7C",X"78",X"F8", + X"98",X"C8",X"E0",X"F0",X"F0",X"F8",X"78",X"7C",X"00",X"00",X"00",X"F8",X"F8",X"F8",X"F8",X"38", + X"F8",X"F8",X"F8",X"F8",X"F8",X"E0",X"80",X"00",X"F8",X"F8",X"F0",X"F0",X"00",X"F8",X"F8",X"F8", + X"3F",X"3F",X"3E",X"3E",X"3E",X"3E",X"3F",X"3F",X"00",X"00",X"03",X"07",X"0F",X"0F",X"1F",X"1F", + X"88",X"00",X"00",X"00",X"00",X"00",X"00",X"81",X"00",X"8F",X"8F",X"8F",X"8F",X"8F",X"8F",X"88", + X"F8",X"7C",X"7C",X"7C",X"7C",X"7C",X"FC",X"FC",X"00",X"FC",X"FC",X"FC",X"FC",X"F0",X"F0",X"F0", + X"C0",X"E0",X"F0",X"F0",X"F8",X"F8",X"FC",X"FC",X"F0",X"F0",X"F0",X"F0",X"60",X"00",X"00",X"80", + X"00",X"00",X"E0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"E0",X"80", + X"F0",X"E0",X"00",X"00",X"E0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0", + X"E0",X"C0",X"C0",X"80",X"00",X"00",X"00",X"E0",X"F8",X"F8",X"F8",X"F8",X"F8",X"F0",X"F0",X"E0", + X"C0",X"C0",X"E0",X"E0",X"F0",X"F0",X"F8",X"F8",X"F0",X"F0",X"F0",X"F0",X"70",X"20",X"00",X"80", + X"00",X"00",X"E0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"C0",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"60",X"F0",X"60",X"00",X"00",X"80",X"C0",X"C0",X"E0", + X"F0",X"F0",X"C0",X"00",X"00",X"00",X"00",X"E0",X"00",X"00",X"00",X"00",X"60",X"F0",X"F0",X"F0", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"28",X"38",X"FF",X"38",X"28",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"FF",X"00",X"00",X"00",X"00",X"00",X"28",X"38",X"FF",X"38",X"28",X"00", + X"A0",X"A0",X"B0",X"BF",X"BF",X"B0",X"A0",X"A0",X"1C",X"3E",X"7E",X"7C",X"F8",X"FC",X"FE",X"FE", + X"FC",X"FE",X"FE",X"FC",X"F8",X"FC",X"FE",X"FE",X"FE",X"FC",X"FC",X"F8",X"7C",X"7E",X"3E",X"1C", + X"00",X"1F",X"3F",X"70",X"60",X"60",X"60",X"60",X"60",X"60",X"60",X"60",X"60",X"60",X"60",X"60", + X"60",X"60",X"60",X"60",X"70",X"3F",X"1F",X"00",X"06",X"06",X"0E",X"FE",X"FE",X"0E",X"06",X"06", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"F8",X"F0",X"00",X"F0",X"40",X"40",X"E0",X"E0", + X"00",X"04",X"04",X"FC",X"F8",X"00",X"A8",X"A8",X"E0",X"F8",X"7D",X"01",X"70",X"88",X"FE",X"FE", + X"00",X"F0",X"F0",X"60",X"60",X"F0",X"F0",X"00",X"81",X"80",X"90",X"80",X"A0",X"A1",X"81",X"81", + X"00",X"F8",X"FC",X"0E",X"06",X"06",X"06",X"06",X"06",X"06",X"06",X"06",X"06",X"06",X"06",X"06", + X"06",X"06",X"06",X"06",X"0E",X"FC",X"F8",X"00",X"00",X"3C",X"42",X"42",X"42",X"42",X"42",X"42", + X"42",X"42",X"42",X"42",X"42",X"42",X"3C",X"00",X"00",X"0F",X"0F",X"06",X"06",X"0F",X"0F",X"00", + X"04",X"08",X"10",X"08",X"04",X"02",X"01",X"02",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"60",X"90",X"90",X"8A",X"80",X"40",X"00", + X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF", + X"81",X"00",X"00",X"18",X"18",X"00",X"00",X"81",X"00",X"00",X"04",X"0A",X"1F",X"17",X"0D",X"06"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/alu.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/alu.vhd new file mode 100644 index 00000000..22845122 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/alu.vhd @@ -0,0 +1,446 @@ +------------------------------------------------------------------------------- +-- +-- The Arithmetic Logic Unit (ALU). +-- It contains the ALU core plus the Accumulator and the Temp Reg. +-- +-- $Id: alu.vhd,v 1.8 2004/04/24 23:43:56 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_t; +use work.alu_pack.alu_op_t; + +entity alu is + + port ( + -- Global Interface ------------------------------------------------------- + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + -- T48 Bus Interface ------------------------------------------------------ + data_i : in word_t; + data_o : out word_t; + write_accu_i : in boolean; + write_shadow_i : in boolean; + write_temp_reg_i : in boolean; + read_alu_i : in boolean; + -- Decoder Interface ------------------------------------------------------ + carry_i : in std_logic; + carry_o : out std_logic; + aux_carry_o : out std_logic; + alu_op_i : in alu_op_t; + use_carry_i : in boolean; + da_high_i : in boolean; + da_overflow_o : out boolean; + accu_low_i : in boolean; + p06_temp_reg_i : in boolean; + p60_temp_reg_i : in boolean + ); + +end alu; + + +library ieee; +use ieee.numeric_std.all; + +use work.t48_pack.clk_active_c; +use work.t48_pack.res_active_c; +use work.t48_pack.bus_idle_level_c; +use work.t48_pack.nibble_t; +use work.alu_pack.all; + +-- pragma translate_off +use work.t48_tb_pack.tb_accu_s; +-- pragma translate_on + +architecture rtl of alu is + + -- the Accumulator and Temp Reg + signal accumulator_q, + accu_shadow_q, + temp_req_q : word_t; + -- inputs to the ALU core + signal in_a_s, + in_b_s : word_t; + -- output of the ALU core + signal data_s : word_t; + + signal add_result_s : alu_operand_t; + +begin + + ----------------------------------------------------------------------------- + -- Process working_regs + -- + -- Purpose: + -- Implements the working registers: + -- + Accumulator + -- + Temp Reg + -- + working_regs: process (res_i, clk_i) + begin + if res_i = res_active_c then + accumulator_q <= (others => '0'); + accu_shadow_q <= (others => '0'); + temp_req_q <= (others => '0'); + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + if write_accu_i then + if accu_low_i then + accumulator_q(nibble_t'range) <= data_i(nibble_t'range); + else + accumulator_q <= data_i; + end if; + end if; + + if write_shadow_i then + -- write shadow directly from t48 data bus + accu_shadow_q <= data_i; + else + -- default: update shadow Accumulator from real Accumulator + accu_shadow_q <= accumulator_q; + end if; + + if p06_temp_reg_i then + -- low nibble of DA sequence + temp_req_q <= "00000110"; + elsif p60_temp_reg_i then + -- high nibble of DA sequence + temp_req_q <= "01100000"; + elsif write_temp_reg_i then + -- normal load from T48 bus + temp_req_q <= data_i; + end if; + + end if; + + end if; + + end process working_regs; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Build the inputs to the ALU core. + -- Input A: + -- Unary operators use only Input A. + -- Is always fed from the shadow Accumulator. + -- Assumption: It never happens that the Accumulator is written and then + -- read for an ALU operation in the next cycle. + -- Its contents can thus be staged through the shadow Accu. + -- Input B: + -- Is always fed from the Temp Reg. + ----------------------------------------------------------------------------- + in_a_s <= accu_shadow_q; + in_b_s <= temp_req_q; + + + ----------------------------------------------------------------------------- + -- Process alu_core + -- + -- Purpose: + -- Implements the ALU core. + -- All operations defined in alu_op_t are handled here. + -- + alu_core: process (in_a_s, + in_b_s, + alu_op_i, + carry_i, + use_carry_i, + add_result_s) + + begin + -- default assigments + data_s <= (others => '0'); + carry_o <= '0'; + + case alu_op_i is + -- Operation: AND ------------------------------------------------------- + when ALU_AND => + data_s <= in_a_s and in_b_s; + + -- Operation: OR -------------------------------------------------------- + when ALU_OR => + data_s <= in_a_s or in_b_s; + + -- Operation: XOR ------------------------------------------------------- + when ALU_XOR => + data_s <= in_a_s xor in_b_s; + + -- Operation: Add ------------------------------------------------------- + when ALU_ADD => + data_s <= add_result_s(data_s'range); + carry_o <= add_result_s(add_result_s'high); + + -- Operation: CPL ------------------------------------------------------- + when ALU_CPL => + data_s <= not in_a_s; + + -- Operation: CLR ------------------------------------------------------- + when ALU_CLR => + data_s <= (others => '0'); + + -- Operation: RL -------------------------------------------------------- + when ALU_RL => + data_s(7 downto 1) <= in_a_s(6 downto 0); + carry_o <= in_a_s(7); + + if use_carry_i then + data_s(0) <= carry_i; + else + data_s(0) <= in_a_s(7); + end if; + + -- Operation: RR -------------------------------------------------------- + when ALU_RR => + data_s(6 downto 0) <= in_a_s(7 downto 1); + carry_o <= in_a_s(0); + + if use_carry_i then + data_s(7) <= carry_i; + else + data_s(7) <= in_a_s(0); + end if; + + -- Operation: Swap ------------------------------------------------------ + when ALU_SWAP => + data_s(3 downto 0) <= in_a_s(7 downto 4); + data_s(7 downto 4) <= in_a_s(3 downto 0); + + -- Operation: DEC ------------------------------------------------------- + when ALU_DEC => + data_s <= add_result_s(data_s'range); + + -- Operation: INC ------------------------------------------------------- + when ALU_INC => + data_s <= add_result_s(data_s'range); + + -- Operation CONCAT ----------------------------------------------------- + when ALU_CONCAT => + data_s <= in_b_s(7 downto 4) & in_a_s(3 downto 0); + + -- Operation: NOP ------------------------------------------------------- + when ALU_NOP => + data_s <= in_a_s; + + when others => + -- pragma translate_off + assert false + report "Unknown ALU operation selected!" + severity error; + -- pragma translate_on + + end case; + + end process alu_core; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process adder + -- + -- Purpose: + -- Implements the adder used by several instructions. + -- This way of modelling the adder forces resource sharing of: + -- * ADD + -- * INC + -- * DEC + -- + adder: process (in_a_s, + in_b_s, + alu_op_i, + carry_i, + use_carry_i) + + variable add_a_v, add_b_v : alu_operand_t; + variable c_v : alu_operand_t; + variable result_v : UNSIGNED(alu_operand_t'range); + variable aux_c_v : std_logic_vector(1 downto 0); + + begin + -- Carry Selection -------------------------------------------------------- + c_v := (others => '0'); + if use_carry_i and carry_i = '1' then + c_v(0) := '1'; + end if; + + -- Operand Selection ------------------------------------------------------ + -- defaults for ADD + add_a_v := '0' & in_a_s; + add_b_v := '0' & in_b_s; + + case alu_op_i is + when ALU_INC => + add_b_v := (others => '0'); + add_b_v(0) := '1'; + when ALU_DEC => + add_b_v := (others => '1'); + when others => + null; + end case; + + -- The Adder -------------------------------------------------------------- + result_v := UNSIGNED(add_a_v) + + UNSIGNED(add_b_v) + + UNSIGNED(c_v); + + add_result_s <= std_logic_vector(result_v); + + -- Auxiliary Carry -------------------------------------------------------- + aux_c_v := in_a_s(4) & in_b_s(4); + + aux_carry_o <= '0'; + case aux_c_v is + when "00" | "11" => + if result_v(4) = '1' then + aux_carry_o <= '1'; + end if; + + when "01" | "10" => + if result_v(4) = '0' then + aux_carry_o <= '1'; + end if; + + when others => + null; + + end case; + + end process adder; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process da_overflow + -- + -- Purpose: + -- Detect overflow situation during DA sequence. + -- + da_overflow: process (accu_shadow_q, + da_high_i) + + variable da_nibble_v : nibble_t; + + function da_overflow_f(data : in nibble_t) return boolean is + variable overflow_v : boolean; + begin + case data is + when "1010" | + "1011" | + "1100" | + "1101" | + "1110" | + "1111" => + overflow_v := true; + when others => + overflow_v := false; + end case; + + return(overflow_v); + end; + + begin + if da_high_i then + da_nibble_v := accu_shadow_q(7 downto 4); + else + da_nibble_v := accu_shadow_q(3 downto 0); + end if; + + da_overflow_o <= da_overflow_f(da_nibble_v); + + end process da_overflow; + -- + ----------------------------------------------------------------------------- + + + -- pragma translate_off + ----------------------------------------------------------------------------- + -- Testbench support. + ----------------------------------------------------------------------------- + tb_accu_s <= accumulator_q; + -- pragma translate_on + + ----------------------------------------------------------------------------- + -- Output Multiplexer. + ----------------------------------------------------------------------------- + data_o <= data_s + when read_alu_i else + (others => bus_idle_level_c); + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: alu.vhd,v $ +-- Revision 1.8 2004/04/24 23:43:56 arniml +-- move from std_logic_arith to numeric_std +-- +-- Revision 1.7 2004/04/07 22:09:03 arniml +-- remove unused signals +-- +-- Revision 1.6 2004/04/07 20:56:23 arniml +-- default assignment for aux_carry_o +-- +-- Revision 1.5 2004/04/06 20:21:53 arniml +-- fix sensitivity list +-- +-- Revision 1.4 2004/04/06 18:10:41 arniml +-- rework adder and force resource sharing between ADD, INC and DEC +-- +-- Revision 1.3 2004/04/04 14:18:52 arniml +-- add measures to implement XCHD +-- +-- Revision 1.2 2004/03/28 21:08:51 arniml +-- support for DA instruction +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/alu_pack-p.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/alu_pack-p.vhd new file mode 100644 index 00000000..9fbbb9f2 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/alu_pack-p.vhd @@ -0,0 +1,49 @@ +------------------------------------------------------------------------------- +-- +-- $Id: alu_pack-p.vhd,v 1.2 2004/04/04 14:18:53 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_width_c; + +package alu_pack is + + ----------------------------------------------------------------------------- + -- The ALU operations + ----------------------------------------------------------------------------- + type alu_op_t is (ALU_AND, ALU_OR, ALU_XOR, + ALU_CPL, ALU_CLR, + ALU_RL, ALU_RR, + ALU_SWAP, + ALU_DEC, ALU_INC, + ALU_ADD, + ALU_CONCAT, + ALU_NOP); + + ----------------------------------------------------------------------------- + -- The dedicated ALU arithmetic types. + ----------------------------------------------------------------------------- + subtype alu_operand_t is std_logic_vector(word_width_c downto 0); + +end alu_pack; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: alu_pack-p.vhd,v $ +-- Revision 1.2 2004/04/04 14:18:53 arniml +-- add measures to implement XCHD +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/bus_mux.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/bus_mux.vhd new file mode 100644 index 00000000..d79d3387 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/bus_mux.vhd @@ -0,0 +1,111 @@ +------------------------------------------------------------------------------- +-- +-- The T48 Bus Connector. +-- Multiplexes all drivers of the T48 bus. +-- +-- $Id: bus_mux.vhd,v 1.1 2004/03/23 21:31:52 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_t; + +entity bus_mux is + + port ( + alu_data_i : in word_t; + bus_data_i : in word_t; + dec_data_i : in word_t; + dm_data_i : in word_t; + pm_data_i : in word_t; + p1_data_i : in word_t; + p2_data_i : in word_t; + psw_data_i : in word_t; + tim_data_i : in word_t; + data_o : out word_t + ); + +end bus_mux; + + +use work.t48_pack.bus_idle_level_c; + +architecture rtl of bus_mux is + +begin + + or_tree: if bus_idle_level_c = '0' generate + data_o <= alu_data_i or + bus_data_i or + dec_data_i or + dm_data_i or + pm_data_i or + p1_data_i or + p2_data_i or + psw_data_i or + tim_data_i; + end generate; + + and_tree: if bus_idle_level_c = '1' generate + data_o <= alu_data_i and + bus_data_i and + dec_data_i and + dm_data_i and + pm_data_i and + p1_data_i and + p2_data_i and + psw_data_i and + tim_data_i; + end generate; + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: bus_mux.vhd,v $ +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/clock_ctrl.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/clock_ctrl.vhd new file mode 100644 index 00000000..d56c32fd --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/clock_ctrl.vhd @@ -0,0 +1,397 @@ +------------------------------------------------------------------------------- +-- +-- The Clock Control unit. +-- Clock States and Machine Cycles are generated here. +-- +-- $Id: clock_ctrl.vhd,v 1.4 2004/04/24 23:44:25 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.all; + +entity clock_ctrl is + + generic ( + -- divide XTAL1 by 3 to derive Clock States + xtal_div_3_g : integer := 1 + ); + + port ( + clk_i : in std_logic; + xtal_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + xtal3_o : out boolean; + multi_cycle_i : in boolean; + assert_psen_i : in boolean; + assert_prog_i : in boolean; + assert_rd_i : in boolean; + assert_wr_i : in boolean; + mstate_o : out mstate_t; + second_cycle_o : out boolean; + ale_o : out boolean; + psen_o : out boolean; + prog_o : out boolean; + rd_o : out boolean; + wr_o : out boolean + ); + +end clock_ctrl; + + +library ieee; +use ieee.numeric_std.all; + +architecture rtl of clock_ctrl is + + -- The three XTAL1 cycles. + signal xtal_q : unsigned(1 downto 0); + signal xtal1_s, + xtal2_s, + xtal3_s : boolean; + signal x1_s, + x2_s, + x3_s : std_logic; + + + -- The five clock states. + signal mstate_q : mstate_t; + + signal ale_q : boolean; + signal psen_q : boolean; + signal prog_q : boolean; + signal rd_q : boolean; + signal wr_q : boolean; + + + -- The Machine Cycle marker. + signal second_cycle_q : boolean; + signal multi_cycle_q : boolean; + +begin + + ----------------------------------------------------------------------------- + -- Verify the generics + ----------------------------------------------------------------------------- + + -- pragma translate_off + + -- XTAL1 divide by 3 -------------------------------------------------------- + assert (xtal_div_3_g = 1) or (xtal_div_3_g = 0) + report "xtal_div_3_g must be either 1 or 0!" + severity failure; + + -- pragma translate_on + + + ----------------------------------------------------------------------------- + -- Divide XTAL1 by 3 to derive Clock States. + ----------------------------------------------------------------------------- + use_xtal_div: if xtal_div_3_g = 1 generate + xtal: process (res_i, xtal_i) + begin + if res_i = res_active_c then + xtal_q <= TO_UNSIGNED(0, 2); + + elsif xtal_i'event and xtal_i = clk_active_c then + if xtal_q < 2 then + xtal_q <= xtal_q + 1; + else + xtal_q <= TO_UNSIGNED(0, 2); + end if; + + end if; + + end process xtal; + + x1_s <= '1' + when xtal_q = 0 else + '0'; + x2_s <= '1' + when xtal_q = 1 else + '0'; + x3_s <= '1' + when xtal_q = 2 else + '0'; + + end generate; + + ----------------------------------------------------------------------------- + -- XTAL1 is used directly for Clock States. + ----------------------------------------------------------------------------- + no_xtal_div: if xtal_div_3_g = 0 generate + xtal_q <= TO_UNSIGNED(0, 2); + + x1_s <= '1'; + x2_s <= '1'; + x3_s <= '1'; + + end generate; + + -- And finally the boolean flags -------------------------------------------- + xtal1_s <= to_boolean(x1_s); + xtal2_s <= to_boolean(x2_s); + xtal3_s <= to_boolean(x3_s); + + + ----------------------------------------------------------------------------- + -- Process external_signal + -- + -- Purpose: + -- Control signals ALE, PSEN, PROG and RD/WR are generated here. + -- + external_signals: process (res_i, xtal_i) + begin + if res_i = res_active_c then + ale_q <= false; + psen_q <= false; + prog_q <= false; + rd_q <= false; + wr_q <= false; + + elsif xtal_i'event and xtal_i = clk_active_c then + + case mstate_q is + when MSTATE5 => + -- RD, WR are set at the end of XTAL2 of first machine cycle + if xtal2_s and not second_cycle_q then + if assert_rd_i then + rd_q <= true; + end if; + if assert_wr_i then + wr_q <= true; + end if; + end if; + + when MSTATE1 => + if xtal3_s then + psen_q <= false; + end if; + + when MSTATE2 => + if xtal2_s then + -- RD, WR are removed at the end of XTAL3 of second machine cycle + rd_q <= false; + wr_q <= false; + -- PROG is removed at the and of XTAL3 of second machine cycle + prog_q <= false; + end if; + + when MSTATE3 => + -- ALE is set at the end of XTAL2 of every machine cycle + if xtal2_s then + ale_q <= true; + end if; + + when MSTATE4 => + if xtal3_s then + -- PSEN is set at the end of XTAL3 + if assert_psen_i then + psen_q <= true; + end if; + + end if; + + -- PROG is set at the and of XTAL2 + if xtal2_s and multi_cycle_q and not second_cycle_q and + assert_prog_i then + prog_q <= true; + end if; + + -- ALE is removed at the end of XTAL2 of every machine cycle + if xtal2_s then + ale_q <= false; + end if; + + when others => + -- recover when states are out of sync + ale_q <= false; + psen_q <= false; + prog_q <= false; + rd_q <= false; + wr_q <= false; + + end case; + + end if; + + end process external_signals; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process states + -- + -- Purpose: + -- The Clock State controller. + -- + states: process (res_i, clk_i) + begin + if res_i = res_active_c then + -- Reset machine state to MSTATE3 + -- This allows a proper instruction fetch for the first real instruction + -- after reset. + -- The MSTATE3 is part of a virtual NOP that has no MSTATE1 and MSTATE2. + mstate_q <= MSTATE3; + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + case mstate_q is + when MSTATE5 => + mstate_q <= MSTATE1; + + when MSTATE1 => + mstate_q <= MSTATE2; + + when MSTATE2 => + mstate_q <= MSTATE3; + + when MSTATE3 => + mstate_q <= MSTATE4; + + when MSTATE4 => + mstate_q <= MSTATE5; + + when others => + -- recover when states are out of sync + mstate_q <= MSTATE1; + + -- pragma translate_off + assert false + report "Encoding of Clock States failed!" + severity error; + -- pragma translate_on + + end case; + + end if; + + end if; + + end process states; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process machine_cycle + -- + -- Purpose: + -- Keep track of machine cycles. + -- Basically, this means to differ between first and second cycle. + -- + machine_cycle: process (res_i, clk_i) + variable state2_v, state5_v : boolean; + begin + if res_i = res_active_c then + multi_cycle_q <= false; + second_cycle_q <= false; + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + state2_v := mstate_q = MSTATE2; + state5_v := mstate_q = MSTATE5; + + -- multi cycle information is delivered in State 2 from the decoder + if state2_v and multi_cycle_i then + multi_cycle_q <= true; + end if; + + -- mark second machine cycle + if multi_cycle_q and state5_v then + second_cycle_q <= true; + end if; + + -- reset at end of second machine cycle + if state5_v and + (multi_cycle_q and second_cycle_q) then + multi_cycle_q <= false; + second_cycle_q <= false; + end if; + + end if; + + end if; + + end process machine_cycle; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Output assignments + ----------------------------------------------------------------------------- + xtal3_o <= xtal3_s; + mstate_o <= mstate_q; + second_cycle_o <= second_cycle_q; + ale_o <= ale_q; + psen_o <= psen_q; + prog_o <= prog_q; + rd_o <= rd_q; + wr_o <= wr_q; + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: clock_ctrl.vhd,v $ +-- Revision 1.4 2004/04/24 23:44:25 arniml +-- move from std_logic_arith to numeric_std +-- +-- Revision 1.3 2004/04/18 18:56:23 arniml +-- reset machine state to MSTATE3 to allow proper instruction fetch +-- after reset +-- +-- Revision 1.2 2004/03/28 12:55:06 arniml +-- move code for PROG out of if-branch for xtal3_s +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/cond_branch.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/cond_branch.vhd new file mode 100644 index 00000000..692a737e --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/cond_branch.vhd @@ -0,0 +1,215 @@ +------------------------------------------------------------------------------- +-- +-- The Conditional Branch Logic unit. +-- Decisions whether to take a jump or not are made here. +-- +-- $Id: cond_branch.vhd,v 1.2 2004/04/24 23:44:25 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_t; + +use work.cond_branch_pack.all; + +entity cond_branch is + + port ( + -- Global Interface ------------------------------------------------------- + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + -- Decoder Interface ------------------------------------------------------ + compute_take_i : in boolean; + branch_cond_i : in branch_conditions_t; + take_branch_o : out boolean; + accu_i : in word_t; + t0_i : in std_logic; + t1_i : in std_logic; + int_n_i : in std_logic; + f0_i : in std_logic; + f1_i : in std_logic; + tf_i : in std_logic; + carry_i : in std_logic; + comp_value_i : in comp_value_t + ); + +end cond_branch; + + +library ieee; +use ieee.numeric_std.all; + +use work.t48_pack.res_active_c; +use work.t48_pack.clk_active_c; + +architecture rtl of cond_branch is + + -- marker for branch taken + signal take_branch_s, + take_branch_q : boolean; + +begin + + ----------------------------------------------------------------------------- + -- Process decide_take + -- + -- Purpose: + -- Decides whether a branch has to be taken or not. + -- + decide_take: process (accu_i, + branch_cond_i, + t0_i, t1_i, + int_n_i, + f0_i, f1_i, + tf_i, + carry_i, + comp_value_i) + variable or_v : std_logic; + begin + -- default assignment + take_branch_s <= false; + or_v := '0'; + + case branch_cond_i is + -- Branch On: Accumulator Bit ------------------------------------------- + when COND_ON_BIT => + if accu_i(TO_INTEGER(UNSIGNED(comp_value_i))) = '1' then + take_branch_s <= true; + end if; + + -- Branch On: Accumulator Zero ------------------------------------------ + when COND_Z => + for i in accu_i'range loop + or_v := or_v or accu_i(i); + end loop; + take_branch_s <= or_v = not comp_value_i(0); + + -- Branch On: Carry ----------------------------------------------------- + when COND_C => + take_branch_s <= carry_i = comp_value_i(0); + + -- Branch On: Flag 0 ---------------------------------------------------- + when COND_F0 => + take_branch_s <= f0_i = '1'; + + -- Branch On: Flag 1 ---------------------------------------------------- + when COND_F1 => + take_branch_s <= f1_i = '1'; + + -- Branch On: Interrupt ------------------------------------------------- + when COND_INT => + take_branch_s <= int_n_i = '0'; + + -- Branch On: Test 0 ---------------------------------------------------- + when COND_T0 => + take_branch_s <= t0_i = comp_value_i(0); + + -- Branch On: Test 1 ---------------------------------------------------- + when COND_T1 => + take_branch_s <= t1_i = comp_value_i(0); + + -- Branch On: Timer Flag ------------------------------------------------ + when COND_TF => + take_branch_s <= tf_i = '1'; + + when others => + -- pragma translate_off + assert false + report "Unknown branch condition specified!" + severity error; + -- pragma translate_on + + end case; + + end process decide_take; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process reg + -- + -- Purpose: + -- Implement the marker register. + -- + reg: process (res_i, clk_i) + begin + if res_i = res_active_c then + take_branch_q <= false; + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + if compute_take_i then + take_branch_q <= take_branch_s; + end if; + + end if; + + end if; + + end process reg; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Output Mapping. + ----------------------------------------------------------------------------- + take_branch_o <= take_branch_q; + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: cond_branch.vhd,v $ +-- Revision 1.2 2004/04/24 23:44:25 arniml +-- move from std_logic_arith to numeric_std +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/cond_branch_pack-p.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/cond_branch_pack-p.vhd new file mode 100644 index 00000000..4d14ce0d --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/cond_branch_pack-p.vhd @@ -0,0 +1,39 @@ +------------------------------------------------------------------------------- +-- +-- $Id: cond_branch_pack-p.vhd,v 1.1 2004/03/23 21:31:52 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +package cond_branch_pack is + + ----------------------------------------------------------------------------- + -- The branch conditions. + ----------------------------------------------------------------------------- + type branch_conditions_t is (COND_ON_BIT, COND_Z, + COND_C, + COND_F0, COND_F1, + COND_INT, + COND_T0, COND_T1, + COND_TF); + + subtype comp_value_t is std_logic_vector(2 downto 0); + +end cond_branch_pack; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: cond_branch_pack-p.vhd,v $ +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/db_bus.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/db_bus.vhd new file mode 100644 index 00000000..f14fee6a --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/db_bus.vhd @@ -0,0 +1,151 @@ +------------------------------------------------------------------------------- +-- +-- The BUS unit. +-- Implements the BUS port logic. +-- +-- $Id: db_bus.vhd,v 1.2 2004/04/04 14:15:45 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_t; + +entity db_bus is + + port ( + -- Global Interface ------------------------------------------------------- + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + ea_i : in std_logic; + -- T48 Bus Interface ------------------------------------------------------ + data_i : in word_t; + data_o : out word_t; + write_bus_i : in boolean; + read_bus_i : in boolean; + -- BUS Interface ---------------------------------------------------------- + output_pcl_i : in boolean; + bidir_bus_i : in boolean; + pcl_i : in word_t; + db_i : in word_t; + db_o : out word_t; + db_dir_o : out std_logic + ); + +end db_bus; + + +use work.t48_pack.clk_active_c; +use work.t48_pack.res_active_c; +use work.t48_pack.bus_idle_level_c; +use work.t48_pack.to_stdLogic; + +architecture rtl of db_bus is + + -- the BUS output register + signal bus_q : word_t; + + -- BUS direction marker + signal db_dir_q : std_logic; + +begin + + ----------------------------------------------------------------------------- + -- Process bus_regs + -- + -- Purpose: + -- Implements the BUS output register. + -- + bus_regs: process (res_i, clk_i) + begin + if res_i = res_active_c then + bus_q <= (others => '0'); + db_dir_q <= '0'; + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + if write_bus_i then + bus_q <= data_i; + + db_dir_q <= '1'; + + elsif ea_i = '1' or bidir_bus_i then + db_dir_q <= '0'; + + end if; + + end if; + + end if; + + end process bus_regs; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Output Mapping. + ----------------------------------------------------------------------------- + db_o <= pcl_i + when output_pcl_i else + bus_q; + db_dir_o <= db_dir_q or to_stdLogic(output_pcl_i); + data_o <= (others => bus_idle_level_c) + when not read_bus_i else + db_i; + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: db_bus.vhd,v $ +-- Revision 1.2 2004/04/04 14:15:45 arniml +-- add dump_compare support +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/decoder.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/decoder.vhd new file mode 100644 index 00000000..f53ee56b --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/decoder.vhd @@ -0,0 +1,2006 @@ +------------------------------------------------------------------------------- +-- +-- The Decoder unit. +-- It decodes the instruction opcodes and executes them. +-- +-- $Id: decoder.vhd,v 1.15 2004/09/12 00:35:44 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_t; +use work.t48_pack.mstate_t; +use work.alu_pack.alu_op_t; +use work.cond_branch_pack.all; +use work.dmem_ctrl_pack.all; +use work.pmem_ctrl_pack.all; + +entity decoder is + + generic ( + -- store mnemonic in flip-flops (registered-out) + register_mnemonic_g : integer := 1 + ); + + port ( + -- Global Interface ------------------------------------------------------- + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + ea_i : in std_logic; + ale_i : in boolean; + int_n_i : in std_logic; + t0_dir_o : out std_logic; + -- T48 Bus Interface ------------------------------------------------------ + data_i : in word_t; + data_o : out word_t; + stack_high_o : out boolean; + alu_write_accu_o : out boolean; + alu_write_shadow_o : out boolean; + alu_write_temp_reg_o : out boolean; + alu_read_alu_o : out boolean; + bus_write_bus_o : out boolean; + bus_read_bus_o : out boolean; + dm_write_dmem_addr_o : out boolean; + dm_write_dmem_o : out boolean; + dm_read_dmem_o : out boolean; + p1_write_p1_o : out boolean; + p1_read_p1_o : out boolean; + p2_write_p2_o : out boolean; + p2_write_exp_o : out boolean; + p2_read_p2_o : out boolean; + p2_read_exp_o : out boolean; + pm_write_pcl_o : out boolean; + pm_read_pcl_o : out boolean; + pm_write_pch_o : out boolean; + pm_read_pch_o : out boolean; + pm_read_pmem_o : out boolean; + psw_read_psw_o : out boolean; + psw_read_sp_o : out boolean; + psw_write_psw_o : out boolean; + psw_write_sp_o : out boolean; + -- ALU Interface ---------------------------------------------------------- + alu_carry_i : in std_logic; + alu_op_o : out alu_op_t; + alu_use_carry_o : out boolean; + alu_da_high_o : out boolean; + alu_accu_low_o : out boolean; + alu_p06_temp_reg_o : out boolean; + alu_p60_temp_reg_o : out boolean; + alu_da_overflow_i : in boolean; + -- BUS Interface ---------------------------------------------------------- + bus_output_pcl_o : out boolean; + bus_bidir_bus_o : out boolean; + -- Clock Controller Interface --------------------------------------------- + clk_multi_cycle_o : out boolean; + clk_assert_psen_o : out boolean; + clk_assert_prog_o : out boolean; + clk_assert_rd_o : out boolean; + clk_assert_wr_o : out boolean; + clk_mstate_i : in mstate_t; + clk_second_cycle_i : in boolean; + -- Conditional Branch Logic Interface ------------------------------------- + cnd_compute_take_o : out boolean; + cnd_branch_cond_o : out branch_conditions_t; + cnd_take_branch_i : in boolean; + cnd_comp_value_o : out comp_value_t; + cnd_f1_o : out std_logic; + cnd_tf_o : out std_logic; + -- Data Memory Controller Interface --------------------------------------- + dm_addr_type_o : out dmem_addr_ident_t; + -- Port 1 Interface ------------------------------------------------------- + p1_read_reg_o : out boolean; + -- Port 2 Interface ------------------------------------------------------- + p2_read_reg_o : out boolean; + p2_output_pch_o : out boolean; + p2_output_exp_o : out boolean; + -- Program Memory Controller Interface ------------------------------------ + pm_inc_pc_o : out boolean; + pm_write_pmem_addr_o : out boolean; + pm_addr_type_o : out pmem_addr_ident_t; + -- Program Status Word Interface ------------------------------------------ + psw_special_data_o : out std_logic; + psw_carry_i : in std_logic; + psw_aux_carry_i : in std_logic; + psw_f0_i : in std_logic; + psw_inc_stackp_o : out boolean; + psw_dec_stackp_o : out boolean; + psw_write_carry_o : out boolean; + psw_write_aux_carry_o : out boolean; + psw_write_f0_o : out boolean; + psw_write_bs_o : out boolean; + -- Timer Interface -------------------------------------------------------- + tim_read_timer_o : out boolean; + tim_write_timer_o : out boolean; + tim_start_t_o : out boolean; + tim_start_cnt_o : out boolean; + tim_stop_tcnt_o : out boolean; + tim_overflow_i : in boolean + ); + +end decoder; + + +use work.t48_pack.all; +use work.alu_pack.all; +use work.decoder_pack.all; + +use work.t48_comp_pack.opc_decoder; +use work.t48_comp_pack.int; + +-- pragma translate_off +use work.t48_tb_pack.tb_istrobe_s; +-- pragma translate_on + +architecture rtl of decoder is + + -- Enable fixing a bug of Quartus II 4.0 + constant enable_quartus_bugfix_c : boolean := true; + + -- Opcode Decoder + signal opc_multi_cycle_s : boolean; + signal opc_read_bus_s : boolean; + signal opc_inj_int_s : boolean; + signal opc_opcode_s : word_t; + signal opc_mnemonic_s : mnemonic_t; + signal last_cycle_s : boolean; + + -- state translators + signal assert_psen_s : boolean; + + -- branch taken handshake + signal branch_taken_s, + branch_taken_q : boolean; + signal pm_inc_pc_s : boolean; + signal pm_write_pmem_addr_s : boolean; + -- additional signal to increment PC during CALL + signal add_inc_pc_s : boolean; + -- addtional signal to set PC during RET(R) + signal add_write_pmem_addr_s : boolean; + + -- Flag 1 + signal clear_f1_s, + cpl_f1_s : boolean; + signal f1_q : std_logic; + -- memory bank select + signal clear_mb_s, + set_mb_s : boolean; + signal mb_q : std_logic; + + -- T0 direction selection + signal ent0_clk_s : boolean; + signal t0_dir_q : std_logic; + + signal data_s : word_t; + signal read_dec_s : boolean; + + signal tf_s : std_logic; + + signal bus_read_bus_s : boolean; + signal add_read_bus_s : boolean; + + signal dm_write_dmem_s : boolean; + + -- interrupt handling + signal jtf_executed_s : boolean; + signal en_tcnti_s : boolean; + signal dis_tcnti_s : boolean; + signal en_i_s : boolean; + signal dis_i_s : boolean; + signal tim_int_s : boolean; + signal retr_executed_s : boolean; + signal int_executed_s : boolean; + signal int_pending_s : boolean; + signal int_in_progress_s : boolean; + + -- pragma translate_off + signal istrobe_res_q : std_logic; + signal istrobe_q : std_logic; + signal injected_int_q : std_logic; + -- pragma translate_on + +begin + + ----------------------------------------------------------------------------- + -- Opcode Decoder + ----------------------------------------------------------------------------- + opc_decoder_b : opc_decoder + generic map ( + register_mnemonic_g => register_mnemonic_g + ) + port map ( + clk_i => clk_i, + res_i => res_i, + en_clk_i => en_clk_i, + data_i => data_i, + read_bus_i => opc_read_bus_s, + inj_int_i => opc_inj_int_s, + opcode_o => opc_opcode_s, + mnemonic_o => opc_mnemonic_s, + multi_cycle_o => opc_multi_cycle_s + ); + + + ----------------------------------------------------------------------------- + -- Interrupt Controller. + ----------------------------------------------------------------------------- + int_b : int + port map ( + clk_i => clk_i, + res_i => res_i, + en_clk_i => en_clk_i, + clk_mstate_i => clk_mstate_i, + jtf_executed_i => jtf_executed_s, + tim_overflow_i => tim_overflow_i, + tf_o => tf_s, + en_tcnti_i => en_tcnti_s, + dis_tcnti_i => dis_tcnti_s, + int_n_i => int_n_i, + ale_i => ale_i, + last_cycle_i => last_cycle_s, + en_i_i => en_i_s, + dis_i_i => dis_i_s, + ext_int_o => open, + tim_int_o => tim_int_s, + retr_executed_i => retr_executed_s, + int_executed_i => int_executed_s, + int_pending_o => int_pending_s, + int_in_progress_o => int_in_progress_s + ); + + last_cycle_s <= not opc_multi_cycle_s or + (opc_multi_cycle_s and clk_second_cycle_i); + + ----------------------------------------------------------------------------- + -- Process machine_cycle + -- + -- Purpose: + -- Generates the control signals that are basically needed for the + -- handling of a machine cycle. + -- + machine_cycle: process (clk_mstate_i, + clk_second_cycle_i, + last_cycle_s, + ea_i, + assert_psen_s, + branch_taken_q, + int_pending_s) + + variable need_address_v : boolean; + + begin + -- default assignments + clk_assert_psen_o <= false; + pm_inc_pc_s <= false; + pm_write_pmem_addr_s <= false; + pm_read_pmem_o <= false; + bus_output_pcl_o <= false; + p2_output_pch_o <= false; + opc_read_bus_s <= false; + opc_inj_int_s <= false; + bus_read_bus_s <= false; + + need_address_v := not clk_second_cycle_i or + (clk_second_cycle_i and assert_psen_s); + + case clk_mstate_i is + when MSTATE1 => + if need_address_v and not int_pending_s then + if ea_i = '0' then + pm_read_pmem_o <= true; + else + bus_read_bus_s <= true; + p2_output_pch_o <= true; + end if; + end if; + + if not clk_second_cycle_i then + if not int_pending_s then + opc_read_bus_s <= true; + else + opc_inj_int_s <= true; -- inject interrupt call + end if; + end if; + + when MSTATE2 => + if need_address_v and not branch_taken_q and + not int_pending_s then + pm_inc_pc_s <= true; + end if; + + when MSTATE3 => + if need_address_v then + -- Theory of operation: + -- Program Memory address is updated at end of State 3 (or end of + -- State 2 in case of a RET). Address information is thus available + -- latest with State 4. + -- This is the time where we need information about access target + -- (internal or external = EA). EA information needs to be stable + -- until end of State 1. + pm_write_pmem_addr_s <= true; + end if; + + when MSTATE4 => + if ea_i = '1' and + ((not clk_second_cycle_i and assert_psen_s) + or last_cycle_s) then + clk_assert_psen_o <= true; + p2_output_pch_o <= true; + bus_output_pcl_o <= true; + end if; + + when MSTATE5 => + if ea_i = '1' and + (need_address_v or last_cycle_s) then + p2_output_pch_o <= true; + end if; + + when others => + -- pragma translate_off + assert false + report "Unkown machine state!" + severity error; + -- pragma translate_on + + end case; + + end process machine_cycle; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process decode + -- + -- Purpose: + -- Indentifies each single instruction and steps through the related + -- execution sequence. + -- + decode: process (alu_carry_i, + psw_aux_carry_i, + alu_da_overflow_i, + clk_mstate_i, + clk_second_cycle_i, + cnd_take_branch_i, + opc_opcode_s, + opc_mnemonic_s, + psw_carry_i, + psw_f0_i, + f1_q, + mb_q, + tim_int_s, + int_pending_s, + int_in_progress_s) + + procedure address_indirect_3_f is + begin + -- apply dmem address from selected register for indirect mode + if opc_opcode_s(3) = '0' or enable_quartus_bugfix_c then + dm_read_dmem_o <= true; + dm_write_dmem_addr_o <= true; + dm_addr_type_o <= DM_PLAIN; + end if; + end; + + procedure and_or_xor_add_4_f is + begin + -- write dmem contents to Temp Reg + dm_read_dmem_o <= true; + alu_write_temp_reg_o <= true; + end; + + procedure and_or_xor_add_5_f (alu_op : alu_op_t) is + begin + -- perform ALU operation and store in Accumulator + alu_op_o <= alu_op; + alu_read_alu_o <= true; + alu_write_accu_o <= true; + end; + + procedure cond_jump_c2_m1_f is + begin + -- store address in Program Counter low byte if branch has to + -- be taken +-- if clk_mstate_i = MSTATE1 and cnd_take_branch_i then + pm_write_pcl_o <= true; + branch_taken_s <= true; +-- end if; + end; + + -- intermediate value of the Program Memory Bank Flag + variable mb_v : std_logic; + + begin + -- default assignments + data_s <= (others => '-'); + read_dec_s <= false; + branch_taken_s <= false; + clear_f1_s <= false; + cpl_f1_s <= false; + clear_mb_s <= false; + set_mb_s <= false; + add_inc_pc_s <= false; + assert_psen_s <= false; + stack_high_o <= false; + alu_write_accu_o <= false; + alu_write_shadow_o <= false; + alu_write_temp_reg_o <= false; + alu_p06_temp_reg_o <= false; + alu_p60_temp_reg_o <= false; + alu_read_alu_o <= false; + bus_write_bus_o <= false; + bus_bidir_bus_o <= false; + dm_write_dmem_addr_o <= false; + dm_write_dmem_s <= false; + dm_read_dmem_o <= false; + pm_write_pcl_o <= false; + pm_read_pcl_o <= false; + pm_write_pch_o <= false; + pm_read_pch_o <= false; + pm_addr_type_o <= PM_PC; + psw_read_psw_o <= false; + psw_read_sp_o <= false; + psw_write_psw_o <= false; + psw_write_sp_o <= false; + alu_op_o <= ALU_NOP; + alu_use_carry_o <= false; + alu_da_high_o <= false; + alu_accu_low_o <= false; + clk_assert_prog_o <= false; + clk_assert_rd_o <= false; + clk_assert_wr_o <= false; + cnd_branch_cond_o <= COND_ON_BIT; + cnd_compute_take_o <= false; + cnd_comp_value_o <= opc_opcode_s(7 downto 5); + dm_addr_type_o <= DM_REG; + tim_read_timer_o <= false; + tim_write_timer_o <= false; + tim_start_t_o <= false; + tim_start_cnt_o <= false; + tim_stop_tcnt_o <= false; + p1_write_p1_o <= false; + p1_read_p1_o <= false; + p1_read_reg_o <= false; + p2_write_p2_o <= false; + p2_write_exp_o <= false; + p2_read_p2_o <= false; + p2_read_reg_o <= false; + p2_read_exp_o <= false; + p2_output_exp_o <= false; + psw_special_data_o <= '0'; + psw_inc_stackp_o <= false; + psw_dec_stackp_o <= false; + psw_write_carry_o <= false; + psw_write_aux_carry_o <= false; + psw_write_f0_o <= false; + psw_write_bs_o <= false; + jtf_executed_s <= false; + en_tcnti_s <= false; + dis_tcnti_s <= false; + en_i_s <= false; + dis_i_s <= false; + retr_executed_s <= false; + int_executed_s <= false; + add_write_pmem_addr_s <= false; + ent0_clk_s <= false; + add_read_bus_s <= false; + + -- the Program Memory Bank Flag is held low when interrupts are in progress + -- according to the MCS-48 User's Manual + if int_in_progress_s then + mb_v := '0'; + else + mb_v := mb_q; + end if; + + -- prepare potential register indirect address mode + if not clk_second_cycle_i and clk_mstate_i = MSTATE2 then + data_s <= (others => '0'); + if opc_opcode_s(3) = '1' then + data_s(2 downto 0) <= opc_opcode_s(2 downto 0); + else + data_s(2 downto 0) <= "00" & opc_opcode_s(0); + end if; + + read_dec_s <= true; + dm_write_dmem_addr_o <= true; + dm_addr_type_o <= DM_REG; + end if; + + case opc_mnemonic_s is + + -- Mnemonic ADD --------------------------------------------------------- + when MN_ADD => + case clk_mstate_i is + -- read RAM once for indirect address mode + when MSTATE3 => + if not enable_quartus_bugfix_c or + opc_opcode_s(3) = '0' then + address_indirect_3_f; + end if; + + -- store data from RAM to Temp Reg + when MSTATE4 => + and_or_xor_add_4_f; + + -- perform ADD and store in Accumulator + when MSTATE5 => + and_or_xor_add_5_f(alu_op => ALU_ADD); + + if opc_opcode_s(4) = '1' then + alu_use_carry_o <= true; + end if; + + psw_special_data_o <= alu_carry_i; + psw_write_carry_o <= true; + psw_write_aux_carry_o <= true; + + when others => + null; + + end case; + + -- Mnemonic ADD_A_DATA -------------------------------------------------- + when MN_ADD_A_DATA => + assert_psen_s <= true; + + if clk_second_cycle_i then + case clk_mstate_i is + -- write Temp Reg when contents of Program Memory is on bus + when MSTATE1 => + alu_write_temp_reg_o <= true; + + -- perform ADD and store in Accumulator + when MSTATE3 => + and_or_xor_add_5_f(alu_op => ALU_ADD); + + if opc_opcode_s(4) = '1' then + alu_use_carry_o <= true; + end if; + + psw_special_data_o <= alu_carry_i; + psw_write_carry_o <= true; + psw_write_aux_carry_o <= true; + + when others => + null; + + end case; + + end if; + + -- Mnemonic ANL --------------------------------------------------------- + when MN_ANL => + case clk_mstate_i is + -- read RAM once for indirect address mode + when MSTATE3 => + if not enable_quartus_bugfix_c or + opc_opcode_s(3) = '0' then + address_indirect_3_f; + end if; + + -- store data from RAM to Temp Reg + when MSTATE4 => + and_or_xor_add_4_f; + + -- perform AND and store in Accumulator + when MSTATE5 => + and_or_xor_add_5_f(alu_op => ALU_AND); + + when others => + null; + + end case; + + -- Mnemonic ANL_A_DATA -------------------------------------------------- + when MN_ANL_A_DATA => + assert_psen_s <= true; + + if clk_second_cycle_i then + case clk_mstate_i is + -- write Temp Reg when contents of Program Memory is on bus + when MSTATE1 => + alu_write_temp_reg_o <= true; + + -- perform AND and store in Accumulator + when MSTATE3 => + and_or_xor_add_5_f(alu_op => ALU_AND); + + when others => + null; + + end case; + + end if; + + -- Mnemonic ANL_EXT ----------------------------------------------------- + when MN_ANL_EXT => + assert_psen_s <= true; + + if not clk_second_cycle_i then + -- read port to Temp Reg + if clk_mstate_i = MSTATE5 then + if opc_opcode_s(1 downto 0) = "00" then + add_read_bus_s <= true; + elsif opc_opcode_s(1) = '0' then + p1_read_p1_o <= true; + p1_read_reg_o <= true; + else + p2_read_p2_o <= true; + p2_read_reg_o <= true; + end if; + + alu_write_temp_reg_o <= true; + end if; + + else + case clk_mstate_i is + -- write shadow Accumulator when contents of Program Memory is + -- on bus + when MSTATE1 => + alu_write_shadow_o <= true; + + -- loop shadow Accumulator through ALU to prevent update from + -- real Accumulator + when MSTATE2 => + alu_read_alu_o <= true; + alu_write_shadow_o <= true; + + -- write result of AND operation back to port + when MSTATE3 => + alu_op_o <= ALU_AND; + alu_read_alu_o <= true; + + if opc_opcode_s(1 downto 0) = "00" then + bus_write_bus_o <= true; + elsif opc_opcode_s(1) = '0' then + p1_write_p1_o <= true; + else + p2_write_p2_o <= true; + end if; + + when others => + null; + + end case; + + end if; + + -- Mnemonic CALL -------------------------------------------------------- + when MN_CALL => + assert_psen_s <= true; + + if not clk_second_cycle_i then + case clk_mstate_i is + -- read Stack Pointer and address Data Memory for low byte + -- also increment Program Counter to point to next instruction + when MSTATE3 => + psw_read_sp_o <= true; + dm_write_dmem_addr_o <= true; + dm_addr_type_o <= DM_STACK; + + -- only increment PC if this is not an injected CALL + -- injected CALLS are not located in Program Memory, + -- the PC points already to the instruction to be executed + -- after the interrupt + if not int_pending_s then + add_inc_pc_s <= true; + end if; + + -- store Program Counter low byte on stack + when MSTATE4 => + pm_read_pcl_o <= true; + dm_write_dmem_s <= true; + + -- store Program Counter high byte and PSW on stack + -- increment Stack pointer + when MSTATE5 => + psw_read_psw_o <= true; + pm_read_pch_o <= true; + dm_write_dmem_addr_o <= true; + dm_addr_type_o <= DM_STACK_HIGH; + dm_write_dmem_s <= true; + psw_inc_stackp_o <= true; + + when others => + null; + + end case; + + else + case clk_mstate_i is + -- store address in Program Counter low byte + when MSTATE1 => + pm_write_pcl_o <= true; + branch_taken_s <= true; + if int_pending_s then + -- apply low part of vector address manually + data_s <= (others => '0'); + data_s(1 downto 0) <= "11"; + if tim_int_s then + data_s(2) <= '1'; + end if; + read_dec_s <= true; + end if; + + when MSTATE2 => + pm_write_pch_o <= true; + read_dec_s <= true; + if not int_pending_s then + -- store high part of target address in Program Counter + data_s <= "0000" & mb_v & opc_opcode_s(7 downto 5); + else + -- apply high part of vector address manually + data_s <= (others => '0'); + int_executed_s <= true; + end if; + + when others => + null; + + end case; + + end if; + + -- Mnemonic CLR_A ------------------------------------------------------- + when MN_CLR_A => + -- write CLR output of ALU to Accumulator + if clk_mstate_i = MSTATE3 then + alu_op_o <= ALU_CLR; + alu_read_alu_o <= true; + alu_write_accu_o <= true; + end if; + + -- Mnemonic CLR_C ------------------------------------------------------- + when MN_CLR_C => + -- store 0 to Carry + if clk_mstate_i = MSTATE3 then + psw_special_data_o <= '0'; + psw_write_carry_o <= true; + end if; + + -- Mnemonic CLR_F ------------------------------------------------------- + when MN_CLR_F => + -- store 0 to selected flag + if clk_mstate_i = MSTATE3 then + if opc_opcode_s(5) = '0' then + psw_special_data_o <= '0'; + psw_write_f0_o <= true; + else + clear_f1_s <= true; + end if; + + end if; + + -- Mnemonic CPL_A ------------------------------------------------------- + when MN_CPL_A => + -- write CPL output of ALU to Accumulator + if clk_mstate_i = MSTATE3 then + alu_op_o <= ALU_CPL; + alu_read_alu_o <= true; + alu_write_accu_o <= true; + end if; + + -- Mnemnonic CPL_C ------------------------------------------------------ + when MN_CPL_C => + -- write inverse of Carry to PSW + if clk_mstate_i = MSTATE3 then + psw_special_data_o <= not psw_carry_i; + psw_write_carry_o <= true; + end if; + + -- Mnemonic CPL_F ------------------------------------------------------- + when MN_CPL_f => + -- write inverse of selected flag back to flag + if clk_mstate_i = MSTATE3 then + if opc_opcode_s(5) = '0' then + psw_special_data_o <= not psw_f0_i; + psw_write_f0_o <= true; + else + cpl_f1_s <= true; + end if; + + end if; + + -- Mnemonic DA ---------------------------------------------------------- + when MN_DA => + alu_op_o <= ALU_ADD; + + case clk_mstate_i is + -- Step 1: Preload Temp Reg with 0x06 + when MSTATE3 => + alu_p06_temp_reg_o <= true; + + -- Step 2: Check Auxiliary Carry and overflow on low nibble + -- Add 0x06 to shadow Accumulator if one is true + when MSTATE4 => + if psw_aux_carry_i = '1' or alu_da_overflow_i then + alu_read_alu_o <= true; + alu_write_shadow_o <= true; + end if; + + -- preload Temp Reg with 0x60 + alu_p60_temp_reg_o <= true; + + -- Step 3: Check overflow on high nibble + -- Add 0x60 to shadow Accumulator if true and store result + -- in Accumulator and PSW (only Carry) + when MSTATE5 => + alu_da_high_o <= true; + + if alu_da_overflow_i then + psw_special_data_o <= alu_carry_i; + else + alu_op_o <= ALU_NOP; + psw_special_data_o <= '0'; + end if; + alu_read_alu_o <= true; + alu_write_accu_o <= true; + psw_write_carry_o <= true; + + when others => + null; + + end case; + + -- Mnemonic DEC --------------------------------------------------------- + when MN_DEC => + case clk_mstate_i is + when MSTATE4 => + -- DEC Rr: store data from RAM to shadow Accumulator + if opc_opcode_s(6) = '1' then + dm_read_dmem_o <= true; + alu_write_shadow_o <= true; + end if; + + when MSTATE5 => + alu_op_o <= ALU_DEC; + alu_read_alu_o <= true; + + if opc_opcode_s(6) = '0' then + -- write DEC of Accumulator to Accumulator + alu_write_accu_o <= true; + else + -- store DEC of shadow Accumulator back to dmem + dm_write_dmem_s <= true; + end if; + + when others => + null; + + end case; + + -- Mnemonic DIS_EN_I ---------------------------------------------------- + when MN_DIS_EN_I => + if clk_mstate_i = MSTATE3 then + if opc_opcode_s(4) = '1' then + dis_i_s <= true; + else + en_i_s <= true; + end if; + end if; + + -- Mnemonic DIS_EN_TCNTI ------------------------------------------------ + when MN_DIS_EN_TCNTI => + if clk_mstate_i = MSTATE3 then + if opc_opcode_s(4) = '1' then + dis_tcnti_s <= true; + else + en_tcnti_s <= true; + end if; + end if; + + -- Mnemonic DJNZ -------------------------------------------------------- + when MN_DJNZ => + assert_psen_s <= true; + + if not clk_second_cycle_i then + case clk_mstate_i is + -- store data from RAM to shadow Accumulator + when MSTATE4 => + dm_read_dmem_o <= true; + alu_write_shadow_o <= true; + + -- write DEC result of shadow Accumulator back to dmem and + -- conditional branch logic + when MSTATE5 => + alu_op_o <= ALU_DEC; + alu_read_alu_o <= true; + dm_write_dmem_s <= true; + + cnd_compute_take_o <= true; + cnd_branch_cond_o <= COND_Z; + cnd_comp_value_o(0) <= '0'; + + when others => + null; + + end case; + + else + -- store address in Program Counter low byte if branch has to + -- be taken + if clk_mstate_i = MSTATE1 and cnd_take_branch_i then + cond_jump_c2_m1_f; + end if; + + end if; + + -- Mnemonic ENT0_CLK ---------------------------------------------------- + when MN_ENT0_CLK => + if clk_mstate_i = MSTATE3 then + ent0_clk_s <= true; + end if; + + -- Mnemonic IN ---------------------------------------------------------- + when MN_IN => + -- read Port and store in Accumulator + if clk_second_cycle_i and clk_mstate_i = MSTATE2 then + alu_write_accu_o <= true; + + if opc_opcode_s(1) = '0' then + p1_read_p1_o <= true; + else + p2_read_p2_o <= true; + end if; + end if; + + -- Mnemonic INS --------------------------------------------------------- + when MN_INS => + -- read BUS and store in Accumulator + if clk_second_cycle_i and clk_mstate_i = MSTATE2 then + alu_write_accu_o <= true; + + add_read_bus_s <= true; + end if; + + -- Mnemonic INC --------------------------------------------------------- + when MN_INC => + case clk_mstate_i is + -- read RAM once for indirect address mode + when MSTATE3 => + if not enable_quartus_bugfix_c or + opc_opcode_s(3) = '0' then + address_indirect_3_f; + end if; + + when MSTATE4 => + -- INC Rr; INC @ Rr: store data from RAM to shadow Accumulator + if opc_opcode_s(3 downto 2) /= "01" then + dm_read_dmem_o <= true; + alu_write_shadow_o <= true; + end if; + + when MSTATE5 => + alu_op_o <= ALU_INC; + alu_read_alu_o <= true; + + if opc_opcode_s(3 downto 2) = "01" then + -- write INC output of ALU to Accumulator + alu_write_accu_o <= true; + else + -- store INC of shadow Accumulator back to dmem + dm_write_dmem_s <= true; + end if; + + when others => + null; + + end case; + + -- Mnemonic JBB --------------------------------------------------------- + when MN_JBB => + assert_psen_s <= true; + cnd_branch_cond_o <= COND_ON_BIT; + + if not clk_second_cycle_i then + -- read Accumulator and start branch calculation + if clk_mstate_i = MSTATE3 then + alu_read_alu_o <= true; + cnd_compute_take_o <= true; + -- cnd_comp_value_o is ok by default assignment + end if; + + else + -- store address in Program Counter low byte if branch has to + -- be taken + if clk_mstate_i = MSTATE1 and cnd_take_branch_i then + cond_jump_c2_m1_f; + end if; + + end if; + + -- Mnemonic JC ---------------------------------------------------------- + when MN_JC => + assert_psen_s <= true; + cnd_branch_cond_o <= COND_C; + + if not clk_second_cycle_i then + -- start branch calculation + if clk_mstate_i = MSTATE3 then + cnd_compute_take_o <= true; + cnd_comp_value_o(0) <= opc_opcode_s(4); + end if; + + else + -- store address in Program Counter low byte if branch has to + -- be taken + if clk_mstate_i = MSTATE1 and cnd_take_branch_i then + cond_jump_c2_m1_f; + end if; + + end if; + + -- Mnemonic JF ---------------------------------------------------------- + when MN_JF => + assert_psen_s <= true; + + if not clk_second_cycle_i then + -- start branch calculation + if clk_mstate_i = MSTATE3 then + cnd_compute_take_o <= true; + if opc_opcode_s(7) = '1' then + -- JF0 + cnd_branch_cond_o <= COND_F0; + else + -- JF1 + cnd_branch_cond_o <= COND_F1; + end if; + + end if; + + else + -- store address in Program Counter low byte if branch has to + -- be taken + if clk_mstate_i = MSTATE1 and cnd_take_branch_i then + cond_jump_c2_m1_f; + end if; + + end if; + + + -- Mnemonic JMP --------------------------------------------------------- + when MN_JMP => + assert_psen_s <= true; + + if clk_second_cycle_i then + case clk_mstate_i is + -- store address in Program Counter low byte + when MSTATE1 => + pm_write_pcl_o <= true; + branch_taken_s <= true; + + -- store high part of target address in Program Counter + when MSTATE2 => + data_s <= "0000" & mb_v & opc_opcode_s(7 downto 5); + read_dec_s <= true; + pm_write_pch_o <= true; + + when others => + null; + + end case; + + end if; + + -- Mnemonic JMPP -------------------------------------------------------- + when MN_JMPP => + assert_psen_s <= true; + + if not clk_second_cycle_i then + -- write Accumulator to Program Memory address + -- (skip page offset update from Program Counter) + if clk_mstate_i = MSTATE3 then + alu_read_alu_o <= true; + pm_addr_type_o <= PM_PAGE; + end if; + + else + if clk_mstate_i = MSTATE1 then + -- store address in Program Counter low byte + pm_write_pcl_o <= true; + branch_taken_s <= true; + end if; + + end if; + + -- Mnemonic JNI --------------------------------------------------------- + when MN_JNI => + assert_psen_s <= true; + cnd_branch_cond_o <= COND_INT; + + if not clk_second_cycle_i then + -- start branch calculation + if clk_mstate_i = MSTATE3 then + cnd_compute_take_o <= true; + end if; + + else + -- store address in Program Counter low byte if branch has to + -- be taken + if clk_mstate_i = MSTATE1 and cnd_take_branch_i then + cond_jump_c2_m1_f; + end if; + + end if; + + -- Mnemonic JT ---------------------------------------------------------- + when MN_JT => + assert_psen_s <= true; + if opc_opcode_s(6) = '0' then + cnd_branch_cond_o <= COND_T0; + else + cnd_branch_cond_o <= COND_T1; + end if; + + if not clk_second_cycle_i then + -- start branch calculation + if clk_mstate_i = MSTATE3 then + cnd_compute_take_o <= true; + cnd_comp_value_o(0) <= opc_opcode_s(4); + end if; + + else + -- store address in Program Counter low byte if branch has to + -- be taken + if clk_mstate_i = MSTATE1 and cnd_take_branch_i then + cond_jump_c2_m1_f; + end if; + + end if; + + -- Mnemonic JTF --------------------------------------------------------- + when MN_JTF => + assert_psen_s <= true; + cnd_branch_cond_o <= COND_TF; + + if not clk_second_cycle_i then + -- start branch calculation + if clk_mstate_i = MSTATE3 then + cnd_compute_take_o <= true; + jtf_executed_s <= true; + end if; + + else + -- store address in Program Counter low byte if branch has to + -- be taken + if clk_mstate_i = MSTATE1 and cnd_take_branch_i then + cond_jump_c2_m1_f; + end if; + + end if; + + -- Mnemonic JZ ---------------------------------------------------------- + when MN_JZ => + assert_psen_s <= true; + cnd_branch_cond_o <= COND_Z; + + if not clk_second_cycle_i then + -- read Accumulator and start branch calculation + if clk_mstate_i = MSTATE3 then + alu_read_alu_o <= true; + cnd_compute_take_o <= true; + cnd_comp_value_o(0) <= opc_opcode_s(6); + end if; + + else + -- store address in Program Counter low byte if branch has to + -- be taken + if clk_mstate_i = MSTATE1 and cnd_take_branch_i then + cond_jump_c2_m1_f; + end if; + + end if; + + -- Mnemonic MOV_A_DATA -------------------------------------------------- + when MN_MOV_A_DATA => + assert_psen_s <= true; + + -- Write Accumulator when contents of Program Memory is on bus + -- during machine state 1 of second cycle. + if clk_second_cycle_i and clk_mstate_i = MSTATE1 then + alu_write_accu_o <= true; + end if; + + -- Mnemonic MOV_A_RR ---------------------------------------------------- + when MN_MOV_A_RR => + case clk_mstate_i is + -- read RAM once for indirect address mode + when MSTATE3 => + if not enable_quartus_bugfix_c or + opc_opcode_s(3) = '0' then + address_indirect_3_f; + end if; + + -- read data from RAM and store in Accumulator + when MSTATE4 => + and_or_xor_add_4_f; + alu_write_accu_o <= true; + + when others => + null; + + end case; + + -- Mnemonic MOV_A_PSW --------------------------------------------------- + when MN_MOV_A_PSW => + if clk_mstate_i = MSTATE3 then + psw_read_psw_o <= true; + psw_read_sp_o <= true; + alu_write_accu_o <= true; + end if; + + -- Mnemoniv MOV_PSW_A --------------------------------------------------- + when MN_MOV_PSW_A => + if clk_mstate_i = MSTATE3 then + alu_read_alu_o <= true; + psw_write_psw_o <= true; + psw_write_sp_o <= true; + end if; + + -- Mnemonic MOV_RR ------------------------------------------------------ + when MN_MOV_RR => + case clk_mstate_i is + -- read RAM once for indirect address mode + when MSTATE3 => + if not enable_quartus_bugfix_c or + opc_opcode_s(3) = '0' then + address_indirect_3_f; + end if; + + -- write Accumulator to dmem + when MSTATE5 => + alu_read_alu_o <= true; + dm_write_dmem_s <= true; + + when others => + null; + + end case; + + -- Mnemonic MOV_RR_DATA ------------------------------------------------- + when MN_MOV_RR_DATA => + assert_psen_s <= true; + + -- read RAM once for indirect address mode + if not clk_second_cycle_i and clk_mstate_i = MSTATE3 then + if not enable_quartus_bugfix_c or + opc_opcode_s(3) = '0' then + address_indirect_3_f; + end if; + end if; + + -- Write Data Memory when contents of Program Memory is on bus + -- during machine state 1 of second cycle. + if clk_second_cycle_i and clk_mstate_i = MSTATE1 then + dm_write_dmem_s <= true; + end if; + + -- Mnemonic MOV_T ------------------------------------------------------- + when MN_MOV_T => + if clk_mstate_i = MSTATE3 then + if opc_opcode_s(5) = '1' then + alu_read_alu_o <= true; -- MOV T, A + tim_write_timer_o <= true; + else + tim_read_timer_o <= true; -- MOV A, T + alu_write_accu_o <= true; + end if; + end if; + + -- Mnemonic OUTD_PP_A --------------------------------------------------- + when MN_OUTD_PP_A => + clk_assert_prog_o <= true; + + if not clk_second_cycle_i then + case clk_mstate_i is + -- propagate expander port number to Port 2 + when MSTATE3 => + + data_s(7 downto 4) <= (others => '0'); + data_s(1 downto 0) <= opc_opcode_s(1 downto 0); + -- decide which 8243 command to use + case opc_opcode_s(7 downto 4) is + when "1001" => + data_s(3 downto 2) <= "11"; -- ANLD command + when "1000" => + data_s(3 downto 2) <= "10"; -- ORLD command + when "0011" => + data_s(3 downto 2) <= "01"; -- MOVD command + when others => + null; + end case; + + read_dec_s <= true; + p2_write_exp_o <= true; + + -- output expander port number on Port 2 while active edge of PROG + -- write Accumulator to expander port + when MSTATE4 => + p2_output_exp_o <= true; + + alu_read_alu_o <= true; + p2_write_exp_o <= true; + + when MSTATE5 => + p2_output_exp_o <= true; + + when others => + null; + + end case; + + else + -- hold expander port until inactive edge of PROG + if clk_mstate_i = MSTATE1 or clk_mstate_i = MSTATE2 then + p2_output_exp_o <= true; + end if; + + end if; + + -- Mnemonic MOVD_A_PP --------------------------------------------------- + when MN_MOVD_A_PP => + clk_assert_prog_o <= true; + + if not clk_second_cycle_i then + case clk_mstate_i is + -- propagate expander port number to Port 2 + when MSTATE3 => + data_s <= "0000" & + "00" & -- 8243 command: read + opc_opcode_s(1 downto 0); + read_dec_s <= true; + p2_write_exp_o <= true; + + -- output expander port number on Port 2 while active edge of PROG + -- write 1's to expander port to set lower nibble of Port 2 to input + when MSTATE4 => + p2_output_exp_o <= true; + + data_s(nibble_t'range) <= (others => '1'); + read_dec_s <= true; + p2_write_exp_o <= true; + + when MSTATE5 => + p2_output_exp_o <= true; + + when others => + null; + + end case; + + else + case clk_mstate_i is + -- hold expander port until inactive edge of PROG + when MSTATE1 => + p2_output_exp_o <= true; + + -- hold expander port until inactive edge of PROG + -- write Accumulator with nibble of expander port + when MSTATE2 => + p2_read_p2_o <= true; + p2_output_exp_o <= true; + p2_read_exp_o <= true; + alu_write_accu_o <= true; + + when others => + null; + + end case; + + end if; + + -- Mnemonic MOVP -------------------------------------------------------- + when MN_MOVP => + assert_psen_s <= true; + + if not clk_second_cycle_i then + -- write Accumulator to Program Memory address + -- (skip page offset update from Program Counter) + if clk_mstate_i = MSTATE3 then + alu_read_alu_o <= true; + if opc_opcode_s(6) = '0' then + pm_addr_type_o <= PM_PAGE; + else + pm_addr_type_o <= PM_PAGE3; + end if; + end if; + + else + if clk_mstate_i = MSTATE1 then + -- store data from Program Memory in Accumulator + alu_write_accu_o <= true; + -- trick & treat to prevent additional PC increment + -- our branch target is the previously incremented PC! + branch_taken_s <= true; + end if; + + end if; + + -- Mnemonic MOVX -------------------------------------------------------- + when MN_MOVX => + bus_bidir_bus_o <= true; + + if opc_opcode_s(4) = '0' then + clk_assert_rd_o <= true; + else + clk_assert_wr_o <= true; + end if; + + if not clk_second_cycle_i then + case clk_mstate_i is + -- read dmem and put contents on BUS as external address + when MSTATE3 => + dm_read_dmem_o <= true; + bus_write_bus_o <= true; + + -- store contents of Accumulator to BUS + when MSTATE5 => + if opc_opcode_s(4) = '1' then + alu_read_alu_o <= true; + bus_write_bus_o <= true; + end if; + + when others => + null; + end case; + + else + if clk_mstate_i = MSTATE1 then + if opc_opcode_s(4) = '0' then + -- store contents of BUS in Accumulator + add_read_bus_s <= true; + alu_write_accu_o <= true; + else + -- store contents of Accumulator to BUS + alu_read_alu_o <= true; + bus_write_bus_o <= true; + end if; + end if; + + end if; + + -- Mnemonic NOP --------------------------------------------------------- + when MN_NOP => + -- nothing to do + + -- Mnemonic ORL --------------------------------------------------------- + when MN_ORL => + case clk_mstate_i is + -- read RAM once for indirect address mode + when MSTATE3 => + if not enable_quartus_bugfix_c or + opc_opcode_s(3) = '0' then + address_indirect_3_f; + end if; + + -- store data from RAM to Temp Reg + when MSTATE4 => + and_or_xor_add_4_f; + + -- perform OR and store in Accumulator + when MSTATE5 => + and_or_xor_add_5_f(alu_op => ALU_OR); + + when others => + null; + + end case; + + -- Mnemonic ORL_A_DATA -------------------------------------------------- + when MN_ORL_A_DATA => + assert_psen_s <= true; + + if clk_second_cycle_i then + case clk_mstate_i is + -- write Temp Reg when contents of Program Memory is on bus + when MSTATE1 => + alu_write_temp_reg_o <= true; + + -- perform OR and store in Accumulator + when MSTATE3 => + and_or_xor_add_5_f(alu_op => ALU_OR); + + when others => + null; + + end case; + + end if; + + -- Mnemonic ORL_EXT ----------------------------------------------------- + when MN_ORL_EXT => + assert_psen_s <= true; + + if not clk_second_cycle_i then + -- read port to Temp Reg + if clk_mstate_i = MSTATE5 then + if opc_opcode_s(1 downto 0) = "00" then + add_read_bus_s <= true; + elsif opc_opcode_s(1) = '0' then + p1_read_p1_o <= true; + p1_read_reg_o <= true; + else + p2_read_p2_o <= true; + p2_read_reg_o <= true; + end if; + + alu_write_temp_reg_o <= true; + end if; + + else + case clk_mstate_i is + -- write shadow Accumulator when contents of Program Memory is + -- on bus + when MSTATE1 => + alu_write_shadow_o <= true; + + -- loop shadow Accumulator through ALU to prevent update from + -- real Accumulator + when MSTATE2 => + alu_read_alu_o <= true; + alu_write_shadow_o <= true; + + -- write result of OR operation back to port + when MSTATE3 => + alu_op_o <= ALU_OR; + alu_read_alu_o <= true; + + if opc_opcode_s(1 downto 0) = "00" then + bus_write_bus_o <= true; + elsif opc_opcode_s(1) = '0' then + p1_write_p1_o <= true; + else + p2_write_p2_o <= true; + end if; + + when others => + null; + + end case; + + end if; + + -- Mnemonic OUTL_EXT ---------------------------------------------------- + when MN_OUTL_EXT => + -- read Accumulator and store in Port/BUS output register + if clk_second_cycle_i and clk_mstate_i = MSTATE4 then + alu_read_alu_o <= true; + + if opc_opcode_s(4) = '1' then + if opc_opcode_s(1) = '0' then + p1_write_p1_o <= true; + else + p2_write_p2_o <= true; + end if; + + else + bus_write_bus_o <= true; + + end if; + + end if; + + -- Mnemonic RET --------------------------------------------------------- + when MN_RET => + if not clk_second_cycle_i then + case clk_mstate_i is + -- decrement Stack Pointer + when MSTATE3 => + psw_dec_stackp_o <= true; + + -- read Stack Pointer and address Data Memory for low byte + when MSTATE4 => + psw_read_sp_o <= true; + dm_write_dmem_addr_o <= true; + dm_addr_type_o <= DM_STACK; + + -- read Data Memory and store to Program Counter low + -- prepare address to Data memory for high byte + when MSTATE5 => + dm_read_dmem_o <= true; + pm_write_pcl_o <= true; + dm_write_dmem_addr_o <= true; + dm_addr_type_o <= DM_STACK_HIGH; + + when others => + null; + + end case; + + else + case clk_mstate_i is + -- read Data Memory and store to Program Counter high and PSW + when MSTATE1 => + dm_read_dmem_o <= true; + pm_write_pch_o <= true; + if opc_opcode_s(4) = '1' then + psw_write_psw_o <= true; + retr_executed_s <= true; + end if; + + when MSTATE2 => + add_write_pmem_addr_s <= true; + + when others => + null; + + end case; + + end if; + + -- Mnemonic RL ---------------------------------------------------------- + when MN_RL => + if clk_mstate_i = MSTATE3 then + alu_op_o <= ALU_RL; + alu_read_alu_o <= true; + alu_write_accu_o <= true; + + if opc_opcode_s(4) = '1' then + psw_special_data_o <= alu_carry_i; + psw_write_carry_o <= true; + alu_use_carry_o <= true; + end if; + end if; + + -- Mnemonic RR ---------------------------------------------------------- + when MN_RR => + if clk_mstate_i = MSTATE3 then + alu_op_o <= ALU_RR; + alu_read_alu_o <= true; + alu_write_accu_o <= true; + + if opc_opcode_s(4) = '0' then + psw_special_data_o <= alu_carry_i; + psw_write_carry_o <= true; + alu_use_carry_o <= true; + end if; + end if; + + -- Mnemonic SEL_MB ------------------------------------------------------ + when MN_SEL_MB => + if clk_mstate_i = MSTATE3 then + if opc_opcode_s(4) = '1' then + set_mb_s <= true; + else + clear_mb_s <= true; + end if; + end if; + + -- Mnemonic SEL_RB ------------------------------------------------------ + when MN_SEL_RB => + if clk_mstate_i = MSTATE3 then + psw_special_data_o <= opc_opcode_s(4); + psw_write_bs_o <= true; + end if; + + -- Mnemonic STOP_TCNT --------------------------------------------------- + when MN_STOP_TCNT => + if clk_mstate_i = MSTATE3 then + tim_stop_tcnt_o <= true; + end if; + + -- Mnemonic STRT -------------------------------------------------------- + when MN_STRT => + if clk_mstate_i = MSTATE3 then + if opc_opcode_s(4) = '1' then + tim_start_t_o <= true; + else + tim_start_cnt_o <= true; + end if; + end if; + + -- Mnemonic SWAP -------------------------------------------------------- + when MN_SWAP => + alu_op_o <= ALU_SWAP; + + if clk_mstate_i = MSTATE3 then + alu_read_alu_o <= true; + alu_write_accu_o <= true; + end if; + + -- Mnemonic XCH --------------------------------------------------------- + when MN_XCH => + case clk_mstate_i is + -- read RAM once for indirect address mode + when MSTATE3 => + if not enable_quartus_bugfix_c or + opc_opcode_s(3) = '0' then + address_indirect_3_f; + end if; + + -- store data from RAM in Accumulator and Temp Reg + -- Accumulator is already shadowed! + when MSTATE4 => + dm_read_dmem_o <= true; + alu_write_accu_o <= true; + alu_write_temp_reg_o <= true; + if opc_opcode_s(4) = '1' then + -- XCHD + -- only write lower nibble of Accumulator + alu_accu_low_o <= true; + end if; + + -- store data from shadow (previous) Accumulator to dmem + when MSTATE5 => + dm_write_dmem_s <= true; + alu_read_alu_o <= true; + if opc_opcode_s(4) = '1' then + -- XCHD + -- concatenate shadow Accumulator and Temp Reg + alu_op_o <= ALU_CONCAT; + end if; + + when others => + null; + + end case; + + -- Mnemonic XRL --------------------------------------------------------- + when MN_XRL => + case clk_mstate_i is + -- read RAM once for indirect address mode + when MSTATE3 => + if not enable_quartus_bugfix_c or + opc_opcode_s(3) = '0' then + address_indirect_3_f; + end if; + + -- store data from RAM to Temp Reg + when MSTATE4 => + and_or_xor_add_4_f; + + -- perform XOR and store in Accumulator + when MSTATE5 => + and_or_xor_add_5_f(alu_op => ALU_XOR); + + when others => + null; + + end case; + + -- Mnemonic XRL_A_DATA -------------------------------------------------- + when MN_XRL_A_DATA => + assert_psen_s <= true; + + if clk_second_cycle_i then + case clk_mstate_i is + -- write Temp Reg when contents of Program Memory is on bus + when MSTATE1 => + alu_write_temp_reg_o <= true; + + -- perform XOR and store in Accumulator + when MSTATE3 => + and_or_xor_add_5_f(alu_op => ALU_XOR); + + when others => + null; + + end case; + + end if; + + -- Unimplemented mnemonic ----------------------------------------------- + when others => + -- this will behave like a NOP + + -- pragma translate_off + assert false + report "Mnemonic not yet implemented." + severity warning; + -- pragma translate_on + + end case; + + end process decode; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process regs + -- + -- Purpose: + -- Implements the various registes. + -- + regs: process (res_i, clk_i) + begin + if res_i = res_active_c then + branch_taken_q <= false; + f1_q <= '0'; + mb_q <= '0'; + t0_dir_q <= '0'; + -- pragma translate_off + istrobe_res_q <= '1'; + istrobe_q <= '0'; + injected_int_q <= '0'; + -- pragma translate_on + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + -- branch taken flag + if branch_taken_s then + branch_taken_q <= true; + elsif clk_mstate_i = MSTATE5 then + -- release flag when new instruction starts + branch_taken_q <= false; + end if; + + -- Flag 1 + if clear_f1_s then + f1_q <= '0'; + elsif cpl_f1_s then + f1_q <= not f1_q; + end if; + + -- Memory Bank select + if clear_mb_s then + mb_q <= '0'; + elsif set_mb_s then + mb_q <= '1'; + end if; + + -- T0 direction selection + if ent0_clk_s then + t0_dir_q <= '1'; + end if; + + -- pragma translate_off + -- Marker for injected instruction ------------------------------------ + if opc_inj_int_s then + injected_int_q <= '1'; + elsif clk_mstate_i = MSTATE5 and last_cycle_s then + injected_int_q <= '0'; + end if; + + -- Remove istrobe after reset suppression ----------------------------- + if clk_mstate_i = MSTATE5 and last_cycle_s then + istrobe_res_q <= '0'; + end if; + -- pragma translate_on + + end if; + + -- pragma translate_off + -- Instruction Strobe --------------------------------------------------- + if clk_mstate_i = MSTATE5 and last_cycle_s and + injected_int_q = '0' then + if istrobe_res_q = '0' then + istrobe_q <= '1'; + end if; + else + istrobe_q <= '0'; + end if; + -- pragma translate_on + + end if; + + end process regs; + -- + ----------------------------------------------------------------------------- + + -- pragma translate_off + -- assign to global signal for testbench + tb_istrobe_s <= istrobe_q; + -- pragma translate_on + + + ----------------------------------------------------------------------------- + -- Output Mapping. + ----------------------------------------------------------------------------- + clk_multi_cycle_o <= opc_multi_cycle_s; + cnd_f1_o <= f1_q; + cnd_tf_o <= tf_s; + data_o <= data_s + when read_dec_s else + (others => bus_idle_level_c); + dm_write_dmem_o <= dm_write_dmem_s and en_clk_i; + pm_inc_pc_o <= pm_inc_pc_s or add_inc_pc_s; + pm_write_pmem_addr_o <= pm_write_pmem_addr_s or add_write_pmem_addr_s; + t0_dir_o <= t0_dir_q; + bus_read_bus_o <= bus_read_bus_s or add_read_bus_s; + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: decoder.vhd,v $ +-- Revision 1.15 2004/09/12 00:35:44 arniml +-- Fix bug report: +-- "PSENn Timing" +-- PSEN is now only asserted for the second cycle if explicitely +-- requested by assert_psen_s. +-- The previous implementation asserted PSEN together with RD or WR. +-- +-- Revision 1.14 2004/06/30 21:18:28 arniml +-- Fix bug report: +-- "Program Memory bank can be switched during interrupt" +-- int module emits int_in_progress signal that is used inside the decoder +-- to hold mb low for JMP and CALL during interrupts +-- +-- Revision 1.13 2004/05/20 21:51:40 arniml +-- clean-up use of ea_i +-- +-- Revision 1.12 2004/05/17 14:40:09 arniml +-- assert p2_read_p2_o when expander port is read +-- +-- Revision 1.11 2004/05/16 15:33:39 arniml +-- work around bug in Quartus II 4.0 +-- +-- Revision 1.10 2004/04/25 16:22:03 arniml +-- adjust external timing of BUS +-- +-- Revision 1.9 2004/04/24 11:22:55 arniml +-- removed superfluous signal from sensitivity list +-- +-- Revision 1.8 2004/04/18 18:57:43 arniml +-- + enhance instruction strobe generation +-- + rework address output under EA=1 conditions +-- +-- Revision 1.7 2004/04/15 22:06:05 arniml +-- + add marker for injected calls +-- + suppress intstruction strobes for injected calls +-- +-- Revision 1.6 2004/04/14 20:53:33 arniml +-- make istrobe visible through testbench package +-- +-- Revision 1.5 2004/04/07 22:09:03 arniml +-- remove unused signals +-- +-- Revision 1.4 2004/04/04 14:18:53 arniml +-- add measures to implement XCHD +-- +-- Revision 1.3 2004/03/28 21:15:48 arniml +-- implemented mnemonic DA +-- +-- Revision 1.2 2004/03/28 13:06:32 arniml +-- implement mnemonics: +-- + MOVD_A_PP +-- + OUTD_PP_A -> ANLD PP, A; MOVD PP, A; ORLD PP, A +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/decoder_pack-p.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/decoder_pack-p.vhd new file mode 100644 index 00000000..d157a913 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/decoder_pack-p.vhd @@ -0,0 +1,87 @@ +------------------------------------------------------------------------------- +-- +-- $Id: decoder_pack-p.vhd,v 1.2 2004/03/28 13:09:53 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +------------------------------------------------------------------------------- + +package decoder_pack is + + ----------------------------------------------------------------------------- + -- The Mnemonics. + ----------------------------------------------------------------------------- + type mnemonic_t is (MN_ADD, + MN_ADD_A_DATA, + MN_ANL, + MN_ANL_A_DATA, + MN_ANL_EXT, + MN_CALL, + MN_CLR_A, + MN_CLR_C, + MN_CLR_F, + MN_CPL_A, + MN_CPL_C, + MN_CPL_F, + MN_DA, + MN_DEC, + MN_DIS_EN_I, + MN_DIS_EN_TCNTI, + MN_DJNZ, + MN_ENT0_CLK, + MN_IN, + MN_INC, + MN_INS, + MN_JBB, + MN_JC, + MN_JF, + MN_JMP, + MN_JMPP, + MN_JNI, + MN_JT, + MN_JTF, + MN_JZ, + MN_MOV_A_DATA, + MN_MOV_A_PSW, + MN_MOV_A_RR, + MN_MOV_PSW_A, + MN_MOV_RR, + MN_MOV_RR_DATA, + MN_MOV_T, + MN_MOVD_A_PP, + MN_MOVP, + MN_MOVX, + MN_NOP, + MN_ORL, + MN_ORL_A_DATA, + MN_ORL_EXT, + MN_OUTD_PP_A, + MN_OUTL_EXT, + MN_RET, + MN_RL, + MN_RR, + MN_SEL_MB, + MN_SEL_RB, + MN_STOP_TCNT, + MN_STRT, + MN_SWAP, + MN_XCH, + MN_XRL, + MN_XRL_A_DATA); + +end decoder_pack; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: decoder_pack-p.vhd,v $ +-- Revision 1.2 2004/03/28 13:09:53 arniml +-- merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/dmem_ctrl.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/dmem_ctrl.vhd new file mode 100644 index 00000000..19acd114 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/dmem_ctrl.vhd @@ -0,0 +1,217 @@ +------------------------------------------------------------------------------- +-- +-- The Data Memory control unit. +-- All accesses to the Data Memory are managed here. +-- +-- $Id: dmem_ctrl.vhd,v 1.3 2004/04/24 23:44:25 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.dmem_addr_t; +use work.t48_pack.word_t; +use work.dmem_ctrl_pack.dmem_addr_ident_t; + +entity dmem_ctrl is + + port ( + -- Global Interface ------------------------------------------------------- + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + -- Control Interface ------------------------------------------------------ + data_i : in word_t; + write_dmem_addr_i : in boolean; + write_dmem_i : in boolean; + read_dmem_i : in boolean; + addr_type_i : in dmem_addr_ident_t; + bank_select_i : in std_logic; + data_o : out word_t; + -- Data Memory Interface -------------------------------------------------- + dmem_data_i : in word_t; + dmem_addr_o : out dmem_addr_t; + dmem_we_o : out std_logic; + dmem_data_o : out word_t + ); + +end dmem_ctrl; + + +library ieee; +use ieee.numeric_std.all; + +use work.t48_pack.clk_active_c; +use work.t48_pack.res_active_c; +use work.t48_pack.bus_idle_level_c; +use work.t48_pack.to_stdLogic; + +use work.dmem_ctrl_pack.all; + +architecture rtl of dmem_ctrl is + + signal dmem_addr_s, + dmem_addr_q : dmem_addr_t; +begin + + ----------------------------------------------------------------------------- + -- Process addr_decode + -- + -- Purpose: + -- Decode/multiplex the address information for the Data Memory. + -- + addr_decode: process (data_i, + addr_type_i, + bank_select_i, + dmem_addr_q) + variable stack_addr_v : unsigned(5 downto 0); + begin + -- default assignment + dmem_addr_s <= dmem_addr_q; + stack_addr_v := (others => '0'); + + case addr_type_i is + when DM_PLAIN => + dmem_addr_s <= data_i; + + when DM_REG => + dmem_addr_s <= (others => '0'); + dmem_addr_s(2 downto 0) <= data_i(2 downto 0); + -- implement bank switching + if bank_select_i = '1' then + -- dmem address 24 - 31: access proper set + dmem_addr_s(4 downto 3) <= "11"; + end if; + + when DM_STACK => + -- build address from stack pointer + stack_addr_v(3 downto 1) := unsigned(data_i(2 downto 0)); + -- dmem address 8 - 23 + stack_addr_v := stack_addr_v + 8; + + dmem_addr_s <= (others => '0'); + dmem_addr_s(5 downto 0) <= std_logic_vector(stack_addr_v); + + when DM_STACK_HIGH => + dmem_addr_s(0) <= '1'; + + when others => + -- do nothing + + -- pragma translate_off + assert false + report "Unknown address type identification for Data Memory controller!" + severity error; + -- pragma translate_on + + end case; + + end process addr_decode; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process dmem_addr_reg + -- + -- Purpose: + -- Implements the Data Memory Address Register. + -- This register is necessary to hold the address during a write operation + -- as we cannot hold the address in the input register of the + -- synchronous RAM (no clock suppression/gating). + -- + dmem_addr_reg: process (res_i, clk_i) + begin + if res_i = res_active_c then + dmem_addr_q <= (others => '0'); + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + if write_dmem_addr_i then + dmem_addr_q <= dmem_addr_s; + end if; + + end if; + + end if; + + end process dmem_addr_reg; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Output mapping. + ----------------------------------------------------------------------------- + dmem_addr_o <= dmem_addr_s + when write_dmem_addr_i and en_clk_i else + dmem_addr_q; + + -- data from bus is fed through + dmem_data_o <= data_i; + + -- data to bus is enabled upon read request + data_o <= dmem_data_i + when read_dmem_i else + (others => bus_idle_level_c); + + -- write enable to Data Memory is fed through + dmem_we_o <= to_stdLogic(write_dmem_i); + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: dmem_ctrl.vhd,v $ +-- Revision 1.3 2004/04/24 23:44:25 arniml +-- move from std_logic_arith to numeric_std +-- +-- Revision 1.2 2004/04/18 18:58:29 arniml +-- clean up sensitivity list +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/dmem_ctrl_pack-p.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/dmem_ctrl_pack-p.vhd new file mode 100644 index 00000000..cc49f2aa --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/dmem_ctrl_pack-p.vhd @@ -0,0 +1,32 @@ +------------------------------------------------------------------------------- +-- +-- $Id: dmem_ctrl_pack-p.vhd,v 1.1 2004/03/23 21:31:52 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +------------------------------------------------------------------------------- + +package dmem_ctrl_pack is + + ----------------------------------------------------------------------------- + -- Address Type Identifier + ----------------------------------------------------------------------------- + type dmem_addr_ident_t is (DM_PLAIN, + DM_REG, + DM_STACK, + DM_STACK_HIGH); + +end dmem_ctrl_pack; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: dmem_ctrl_pack-p.vhd,v $ +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/int.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/int.vhd new file mode 100644 index 00000000..2320337e --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/int.vhd @@ -0,0 +1,252 @@ +------------------------------------------------------------------------------- +-- +-- The Interrupt Controller. +-- It collects the interrupt sources and notifies the decoder. +-- +-- $Id: int.vhd,v 1.3 2004/07/11 16:51:33 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.mstate_t; + +entity int is + + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + clk_mstate_i : in mstate_t; + jtf_executed_i : in boolean; + tim_overflow_i : in boolean; + tf_o : out std_logic; + en_tcnti_i : in boolean; + dis_tcnti_i : in boolean; + int_n_i : in std_logic; + ale_i : in boolean; + last_cycle_i : in boolean; + en_i_i : in boolean; + dis_i_i : in boolean; + ext_int_o : out boolean; + tim_int_o : out boolean; + retr_executed_i : in boolean; + int_executed_i : in boolean; + int_pending_o : out boolean; + int_in_progress_o : out boolean + ); + +end int; + + +use work.t48_pack.all; + +architecture rtl of int is + + constant tim_int_c : std_logic := '0'; + constant ext_int_c : std_logic := '1'; + + type int_state_t is (IDLE, PENDING, INT); + + signal int_state_s, + int_state_q : int_state_t; + + signal timer_flag_q : boolean; + signal timer_overflow_q : boolean; + signal timer_int_enable_q : boolean; + signal int_q : boolean; + signal int_enable_q : boolean; + signal ale_q : boolean; + signal int_type_q : std_logic; + signal int_in_progress_q : boolean; + +begin + + ----------------------------------------------------------------------------- + -- Process nstate + -- + -- Purpose: + -- Determines the next state of the Interrupt controller FSM. + -- + nstate: process (int_state_q, + int_type_q, + int_in_progress_q, + int_executed_i, + retr_executed_i, + clk_mstate_i, + last_cycle_i) + begin + int_state_s <= int_state_q; + + case int_state_q is + when IDLE => + if int_in_progress_q and + last_cycle_i and clk_mstate_i = MSTATE5 then + int_state_s <= PENDING; + end if; + + when PENDING => + if int_executed_i then + int_state_s <= INT; + end if; + + when INT => + if retr_executed_i then + int_state_s <= IDLE; + end if; + + when others => + int_state_s <= IDLE; + + end case; + + end process nstate; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process regs + -- + -- Purpose: + -- Implement the various registers. + -- They are designed according Figure "Interrupt Logic" of + -- "The Single Component MCS-48 System". + -- + regs: process (res_i, clk_i) + begin + if res_i = res_active_c then + timer_flag_q <= false; + timer_overflow_q <= false; + timer_int_enable_q <= false; + int_q <= false; + int_enable_q <= false; + ale_q <= false; + int_type_q <= '0'; + int_state_q <= IDLE; + int_in_progress_q <= false; + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + ale_q <= ale_i; + + int_state_q <= int_state_s; + + if jtf_executed_i then + timer_flag_q <= false; + elsif tim_overflow_i then + timer_flag_q <= true; + end if; + + if (int_type_q = tim_int_c and int_executed_i) or + not timer_int_enable_q then + timer_overflow_q <= false; + elsif tim_overflow_i then + timer_overflow_q <= true; + end if; + + if dis_tcnti_i then + timer_int_enable_q <= false; + elsif en_tcnti_i then + timer_int_enable_q <= true; + end if; + + if last_cycle_i and + ale_q and not ale_i then + int_q <= not to_boolean(int_n_i); + end if; + + if dis_i_i then + int_enable_q <= false; + elsif en_i_i then + int_enable_q <= true; + end if; + + if retr_executed_i then + int_in_progress_q <= false; + elsif (int_q and int_enable_q) or + timer_overflow_q then + int_in_progress_q <= true; + if not int_in_progress_q then + int_type_q <= to_stdLogic(int_q and int_enable_q); + end if; + end if; + + end if; + + end if; + + end process regs; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Output Mapping. + ----------------------------------------------------------------------------- + tf_o <= to_stdLogic(timer_flag_q); + ext_int_o <= int_type_q = ext_int_c; + tim_int_o <= int_type_q = tim_int_c; + int_pending_o <= int_state_q = PENDING; + int_in_progress_o <= int_in_progress_q; + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: int.vhd,v $ +-- Revision 1.3 2004/07/11 16:51:33 arniml +-- cleanup copyright notice +-- +-- Revision 1.2 2004/06/30 21:18:28 arniml +-- Fix bug report: +-- "Program Memory bank can be switched during interrupt" +-- int module emits int_in_progress signal that is used inside the decoder +-- to hold mb low for JMP and CALL during interrupts +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/opc_decoder.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/opc_decoder.vhd new file mode 100644 index 00000000..34682ac4 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/opc_decoder.vhd @@ -0,0 +1,180 @@ +------------------------------------------------------------------------------- +-- +-- The Opcode Decoder. +-- Derives instruction mnemonics and multicycle information +-- using the OPC table unit. +-- +-- $Id: opc_decoder.vhd,v 1.2 2004/07/11 16:51:33 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_t; +use work.decoder_pack.mnemonic_t; + +entity opc_decoder is + + generic ( + -- store mnemonic in flip-flops (registered-out) + register_mnemonic_g : integer := 1 + ); + + port ( + -- Global Interface ------------------------------------------------------- + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + -- T48 Bus Interface ------------------------------------------------------ + data_i : in word_t; + read_bus_i : in boolean; + -- Decoder Interface ------------------------------------------------------ + inj_int_i : in boolean; + opcode_o : out word_t; + mnemonic_o : out mnemonic_t; + multi_cycle_o : out boolean + ); + +end opc_decoder; + + +use work.t48_pack.clk_active_c; +use work.t48_pack.res_active_c; +use work.t48_pack.to_boolean; +--use work.decoder_pack.MN_NOP; +use work.decoder_pack.all; + +use work.t48_comp_pack.opc_table; + +architecture rtl of opc_decoder is + + -- the opcode register + signal opcode_q : word_t; + + -- the mnemonic + signal mnemonic_s, + mnemonic_q : mnemonic_t; + + signal multi_cycle_s : std_logic; + +begin + + ----------------------------------------------------------------------------- + -- Verify the generics + ----------------------------------------------------------------------------- + + -- pragma translate_off + + -- Register Mnemonic -------------------------------------------------------- + assert (register_mnemonic_g = 1) or (register_mnemonic_g = 0) + report "register_mnemonic_g must be either 1 or 0!" + severity failure; + + -- pragma translate_on + + + ----------------------------------------------------------------------------- + -- Opcode Decoder Table + ----------------------------------------------------------------------------- + opc_table_b : opc_table + port map ( + opcode_i => opcode_q, + multi_cycle_o => multi_cycle_s, + mnemonic_o => mnemonic_s + ); + + + ----------------------------------------------------------------------------- + -- Process regs + -- + -- Purpose: + -- Implements the opcode and mnemonic registers. + -- + regs: process (res_i, clk_i) + begin + if res_i = res_active_c then + opcode_q <= (others => '0'); -- NOP + mnemonic_q <= MN_NOP; + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + if read_bus_i then + opcode_q <= data_i; + elsif inj_int_i then + opcode_q <= "00010100"; + else + mnemonic_q <= mnemonic_s; + end if; + + end if; + + end if; + + end process regs; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Output Mapping. + ----------------------------------------------------------------------------- + opcode_o <= opcode_q; + multi_cycle_o <= to_boolean(multi_cycle_s); + mnemonic_o <= mnemonic_q + when register_mnemonic_g = 1 else + mnemonic_s; + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: opc_decoder.vhd,v $ +-- Revision 1.2 2004/07/11 16:51:33 arniml +-- cleanup copyright notice +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/opc_table.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/opc_table.vhd new file mode 100644 index 00000000..7185ba8f --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/opc_table.vhd @@ -0,0 +1,422 @@ +------------------------------------------------------------------------------- +-- +-- The Opcode Decoder Table. +-- Decodes the given opcode to instruction mnemonics. +-- Also derives the multicycle information. +-- +-- $Id: opc_table.vhd,v 1.3 2004/07/11 16:51:33 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_t; +use work.decoder_pack.mnemonic_t; + +entity opc_table is + + port ( + opcode_i : in word_t; + multi_cycle_o : out std_logic; + mnemonic_o : out mnemonic_t + ); + +end opc_table; + + +use work.decoder_pack.all; + +architecture rtl of opc_table is + +begin + + ----------------------------------------------------------------------------- + -- Process opc_decode + -- + -- Purpose: + -- Decode the opcode to the set of mnemonics. + -- + opc_decode: process (opcode_i) + begin + -- default assignment + mnemonic_o <= MN_NOP; + multi_cycle_o <= '0'; + + case opcode_i is + -- Mnemonic ADD --------------------------------------------------------- + when "01101000" | "01101001" | "01101010" | "01101011" | -- ADD A, Rr + "01101100" | "01101101" | "01101110" | "01101111" | -- + "01100000" | "01100001" | -- ADD A, @ Rr + "01111000" | "01111001" | "01111010" | "01111011" | -- ADDC A, Rr + "01111100" | "01111101" | "01111110" | "01111111" | -- + "01110000" | "01110001" => -- ADDC A, @ Rr + mnemonic_o <= MN_ADD; + + -- Mnemonic ADD_A_DATA -------------------------------------------------- + when "00000011" | -- ADD A, data + "00010011" => -- ADDC A, data + mnemonic_o <= MN_ADD_A_DATA; + multi_cycle_o <= '1'; + + -- Mnemonic ANL --------------------------------------------------------- + when "01011000" | "01011001" | "01011010" | "01011011" | -- ANL A, Rr + "01011100" | "01011101" | "01011110" | "01011111" | -- + "01010000" | "01010001" => -- ANL A, @ Rr + mnemonic_o <= MN_ANL; + + -- Mnemonic ANL_A_DATA -------------------------------------------------- + when "01010011" => -- ANL A, data + mnemonic_o <= MN_ANL_A_DATA; + multi_cycle_o <= '1'; + + -- Mnemonic ANL_EXT ----------------------------------------------------- + when "10011000" | -- ANL BUS, data + "10011001" | "10011010" => -- ANL PP, data + mnemonic_o <= MN_ANL_EXT; + multi_cycle_o <= '1'; + + -- Mnemonic CALL -------------------------------------------------------- + when "00010100" | "00110100" | "01010100" | "01110100" | -- CALL addr + "10010100" | "10110100" | "11010100" | "11110100" => -- + mnemonic_o <= MN_CALL; + multi_cycle_o <= '1'; + + -- Mnemonic CLR_A ------------------------------------------------------- + when "00100111" => -- CLR A + mnemonic_o <= MN_CLR_A; + + -- Mnemonic CLR_C ------------------------------------------------------- + when "10010111" => -- CLR C + mnemonic_o <= MN_CLR_C; + + -- Mnemonic CLR_F ------------------------------------------------------- + when "10000101" | -- CLR F0 + "10100101" => + mnemonic_o <= MN_CLR_F; + + -- Mnemonic CPL_A ------------------------------------------------------- + when "00110111" => -- CPL A + mnemonic_o <= MN_CPL_A; + + -- Mnemonic CPL_C ------------------------------------------------------- + when "10100111" => -- CPL C + mnemonic_o <= MN_CPL_C; + + -- Mnemonic CPL_F ------------------------------------------------------- + when "10010101" | -- CPL F0 + "10110101" => -- CPL F1 + mnemonic_o <= MN_CPL_F; + + -- Mnemonic DA ---------------------------------------------------------- + when "01010111" => -- DA D + mnemonic_o <= MN_DA; + + -- Mnemonic DEC --------------------------------------------------------- + when "11001000" | "11001001" | "11001010" | "11001011" | -- DEC Rr + "11001100" | "11001101" | "11001110" | "11001111" | -- + "00000111" => -- DEC A + mnemonic_o <= MN_DEC; + + -- Mnemonic DIS_EN_I ---------------------------------------------------- + when "00010101" | -- DIS I + "00000101" => -- EN I + mnemonic_o <= MN_DIS_EN_I; + + -- Mnemonic DIS_EN_TCNTI ------------------------------------------------ + when "00110101" | -- DIS TCNTI + "00100101" => -- EN TCNTI + mnemonic_o <= MN_DIS_EN_TCNTI; + + -- Mnemonic DJNZ -------------------------------------------------------- + when "11101000" | "11101001" | "11101010" | "11101011" | -- DJNZ Rr, addr + "11101100" | "11101101" | "11101110" | "11101111" => -- + mnemonic_o <= MN_DJNZ; + multi_cycle_o <= '1'; + + -- Mnemonic ENT0_CLK ---------------------------------------------------- + when "01110101" => -- ENT0 CLK + mnemonic_o <= MN_ENT0_CLK; + + -- Mnemonic IN ---------------------------------------------------------- + when "00001001" | "00001010" => -- IN A, Pp + mnemonic_o <= MN_IN; + multi_cycle_o <= '1'; + + -- Mnemonic INC --------------------------------------------------------- + when "00010111" | -- INC A + "00011000" | "00011001" | "00011010" | "00011011" | -- INC Rr + "00011100" | "00011101" | "00011110" | "00011111" | -- + "00010000" | "00010001" => -- INC @ Rr + mnemonic_o <= MN_INC; + + -- Mnemonic INS --------------------------------------------------------- + when "00001000" => -- INS A, BUS + mnemonic_o <= MN_INS; + multi_cycle_o <= '1'; + + -- Mnemonic JBB --------------------------------------------------------- + when "00010010" | "00110010" | "01010010" | "01110010" | -- JBb addr + "10010010" | "10110010" | "11010010" | "11110010" => -- + mnemonic_o <= MN_JBB; + multi_cycle_o <= '1'; + + -- Mnemonic JC ---------------------------------------------------------- + when "11110110" | -- JC addr + "11100110" => -- JNC addr + mnemonic_o <= MN_JC; + multi_cycle_o <= '1'; + + -- Mnemonic JF ---------------------------------------------------------- + when "10110110" | -- JF0 addr + "01110110" => -- JF1 addr + mnemonic_o <= MN_JF; + multi_cycle_o <= '1'; + + -- Mnemonic JMP --------------------------------------------------------- + when "00000100" | "00100100" | "01000100" | "01100100" | -- JMP addr + "10000100" | "10100100" | "11000100" | "11100100" => -- + mnemonic_o <= MN_JMP; + multi_cycle_o <= '1'; + + -- Mnemonic JMPP -------------------------------------------------------- + when "10110011" => -- JMPP @ A + mnemonic_o <= MN_JMPP; + multi_cycle_o <= '1'; + + -- Mnemonic JNI --------------------------------------------------------- + when "10000110" => -- JNI addr + mnemonic_o <= MN_JNI; + multi_cycle_o <= '1'; + + -- Mnemonic JT ---------------------------------------------------------- + when "00100110" | -- JNT0 addr + "01000110" | -- JNT1 addr + "00110110" | -- JT0 addr + "01010110" => -- JT1 addr + mnemonic_o <= MN_JT; + multi_cycle_o <= '1'; + + -- Mnemonic JTF --------------------------------------------------------- + when "00010110" => -- JTF addr + mnemonic_o <= MN_JTF; + multi_cycle_o <= '1'; + + -- Mnemonic JZ ---------------------------------------------------------- + when "10010110" | -- JNZ addr + "11000110" => -- JZ addr + mnemonic_o <= MN_JZ; + multi_cycle_o <= '1'; + + -- Mnemonic MOV_A_DATA -------------------------------------------------- + when "00100011" => -- MOV A, data + mnemonic_o <= MN_MOV_A_DATA; + multi_cycle_o <= '1'; + + -- Mnemonic MOV_A_PSW --------------------------------------------------- + when "11000111" => -- MOV A, PSW + mnemonic_o <= MN_MOV_A_PSW; + + -- Mnemonic MOV_A_RR ---------------------------------------------------- + when "11111000" | "11111001" | "11111010" | "11111011" | -- MOV A, Rr + "11111100" | "11111101" | "11111110" | "11111111" | -- + "11110000" | "11110001" => -- MOV A, @ Rr + mnemonic_o <= MN_MOV_A_RR; + + -- Mnemonic MOV_PSW_A --------------------------------------------------- + when "11010111" => -- MOV PSW, A + mnemonic_o <= MN_MOV_PSW_A; + + -- Mnemonic MOV_RR ------------------------------------------------------ + when "10101000" | "10101001" | "10101010" | "10101011" | -- MOV Rr, A + "10101100" | "10101101" | "10101110" | "10101111" | -- + "10100000" | "10100001" => -- MOV @ Rr, A + mnemonic_o <= MN_MOV_RR; + + -- Mnemonic MOV_RR_DATA ------------------------------------------------- + when "10111000" | "10111001" | "10111010" | "10111011" | -- MOV Rr, data + "10111100" | "10111101" | "10111110" | "10111111" | -- + "10110000" | "10110001" => -- MOV @ Rr, data + mnemonic_o <= MN_MOV_RR_DATA; + multi_cycle_o <= '1'; + + -- Mnemonic MOV_T ------------------------------------------------------- + when "01100010" | -- MOV T, A + "01000010" => -- MOV A, T + mnemonic_o <= MN_MOV_T; + + -- Mnemonic MOVD_A_PP --------------------------------------------------- + when "00001100" | "00001101" | "00001110" | "00001111" => -- MOVD A, Pp + mnemonic_o <= MN_MOVD_A_PP; + multi_cycle_o <= '1'; + + -- Mnemonic MOVP -------------------------------------------------------- + when "10100011" | -- MOVP A, @ A + "11100011" => -- MOVP3 A, @ A + mnemonic_o <= MN_MOVP; + multi_cycle_o <= '1'; + + -- Mnemonic MOVX -------------------------------------------------------- + when "10000000" | "10000001" | -- MOVX A, @ Rr + "10010000" | "10010001" => -- MOVX @ Rr, A + mnemonic_o <= MN_MOVX; + multi_cycle_o <= '1'; + + -- Mnemonic NOP --------------------------------------------------------- + when "00000000" => -- NOP + mnemonic_o <= MN_NOP; + + -- Mnemonic ORL --------------------------------------------------------- + when "01001000" | "01001001" | "01001010" | "01001011" | -- ORL A, Rr + "01001100" | "01001101" | "01001110" | "01001111" | -- + "01000000" | "01000001" => -- ORL A, @ Rr + mnemonic_o <= MN_ORL; + + -- Mnemonic ORL_A_DATA -------------------------------------------------- + when "01000011" => -- ORL A, data + mnemonic_o <= MN_ORL_A_DATA; + multi_cycle_o <= '1'; + + -- Mnemonic ORL_EXT ----------------------------------------------------- + when "10001000" | -- ORL BUS, data + "10001001" | "10001010" => -- ORL Pp, data + mnemonic_o <= MN_ORL_EXT; + multi_cycle_o <= '1'; + + -- Mnemonic OUTD_PP_A --------------------------------------------------- + when "00111100" | "00111101" | "00111110" | "00111111" | -- MOVD Pp, A + "10011100" | "10011101" | "10011110" | "10011111" | -- ANLD PP, A + "10001100" | "10001101" | "10001110" | "10001111" => -- ORLD Pp, A + mnemonic_o <= MN_OUTD_PP_A; + multi_cycle_o <= '1'; + + -- Mnemonic OUTL_EXT ---------------------------------------------------- + when "00111001" | "00111010" | -- OUTL Pp, A + "00000010" => -- OUTL BUS, A + mnemonic_o <= MN_OUTL_EXT; + multi_cycle_o <= '1'; + + -- Mnemonic RET --------------------------------------------------------- + when "10000011" | -- RET + "10010011" => -- RETR + mnemonic_o <= MN_RET; + multi_cycle_o <= '1'; + + -- Mnemonic RL ---------------------------------------------------------- + when "11100111" | -- RL A + "11110111" => -- RLC A + mnemonic_o <= MN_RL; + + -- Mnemonic RR ---------------------------------------------------------- + when "01110111" | -- RR A + "01100111" => -- RRC A + mnemonic_o <= MN_RR; + + -- Mnemonic SEL_MB ------------------------------------------------------ + when "11100101" | -- SEL MB0 + "11110101" => -- SEL MB1 + mnemonic_o <= MN_SEL_MB; + + -- Mnemonic SEL_RB ------------------------------------------------------ + when "11000101" | -- SEL RB0 + "11010101" => -- SEL RB1 + mnemonic_o <= MN_SEL_RB; + + -- Mnemonic STOP_TCNT --------------------------------------------------- + when "01100101" => -- STOP TCNT + mnemonic_o <= MN_STOP_TCNT; + + -- Mnemonic START ------------------------------------------------------- + when "01000101" | -- STRT CNT + "01010101" => -- STRT T + mnemonic_o <= MN_STRT; + + -- Mnemonic SWAP -------------------------------------------------------- + when "01000111" => -- SWAP A + mnemonic_o <= MN_SWAP; + + -- Mnemonic XCH --------------------------------------------------------- + when "00101000" | "00101001" | "00101010" | "00101011" | -- XCH A, Rr + "00101100" | "00101101" | "00101110" | "00101111" | -- + "00100000" | "00100001" | -- XCH A, @ Rr + "00110000" | "00110001" => -- XCHD A, @ Rr + mnemonic_o <= MN_XCH; + + -- Mnemonic XRL --------------------------------------------------------- + when "11011000" | "11011001" | "11011010" | "11011011" | -- XRL A, Rr + "11011100" | "11011101" | "11011110" | "11011111" | -- + "11010000" | "11010001" => -- XRL A, @ Rr + mnemonic_o <= MN_XRL; + + -- Mnemonic XRL_A_DATA -------------------------------------------------- + when "11010011" => -- XRL A, data + mnemonic_o <= MN_XRL_A_DATA; + multi_cycle_o <= '1'; + + when others => + -- pragma translate_off + assert now = 0 ns + report "Unknown opcode." + severity warning; + -- pragma translate_on + + end case; + + end process opc_decode; + -- + ----------------------------------------------------------------------------- + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: opc_table.vhd,v $ +-- Revision 1.3 2004/07/11 16:51:33 arniml +-- cleanup copyright notice +-- +-- Revision 1.2 2004/03/28 13:10:48 arniml +-- merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/p1.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/p1.vhd new file mode 100644 index 00000000..7c6058cc --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/p1.vhd @@ -0,0 +1,170 @@ +------------------------------------------------------------------------------- +-- +-- The Port 1 unit. +-- Implements the Port 1 logic. +-- +-- $Id: p1.vhd,v 1.4 2004/07/11 16:51:33 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_t; + +entity p1 is + + port ( + -- Global Interface ------------------------------------------------------- + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + -- T48 Bus Interface ------------------------------------------------------ + data_i : in word_t; + data_o : out word_t; + write_p1_i : in boolean; + read_p1_i : in boolean; + read_reg_i : in boolean; + -- Port 1 Interface ------------------------------------------------------- + p1_i : in word_t; + p1_o : out word_t; + p1_low_imp_o : out std_logic + ); + +end p1; + + +use work.t48_pack.clk_active_c; +use work.t48_pack.res_active_c; +use work.t48_pack.bus_idle_level_c; + +architecture rtl of p1 is + + -- the port output register + signal p1_q : word_t; + + -- the low impedance marker + signal low_imp_q : std_logic; + +begin + + ----------------------------------------------------------------------------- + -- Process p1_reg + -- + -- Purpose: + -- Implements the port output register. + -- + p1_reg: process (res_i, clk_i) + begin + if res_i = res_active_c then + p1_q <= (others => '1'); + low_imp_q <= '0'; + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + if write_p1_i then + p1_q <= data_i; + low_imp_q <= '1'; + else + low_imp_q <= '0'; + end if; + + end if; + + end if; + + end process p1_reg; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process p1_data + -- + -- Purpose: + -- Generates the T48 bus data. + -- + p1_data: process (read_p1_i, + p1_i, + read_reg_i, + p1_q) + begin + data_o <= (others => bus_idle_level_c); + + if read_p1_i then + if read_reg_i then + data_o <= p1_q; + else + data_o <= p1_i; + end if; + end if; + + end process p1_data; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Output Mapping. + ----------------------------------------------------------------------------- + p1_o <= p1_q; + p1_low_imp_o <= low_imp_q; + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: p1.vhd,v $ +-- Revision 1.4 2004/07/11 16:51:33 arniml +-- cleanup copyright notice +-- +-- Revision 1.3 2004/05/17 14:37:53 arniml +-- reorder data_o generation +-- +-- Revision 1.2 2004/03/29 19:39:58 arniml +-- rename pX_limp to pX_low_imp +-- +-- Revision 1.1 2004/03/23 21:31:52 arniml +-- initial check-in +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/p2.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/p2.vhd new file mode 100644 index 00000000..b1c3192e --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/p2.vhd @@ -0,0 +1,219 @@ +------------------------------------------------------------------------------- +-- +-- The Port 2 unit. +-- Implements the Port 2 logic. +-- +-- $Id: p2.vhd,v 1.6 2004/07/11 16:51:33 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_t; +use work.t48_pack.nibble_t; + +entity p2 is + + port ( + -- Global Interface ------------------------------------------------------- + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + -- T48 Bus Interface ------------------------------------------------------ + data_i : in word_t; + data_o : out word_t; + write_p2_i : in boolean; + write_exp_i : in boolean; + read_p2_i : in boolean; + read_reg_i : in boolean; + read_exp_i : in boolean; + -- Port 2 Interface ------------------------------------------------------- + output_pch_i : in boolean; + output_exp_i : in boolean; + pch_i : in nibble_t; + p2_i : in word_t; + p2_o : out word_t; + p2_low_imp_o : out std_logic + ); + +end p2; + + +use work.t48_pack.clk_active_c; +use work.t48_pack.res_active_c; +use work.t48_pack.bus_idle_level_c; + +architecture rtl of p2 is + + -- the port output register + signal p2_q : word_t; + + -- the low impedance marker + signal low_imp_q : std_logic; + + -- the expander register + signal exp_q : nibble_t; + +begin + + ----------------------------------------------------------------------------- + -- Process p2_regs + -- + -- Purpose: + -- Implements the port output and expander registers. + -- + p2_regs: process (res_i, clk_i) + begin + if res_i = res_active_c then + p2_q <= (others => '1'); + low_imp_q <= '0'; + exp_q <= (others => '0'); + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + if write_p2_i then + p2_q <= data_i; + low_imp_q <= '1'; + else + low_imp_q <= '0'; + end if; + + if write_exp_i then + exp_q <= data_i(exp_q'range); + end if; + + end if; + + end if; + + end process p2_regs; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process p2_port + -- + -- Purpose: + -- Generates the output byte vector for Port 2. + -- + p2_port: process (p2_q, + exp_q, + output_exp_i, + pch_i, + output_pch_i) + begin + p2_o <= p2_q; + + if output_exp_i then + p2_o(nibble_t'range) <= exp_q; + end if; + + if output_pch_i then + p2_o(nibble_t'range) <= pch_i; + end if; + + end process p2_port; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process p2_data + -- + -- Purpose: + -- Generates the T48 bus data. + -- + p2_data: process (read_p2_i, + p2_i, + read_reg_i, + p2_q, + read_exp_i) + begin + data_o <= (others => bus_idle_level_c); + + if read_p2_i then + if read_reg_i then + data_o <= p2_q; + elsif read_exp_i then + data_o <= "0000" & p2_i(nibble_t'range); + else + data_o <= p2_i; + end if; + end if; + + end process p2_data; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Output Mapping. + ----------------------------------------------------------------------------- + p2_low_imp_o <= low_imp_q; + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: p2.vhd,v $ +-- Revision 1.6 2004/07/11 16:51:33 arniml +-- cleanup copyright notice +-- +-- Revision 1.5 2004/05/17 13:52:46 arniml +-- Fix bug "ANL and ORL to P1/P2 read port status instead of port output register" +-- +-- Revision 1.4 2004/04/24 23:44:25 arniml +-- move from std_logic_arith to numeric_std +-- +-- Revision 1.3 2004/03/29 19:39:58 arniml +-- rename pX_limp to pX_low_imp +-- +-- Revision 1.2 2004/03/28 13:11:43 arniml +-- rework Port 2 expander handling +-- +-- Revision 1.1 2004/03/23 21:31:53 arniml +-- initial check-in +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/pmem_ctrl.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/pmem_ctrl.vhd new file mode 100644 index 00000000..f7e1e971 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/pmem_ctrl.vhd @@ -0,0 +1,231 @@ +------------------------------------------------------------------------------- +-- +-- The Program Memory control unit. +-- All operations related to the Program Memory are managed here. +-- +-- $Id: pmem_ctrl.vhd,v 1.3 2004/07/11 16:51:33 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.pmem_addr_t; +use work.t48_pack.word_t; +use work.pmem_ctrl_pack.pmem_addr_ident_t; + +entity pmem_ctrl is + + port ( + -- Global Interface ------------------------------------------------------- + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + -- T48 Bus Interface ------------------------------------------------------ + data_i : in word_t; + data_o : out word_t; + write_pcl_i : in boolean; + read_pcl_i : in boolean; + write_pch_i : in boolean; + read_pch_i : in boolean; + inc_pc_i : in boolean; + write_pmem_addr_i : in boolean; + addr_type_i : in pmem_addr_ident_t; + read_pmem_i : in boolean; + -- Porgram Memroy Interface ----------------------------------------------- + pmem_addr_o : out pmem_addr_t; + pmem_data_i : in word_t + ); + +end pmem_ctrl; + + +library ieee; +use ieee.numeric_std.all; + +use work.pmem_ctrl_pack.all; +use work.t48_pack.res_active_c; +use work.t48_pack.clk_active_c; +use work.t48_pack.bus_idle_level_c; +use work.t48_pack.pmem_addr_width_c; +use work.t48_pack.dmem_addr_width_c; +use work.t48_pack.page_t; + +architecture rtl of pmem_ctrl is + + -- the Program Counter + signal program_counter_q : unsigned(pmem_addr_t'range); + + -- the Program Memory address + signal pmem_addr_s, + pmem_addr_q : std_logic_vector(pmem_addr_t'range); + +begin + + ----------------------------------------------------------------------------- + -- Process program_counter + -- + -- Purpose: + -- Implements the Program Counter. + -- + program_counter: process (res_i, clk_i) + begin + if res_i = res_active_c then + program_counter_q <= (others => '0'); + pmem_addr_q <= (others => '0'); + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + -- parallel load mode + if write_pcl_i then + program_counter_q(data_i'range) <= UNSIGNED(data_i); + elsif write_pch_i then + program_counter_q(pmem_addr_width_c-1 downto data_i'high+1) <= + UNSIGNED(data_i(pmem_addr_width_c - dmem_addr_width_c - 1 downto 0)); + elsif inc_pc_i then + -- increment mode + program_counter_q <= program_counter_q + 1; + end if; + + -- set pmem address + if write_pmem_addr_i then + pmem_addr_q <= pmem_addr_s; + end if; + + end if; + + end if; + + end process program_counter; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process pmem_addr + -- + -- Purpose: + -- Multiplex the Program Memory address. + -- + pmem_addr: process (program_counter_q, + addr_type_i, + pmem_addr_q, + data_i) + begin + -- default assignment + pmem_addr_s <= STD_LOGIC_VECTOR(program_counter_q); + + case addr_type_i is + when PM_PC => + -- default is ok + null; + + when PM_PAGE => + pmem_addr_s(word_t'range) <= data_i; + -- take page address from program counter + -- => important for JMPP, MOVP! + -- they must wrap to next page when at FF! + + when PM_PAGE3 => + pmem_addr_s(word_t'range) <= data_i; + -- page address is explicitely specified + pmem_addr_s(page_t'range) <= "0011"; + + when others => + null; + + end case; + + end process pmem_addr; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process data_output + -- + -- Purpose: + -- Multiplex the data bus output. + -- + data_output: process (read_pmem_i, + read_pcl_i, + read_pch_i, + pmem_data_i, + program_counter_q) + begin + data_o <= (others => bus_idle_level_c); + + if read_pmem_i then + data_o <= pmem_data_i; + elsif read_pcl_i then + data_o <= STD_LOGIC_VECTOR(program_counter_q(data_o'range)); + elsif read_pch_i then + data_o(3 downto 0) <= STD_LOGIC_VECTOR(program_counter_q(pmem_addr_width_c-1 downto data_o'high+1)); + end if; + + end process data_output; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Output Mapping. + ----------------------------------------------------------------------------- + pmem_addr_o <= pmem_addr_q; + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: pmem_ctrl.vhd,v $ +-- Revision 1.3 2004/07/11 16:51:33 arniml +-- cleanup copyright notice +-- +-- Revision 1.2 2004/04/24 23:44:25 arniml +-- move from std_logic_arith to numeric_std +-- +-- Revision 1.1 2004/03/23 21:31:53 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/pmem_ctrl_pack-p.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/pmem_ctrl_pack-p.vhd new file mode 100644 index 00000000..1e7564a1 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/pmem_ctrl_pack-p.vhd @@ -0,0 +1,31 @@ +------------------------------------------------------------------------------- +-- +-- $Id: pmem_ctrl_pack-p.vhd,v 1.1 2004/03/23 21:31:53 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +------------------------------------------------------------------------------- + +package pmem_ctrl_pack is + + ----------------------------------------------------------------------------- + -- Address Type Identifier + ----------------------------------------------------------------------------- + type pmem_addr_ident_t is (PM_PC, + PM_PAGE, + PM_PAGE3); + +end pmem_ctrl_pack; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: pmem_ctrl_pack-p.vhd,v $ +-- Revision 1.1 2004/03/23 21:31:53 arniml +-- initial check-in +-- +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/psw.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/psw.vhd new file mode 100644 index 00000000..bd3a1f9f --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/psw.vhd @@ -0,0 +1,240 @@ +------------------------------------------------------------------------------- +-- +-- The Program Status Word (PSW). +-- Implements the PSW with its special bits. +-- +-- $Id: psw.vhd,v 1.7 2004/07/11 16:51:33 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_t; + +entity psw is + + port ( + -- Global Interface ------------------------------------------------------- + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + -- T48 Bus Interface ------------------------------------------------------ + data_i : in word_t; + data_o : out word_t; + read_psw_i : in boolean; + read_sp_i : in boolean; + write_psw_i : in boolean; + write_sp_i : in boolean; + -- Decoder Interface ------------------------------------------------------ + special_data_i : in std_logic; + inc_stackp_i : in boolean; + dec_stackp_i : in boolean; + write_carry_i : in boolean; + write_aux_carry_i : in boolean; + write_f0_i : in boolean; + write_bs_i : in boolean; + carry_o : out std_logic; + aux_carry_i : in std_logic; + aux_carry_o : out std_logic; + f0_o : out std_logic; + bs_o : out std_logic + ); + +end psw; + + +library ieee; +use ieee.numeric_std.all; + +use work.t48_pack.clk_active_c; +use work.t48_pack.res_active_c; +use work.t48_pack.bus_idle_level_c; +use work.t48_pack.nibble_t; + +architecture rtl of psw is + + -- special bit positions in PSW + constant carry_c : natural := 3; + constant aux_carry_c : natural := 2; + constant f0_c : natural := 1; + constant bs_c : natural := 0; + + -- the PSW register + signal psw_q : nibble_t; + -- the Stack Pointer + signal sp_q : unsigned(2 downto 0); + + -- pragma translate_off + signal psw_s : word_t; + -- pragma translate_on + +begin + + ----------------------------------------------------------------------------- + -- Process psw_reg + -- + -- Purpose: + -- Implements the PSW register. + -- + psw_reg: process (res_i, clk_i) + begin + if res_i = res_active_c then + psw_q <= (others => '0'); + sp_q <= (others => '0'); + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + -- T48 bus access + if write_psw_i then + psw_q <= data_i(7 downto 4); + end if; + if write_sp_i then + sp_q <= unsigned(data_i(2 downto 0)); + end if; + + -- increment Stack Pointer + if inc_stackp_i then + sp_q <= sp_q + 1; + end if; + -- decrement Stack Pointer + if dec_stackp_i then + sp_q <= sp_q - 1; + end if; + + -- access to special bits + if write_carry_i then + psw_q(carry_c) <= special_data_i; + end if; + -- + if write_aux_carry_i then + psw_q(aux_carry_c) <= aux_carry_i; + end if; + -- + if write_f0_i then + psw_q(f0_c) <= special_data_i; + end if; + -- + if write_bs_i then + psw_q(bs_c) <= special_data_i; + end if; + + end if; + + end if; + + end process psw_reg; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process data_out + -- + -- Purpose: + -- Output multiplexer for T48 Data Bus. + -- + data_out: process (read_psw_i, + read_sp_i, + psw_q, + sp_q) + begin + data_o <= (others => bus_idle_level_c); + + if read_psw_i then + data_o(7 downto 4) <= psw_q; + end if; + + if read_sp_i then + data_o(3 downto 0) <= '1' & std_logic_vector(sp_q); + end if; + + end process data_out; + -- + ----------------------------------------------------------------------------- + + + -- pragma translate_off + tb: process (psw_q, sp_q) + begin + psw_s(7 downto 4) <= psw_q; + psw_s(3) <= '1'; + psw_s(2 downto 0) <= std_logic_vector(sp_q); + end process tb; + -- pragma translate_on + + ----------------------------------------------------------------------------- + -- Output mapping. + ----------------------------------------------------------------------------- + carry_o <= psw_q(carry_c); + aux_carry_o <= psw_q(aux_carry_c); + f0_o <= psw_q(f0_c); + bs_o <= psw_q(bs_c); + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: psw.vhd,v $ +-- Revision 1.7 2004/07/11 16:51:33 arniml +-- cleanup copyright notice +-- +-- Revision 1.6 2004/04/24 23:44:25 arniml +-- move from std_logic_arith to numeric_std +-- +-- Revision 1.5 2004/04/24 11:25:39 arniml +-- removed dummy_s - workaround not longer needed for GHDL 0.11.1 +-- +-- Revision 1.4 2004/04/18 18:59:01 arniml +-- add temporary workaround for GHDL 0.11 +-- +-- Revision 1.3 2004/04/04 14:15:45 arniml +-- add dump_compare support +-- +-- Revision 1.2 2004/03/28 21:28:13 arniml +-- take auxiliary carry from direct ALU connection +-- +-- Revision 1.1 2004/03/23 21:31:53 arniml +-- initial check-in +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/syn_ram-e.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/syn_ram-e.vhd new file mode 100644 index 00000000..45059493 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/syn_ram-e.vhd @@ -0,0 +1,73 @@ +------------------------------------------------------------------------------- +-- +-- A synchronous parametrizable RAM. +-- +-- $Id: syn_ram-e.vhd,v 1.1 2004/03/24 21:32:27 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +entity syn_ram is + + generic ( + address_width_g : positive := 8 + ); + port ( + clk_i : in std_logic; + res_i : in std_logic; + ram_addr_i : in std_logic_vector(address_width_g-1 downto 0); + ram_data_i : in std_logic_vector(7 downto 0); + ram_we_i : in std_logic; + ram_data_o : out std_logic_vector(7 downto 0) + ); + +end syn_ram; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: syn_ram-e.vhd,v $ +-- Revision 1.1 2004/03/24 21:32:27 arniml +-- initial check-in +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_comp_pack-p.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_comp_pack-p.vhd new file mode 100644 index 00000000..3c452f45 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_comp_pack-p.vhd @@ -0,0 +1,392 @@ +------------------------------------------------------------------------------- +-- +-- $Id: t48_comp_pack-p.vhd,v 1.7 2004/06/30 21:16:21 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.alu_pack.alu_op_t; +use work.cond_branch_pack.branch_conditions_t; +use work.cond_branch_pack.comp_value_t; +use work.decoder_pack.mnemonic_t; +use work.dmem_ctrl_pack.dmem_addr_ident_t; +use work.pmem_ctrl_pack.pmem_addr_ident_t; +use work.t48_pack.dmem_addr_t; +use work.t48_pack.pmem_addr_t; +use work.t48_pack.mstate_t; +use work.t48_pack.word_t; +use work.t48_pack.nibble_t; + +package t48_comp_pack is + + component alu + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + data_i : in word_t; + data_o : out word_t; + write_accu_i : in boolean; + write_shadow_i : in boolean; + write_temp_reg_i : in boolean; + read_alu_i : in boolean; + carry_i : in std_logic; + carry_o : out std_logic; + aux_carry_o : out std_logic; + alu_op_i : in alu_op_t; + use_carry_i : in boolean; + da_high_i : in boolean; + da_overflow_o : out boolean; + accu_low_i : in boolean; + p06_temp_reg_i : in boolean; + p60_temp_reg_i : in boolean + ); + end component; + + component bus_mux + port ( + alu_data_i : in word_t; + bus_data_i : in word_t; + dec_data_i : in word_t; + dm_data_i : in word_t; + pm_data_i : in word_t; + p1_data_i : in word_t; + p2_data_i : in word_t; + psw_data_i : in word_t; + tim_data_i : in word_t; + data_o : out word_t + ); + end component; + + component clock_ctrl + generic ( + xtal_div_3_g : integer := 1 + ); + port ( + clk_i : in std_logic; + xtal_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + xtal3_o : out boolean; + multi_cycle_i : in boolean; + assert_psen_i : in boolean; + assert_prog_i : in boolean; + assert_rd_i : in boolean; + assert_wr_i : in boolean; + mstate_o : out mstate_t; + second_cycle_o : out boolean; + ale_o : out boolean; + psen_o : out boolean; + prog_o : out boolean; + rd_o : out boolean; + wr_o : out boolean + ); + end component; + + component cond_branch + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + compute_take_i : in boolean; + branch_cond_i : in branch_conditions_t; + take_branch_o : out boolean; + accu_i : in word_t; + t0_i : in std_logic; + t1_i : in std_logic; + int_n_i : in std_logic; + f0_i : in std_logic; + f1_i : in std_logic; + tf_i : in std_logic; + carry_i : in std_logic; + comp_value_i : in comp_value_t + ); + end component; + + component db_bus + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + ea_i : in std_logic; + data_i : in word_t; + data_o : out word_t; + write_bus_i : in boolean; + read_bus_i : in boolean; + output_pcl_i : in boolean; + bidir_bus_i : in boolean; + pcl_i : in word_t; + db_i : in word_t; + db_o : out word_t; + db_dir_o : out std_logic + ); + end component; + + component decoder + generic ( + register_mnemonic_g : integer := 1 + ); + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + ea_i : in std_logic; + ale_i : in boolean; + int_n_i : in std_logic; + t0_dir_o : out std_logic; + data_i : in word_t; + data_o : out word_t; + alu_write_accu_o : out boolean; + alu_write_shadow_o : out boolean; + alu_write_temp_reg_o : out boolean; + alu_read_alu_o : out boolean; + bus_write_bus_o : out boolean; + bus_read_bus_o : out boolean; + dm_write_dmem_addr_o : out boolean; + dm_write_dmem_o : out boolean; + dm_read_dmem_o : out boolean; + p1_write_p1_o : out boolean; + p1_read_p1_o : out boolean; + p2_write_p2_o : out boolean; + p2_write_exp_o : out boolean; + p2_read_p2_o : out boolean; + pm_write_pcl_o : out boolean; + pm_read_pcl_o : out boolean; + pm_write_pch_o : out boolean; + pm_read_pch_o : out boolean; + pm_read_pmem_o : out boolean; + psw_read_psw_o : out boolean; + psw_read_sp_o : out boolean; + psw_write_psw_o : out boolean; + psw_write_sp_o : out boolean; + alu_carry_i : in std_logic; + alu_op_o : out alu_op_t; + alu_da_high_o : out boolean; + alu_accu_low_o : out boolean; + alu_da_overflow_i : in boolean; + alu_p06_temp_reg_o : out boolean; + alu_p60_temp_reg_o : out boolean; + alu_use_carry_o : out boolean; + bus_output_pcl_o : out boolean; + bus_bidir_bus_o : out boolean; + clk_multi_cycle_o : out boolean; + clk_assert_psen_o : out boolean; + clk_assert_prog_o : out boolean; + clk_assert_rd_o : out boolean; + clk_assert_wr_o : out boolean; + clk_mstate_i : in mstate_t; + clk_second_cycle_i : in boolean; + cnd_compute_take_o : out boolean; + cnd_branch_cond_o : out branch_conditions_t; + cnd_take_branch_i : in boolean; + cnd_comp_value_o : out comp_value_t; + cnd_f1_o : out std_logic; + cnd_tf_o : out std_logic; + dm_addr_type_o : out dmem_addr_ident_t; + tim_read_timer_o : out boolean; + tim_write_timer_o : out boolean; + tim_start_t_o : out boolean; + tim_start_cnt_o : out boolean; + tim_stop_tcnt_o : out boolean; + p1_read_reg_o : out boolean; + p2_read_reg_o : out boolean; + p2_read_exp_o : out boolean; + p2_output_pch_o : out boolean; + p2_output_exp_o : out boolean; + pm_inc_pc_o : out boolean; + pm_write_pmem_addr_o : out boolean; + pm_addr_type_o : out pmem_addr_ident_t; + psw_special_data_o : out std_logic; + psw_carry_i : in std_logic; + psw_aux_carry_i : in std_logic; + psw_f0_i : in std_logic; + psw_inc_stackp_o : out boolean; + psw_dec_stackp_o : out boolean; + psw_write_carry_o : out boolean; + psw_write_aux_carry_o : out boolean; + psw_write_f0_o : out boolean; + psw_write_bs_o : out boolean; + tim_overflow_i : in boolean + ); + end component; + + component dmem_ctrl + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + data_i : in word_t; + write_dmem_addr_i : in boolean; + write_dmem_i : in boolean; + read_dmem_i : in boolean; + addr_type_i : in dmem_addr_ident_t; + bank_select_i : in std_logic; + data_o : out word_t; + dmem_data_i : in word_t; + dmem_addr_o : out dmem_addr_t; + dmem_we_o : out std_logic; + dmem_data_o : out word_t + ); + end component; + + component int + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + clk_mstate_i : in mstate_t; + jtf_executed_i : in boolean; + tim_overflow_i : in boolean; + tf_o : out std_logic; + en_tcnti_i : in boolean; + dis_tcnti_i : in boolean; + int_n_i : in std_logic; + ale_i : in boolean; + last_cycle_i : in boolean; + en_i_i : in boolean; + dis_i_i : in boolean; + ext_int_o : out boolean; + tim_int_o : out boolean; + retr_executed_i : in boolean; + int_executed_i : in boolean; + int_pending_o : out boolean; + int_in_progress_o : out boolean + ); + end component; + + component opc_table + port ( + opcode_i : in word_t; + multi_cycle_o : out std_logic; + mnemonic_o : out mnemonic_t + ); + end component; + + component opc_decoder + generic ( + register_mnemonic_g : integer := 1 + ); + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + data_i : in word_t; + read_bus_i : in boolean; + inj_int_i : in boolean; + opcode_o : out word_t; + mnemonic_o : out mnemonic_t; + multi_cycle_o : out boolean + ); + end component; + + component timer + generic ( + sample_t1_state_g : integer := 4 + ); + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + t1_i : in std_logic; + clk_mstate_i : in mstate_t; + data_i : in word_t; + data_o : out word_t; + read_timer_i : in boolean; + write_timer_i : in boolean; + start_t_i : in boolean; + start_cnt_i : in boolean; + stop_tcnt_i : in boolean; + overflow_o : out std_logic + ); + end component; + + component p1 + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + data_i : in word_t; + data_o : out word_t; + write_p1_i : in boolean; + read_p1_i : in boolean; + read_reg_i : in boolean; + p1_i : in word_t; + p1_o : out word_t; + p1_low_imp_o : out std_logic + ); + end component; + + component p2 + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + data_i : in word_t; + data_o : out word_t; + write_p2_i : in boolean; + write_exp_i : in boolean; + read_p2_i : in boolean; + read_reg_i : in boolean; + read_exp_i : in boolean; + output_pch_i : in boolean; + output_exp_i : in boolean; + pch_i : in nibble_t; + p2_i : in word_t; + p2_o : out word_t; + p2_low_imp_o : out std_logic + ); + end component; + + component pmem_ctrl + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + data_i : in word_t; + data_o : out word_t; + write_pcl_i : in boolean; + read_pcl_i : in boolean; + write_pch_i : in boolean; + read_pch_i : in boolean; + inc_pc_i : in boolean; + write_pmem_addr_i : in boolean; + addr_type_i : in pmem_addr_ident_t; + read_pmem_i : in boolean; + pmem_addr_o : out pmem_addr_t; + pmem_data_i : in word_t + ); + end component; + + component psw + port ( + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + data_i : in word_t; + data_o : out word_t; + read_psw_i : in boolean; + read_sp_i : in boolean; + write_psw_i : in boolean; + write_sp_i : in boolean; + special_data_i : in std_logic; + inc_stackp_i : in boolean; + dec_stackp_i : in boolean; + write_carry_i : in boolean; + write_aux_carry_i : in boolean; + write_f0_i : in boolean; + write_bs_i : in boolean; + carry_o : out std_logic; + aux_carry_i : in std_logic; + aux_carry_o : out std_logic; + f0_o : out std_logic; + bs_o : out std_logic + ); + end component; + +end t48_comp_pack; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_core.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_core.vhd new file mode 100644 index 00000000..a8e5a56f --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_core.vhd @@ -0,0 +1,655 @@ +------------------------------------------------------------------------------- +-- +-- T48 Microcontroller Core +-- +-- $Id: t48_core.vhd,v 1.7 2004/05/01 11:58:04 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +-- Limitations : +-- ============= +-- +-- Compared to the original MCS-48 architecture, the following limitations +-- apply: +-- +-- * Nibble-wide instructions addressing expander port implemented but +-- not verified in detail. +-- +-- * Single-step mode not implemented. +-- Not selected for future implementation. +-- +-- * Reading of internal Program Memory not implemented. +-- Not selected for future implementation. +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +entity t48_core is + + generic ( + -- divide XTAL1 by 3 to derive Clock States + xtal_div_3_g : integer := 1; + -- store mnemonic in flip-flops (registered-out) + register_mnemonic_g : integer := 1; + -- include the port 1 module + include_port1_g : integer := 1; + -- include the port 2 module + include_port2_g : integer := 1; + -- include the BUS module + include_bus_g : integer := 1; + -- include the timer module + include_timer_g : integer := 1; + -- state in which T1 is sampled (3 or 4) + sample_t1_state_g : integer := 4 + ); + + port ( + -- T48 Interface ---------------------------------------------------------- + xtal_i : in std_logic; + reset_i : in std_logic; + t0_i : in std_logic; + t0_o : out std_logic; + t0_dir_o : out std_logic; + int_n_i : in std_logic; + ea_i : in std_logic; + rd_n_o : out std_logic; + psen_n_o : out std_logic; + wr_n_o : out std_logic; + ale_o : out std_logic; + db_i : in std_logic_vector( 7 downto 0); + db_o : out std_logic_vector( 7 downto 0); + db_dir_o : out std_logic; + t1_i : in std_logic; + p2_i : in std_logic_vector( 7 downto 0); + p2_o : out std_logic_vector( 7 downto 0); + p2_low_imp_o : out std_logic; + p1_i : in std_logic_vector( 7 downto 0); + p1_o : out std_logic_vector( 7 downto 0); + p1_low_imp_o : out std_logic; + prog_n_o : out std_logic; + -- Core Interface --------------------------------------------------------- + clk_i : in std_logic; + en_clk_i : in std_logic; + xtal3_o : out std_logic; + dmem_addr_o : out std_logic_vector( 7 downto 0); + dmem_we_o : out std_logic; + dmem_data_i : in std_logic_vector( 7 downto 0); + dmem_data_o : out std_logic_vector( 7 downto 0); + pmem_addr_o : out std_logic_vector(11 downto 0); + pmem_data_i : in std_logic_vector( 7 downto 0) + ); + +end t48_core; + + +use work.alu_pack.alu_op_t; +use work.cond_branch_pack.branch_conditions_t; +use work.cond_branch_pack.comp_value_t; +use work.dmem_ctrl_pack.dmem_addr_ident_t; +use work.pmem_ctrl_pack.pmem_addr_ident_t; +use work.t48_comp_pack.all; +use work.t48_pack.bus_idle_level_c; +use work.t48_pack.word_t; +use work.t48_pack.pmem_addr_t; +use work.t48_pack.mstate_t; +use work.t48_pack.to_stdLogic; +use work.t48_pack.to_boolean; + +architecture struct of t48_core is + + signal t48_data_s : word_t; + + signal en_clk_s : boolean; + + -- ALU signals + signal alu_data_s : word_t; + signal alu_write_accu_s : boolean; + signal alu_write_shadow_s : boolean; + signal alu_write_temp_reg_s : boolean; + signal alu_read_alu_s : boolean; + signal alu_carry_s : std_logic; + signal alu_aux_carry_s : std_logic; + signal alu_op_s : alu_op_t; + signal alu_use_carry_s : boolean; + signal alu_da_high_s : boolean; + signal alu_da_overflow_s : boolean; + signal alu_accu_low_s : boolean; + signal alu_p06_temp_reg_s : boolean; + signal alu_p60_temp_reg_s : boolean; + + -- BUS signals + signal bus_write_bus_s : boolean; + signal bus_read_bus_s : boolean; + signal bus_output_pcl_s : boolean; + signal bus_bidir_bus_s : boolean; + signal bus_data_s : word_t; + + -- Clock Controller signals + signal clk_multi_cycle_s : boolean; + signal clk_assert_psen_s : boolean; + signal clk_assert_prog_s : boolean; + signal clk_assert_rd_s : boolean; + signal clk_assert_wr_s : boolean; + signal clk_mstate_s : mstate_t; + signal clk_second_cycle_s : boolean; + signal psen_s : boolean; + signal prog_s : boolean; + signal rd_s : boolean; + signal wr_s : boolean; + signal ale_s : boolean; + signal xtal3_s : boolean; + + -- Conditional Branch Logic signals + signal cnd_compute_take_s : boolean; + signal cnd_branch_cond_s : branch_conditions_t; + signal cnd_take_branch_s : boolean; + signal cnd_comp_value_s : comp_value_t; + signal cnd_f1_s : std_logic; + signal cnd_tf_s : std_logic; + + -- Data Memory Controller signals + signal dm_write_dmem_addr_s : boolean; + signal dm_write_dmem_s : boolean; + signal dm_read_dmem_s : boolean; + signal dm_addr_type_s : dmem_addr_ident_t; + signal dm_data_s : word_t; + + -- Decoder signals + signal dec_data_s : word_t; + + -- Port 1 signals + signal p1_write_p1_s : boolean; + signal p1_read_p1_s : boolean; + signal p1_read_reg_s : boolean; + signal p1_data_s : word_t; + + -- Port 2 signals + signal p2_write_p2_s : boolean; + signal p2_write_exp_s : boolean; + signal p2_read_p2_s : boolean; + signal p2_read_reg_s : boolean; + signal p2_read_exp_s : boolean; + signal p2_output_pch_s : boolean; + signal p2_output_exp_s : boolean; + signal p2_data_s : word_t; + + -- Program Memory Controller signals + signal pm_write_pcl_s : boolean; + signal pm_read_pcl_s : boolean; + signal pm_write_pch_s : boolean; + signal pm_read_pch_s : boolean; + signal pm_read_pmem_s : boolean; + signal pm_inc_pc_s : boolean; + signal pm_write_pmem_addr_s : boolean; + signal pm_data_s : word_t; + signal pm_addr_type_s : pmem_addr_ident_t; + signal pmem_addr_s : pmem_addr_t; + + -- PSW signals + signal psw_read_psw_s : boolean; + signal psw_read_sp_s : boolean; + signal psw_write_psw_s : boolean; + signal psw_write_sp_s : boolean; + signal psw_carry_s : std_logic; + signal psw_aux_carry_s : std_logic; + signal psw_f0_s : std_logic; + signal psw_bs_s : std_logic; + signal psw_special_data_s : std_logic; + signal psw_inc_stackp_s : boolean; + signal psw_dec_stackp_s : boolean; + signal psw_write_carry_s : boolean; + signal psw_write_aux_carry_s : boolean; + signal psw_write_f0_s : boolean; + signal psw_write_bs_s : boolean; + signal psw_data_s : word_t; + + -- Timer signals + signal tim_overflow_s : boolean; + signal tim_of_s : std_logic; + signal tim_read_timer_s : boolean; + signal tim_write_timer_s : boolean; + signal tim_start_t_s : boolean; + signal tim_start_cnt_s : boolean; + signal tim_stop_tcnt_s : boolean; + signal tim_data_s : word_t; + +begin + + ----------------------------------------------------------------------------- + -- Check generics for valid values. + ----------------------------------------------------------------------------- + -- pragma translate_off + assert include_timer_g = 0 or include_timer_g = 1 + report "include_timer_g must be either 1 or 0!" + severity failure; + + assert include_port1_g = 0 or include_port1_g = 1 + report "include_port1_g must be either 1 or 0!" + severity failure; + + assert include_port2_g = 0 or include_port2_g = 1 + report "include_port2_g must be either 1 or 0!" + severity failure; + + assert include_bus_g = 0 or include_bus_g = 1 + report "include_bus_g must be either 1 or 0!" + severity failure; + -- pragma translate_on + + + en_clk_s <= to_boolean(en_clk_i); + + alu_b : alu + port map ( + clk_i => clk_i, + res_i => reset_i, + en_clk_i => en_clk_s, + data_i => t48_data_s, + data_o => alu_data_s, + write_accu_i => alu_write_accu_s, + write_shadow_i => alu_write_shadow_s, + write_temp_reg_i => alu_write_temp_reg_s, + read_alu_i => alu_read_alu_s, + carry_i => psw_carry_s, + carry_o => alu_carry_s, + aux_carry_o => alu_aux_carry_s, + alu_op_i => alu_op_s, + use_carry_i => alu_use_carry_s, + da_high_i => alu_da_high_s, + da_overflow_o => alu_da_overflow_s, + accu_low_i => alu_accu_low_s, + p06_temp_reg_i => alu_p06_temp_reg_s, + p60_temp_reg_i => alu_p60_temp_reg_s + ); + + bus_mux_b : bus_mux + port map ( + alu_data_i => alu_data_s, + bus_data_i => bus_data_s, + dec_data_i => dec_data_s, + dm_data_i => dm_data_s, + pm_data_i => pm_data_s, + p1_data_i => p1_data_s, + p2_data_i => p2_data_s, + psw_data_i => psw_data_s, + tim_data_i => tim_data_s, + data_o => t48_data_s + ); + + clock_ctrl_b : clock_ctrl + generic map ( + xtal_div_3_g => xtal_div_3_g + ) + port map ( + clk_i => clk_i, + xtal_i => xtal_i, + res_i => reset_i, + en_clk_i => en_clk_s, + xtal3_o => xtal3_s, + multi_cycle_i => clk_multi_cycle_s, + assert_psen_i => clk_assert_psen_s, + assert_prog_i => clk_assert_prog_s, + assert_rd_i => clk_assert_rd_s, + assert_wr_i => clk_assert_wr_s, + mstate_o => clk_mstate_s, + second_cycle_o => clk_second_cycle_s, + ale_o => ale_s, + psen_o => psen_s, + prog_o => prog_s, + rd_o => rd_s, + wr_o => wr_s + ); + + cond_branch_b : cond_branch + port map ( + clk_i => clk_i, + res_i => reset_i, + en_clk_i => en_clk_s, + compute_take_i => cnd_compute_take_s, + branch_cond_i => cnd_branch_cond_s, + take_branch_o => cnd_take_branch_s, + accu_i => alu_data_s, + t0_i => To_X01Z(t0_i), + t1_i => To_X01Z(t1_i), + int_n_i => int_n_i, + f0_i => psw_f0_s, + f1_i => cnd_f1_s, + tf_i => cnd_tf_s, + carry_i => psw_carry_s, + comp_value_i => cnd_comp_value_s + ); + + use_db_bus: if include_bus_g = 1 generate + db_bus_b : db_bus + port map ( + clk_i => clk_i, + res_i => reset_i, + en_clk_i => en_clk_s, + ea_i => ea_i, + data_i => t48_data_s, + data_o => bus_data_s, + write_bus_i => bus_write_bus_s, + read_bus_i => bus_read_bus_s, + output_pcl_i => bus_output_pcl_s, + bidir_bus_i => bus_bidir_bus_s, + pcl_i => pmem_addr_s(word_t'range), + db_i => db_i, + db_o => db_o, + db_dir_o => db_dir_o + ); + end generate; + + skip_db_bus: if include_bus_g = 0 generate + bus_data_s <= (others => bus_idle_level_c); + db_o <= (others => '0'); + db_dir_o <= '0'; + end generate; + + decoder_b : decoder + generic map ( + register_mnemonic_g => register_mnemonic_g + ) + port map ( + clk_i => clk_i, + res_i => reset_i, + en_clk_i => en_clk_s, + ea_i => ea_i, + ale_i => ale_s, + int_n_i => int_n_i, + t0_dir_o => t0_dir_o, + data_i => t48_data_s, + data_o => dec_data_s, + alu_write_accu_o => alu_write_accu_s, + alu_write_shadow_o => alu_write_shadow_s, + alu_write_temp_reg_o => alu_write_temp_reg_s, + alu_read_alu_o => alu_read_alu_s, + bus_write_bus_o => bus_write_bus_s, + bus_read_bus_o => bus_read_bus_s, + dm_write_dmem_addr_o => dm_write_dmem_addr_s, + dm_write_dmem_o => dm_write_dmem_s, + dm_read_dmem_o => dm_read_dmem_s, + p1_write_p1_o => p1_write_p1_s, + p1_read_p1_o => p1_read_p1_s, + pm_write_pcl_o => pm_write_pcl_s, + p2_write_p2_o => p2_write_p2_s, + p2_write_exp_o => p2_write_exp_s, + p2_read_p2_o => p2_read_p2_s, + pm_read_pcl_o => pm_read_pcl_s, + pm_write_pch_o => pm_write_pch_s, + pm_read_pch_o => pm_read_pch_s, + pm_read_pmem_o => pm_read_pmem_s, + psw_read_psw_o => psw_read_psw_s, + psw_read_sp_o => psw_read_sp_s, + psw_write_psw_o => psw_write_psw_s, + psw_write_sp_o => psw_write_sp_s, + alu_carry_i => alu_carry_s, + alu_op_o => alu_op_s, + alu_use_carry_o => alu_use_carry_s, + alu_da_high_o => alu_da_high_s, + alu_da_overflow_i => alu_da_overflow_s, + alu_accu_low_o => alu_accu_low_s, + alu_p06_temp_reg_o => alu_p06_temp_reg_s, + alu_p60_temp_reg_o => alu_p60_temp_reg_s, + bus_output_pcl_o => bus_output_pcl_s, + bus_bidir_bus_o => bus_bidir_bus_s, + clk_multi_cycle_o => clk_multi_cycle_s, + clk_assert_psen_o => clk_assert_psen_s, + clk_assert_prog_o => clk_assert_prog_s, + clk_assert_rd_o => clk_assert_rd_s, + clk_assert_wr_o => clk_assert_wr_s, + clk_mstate_i => clk_mstate_s, + clk_second_cycle_i => clk_second_cycle_s, + cnd_compute_take_o => cnd_compute_take_s, + cnd_branch_cond_o => cnd_branch_cond_s, + cnd_take_branch_i => cnd_take_branch_s, + cnd_comp_value_o => cnd_comp_value_s, + cnd_f1_o => cnd_f1_s, + cnd_tf_o => cnd_tf_s, + dm_addr_type_o => dm_addr_type_s, + tim_read_timer_o => tim_read_timer_s, + tim_write_timer_o => tim_write_timer_s, + tim_start_t_o => tim_start_t_s, + tim_start_cnt_o => tim_start_cnt_s, + tim_stop_tcnt_o => tim_stop_tcnt_s, + p1_read_reg_o => p1_read_reg_s, + p2_read_reg_o => p2_read_reg_s, + p2_read_exp_o => p2_read_exp_s, + p2_output_pch_o => p2_output_pch_s, + p2_output_exp_o => p2_output_exp_s, + pm_inc_pc_o => pm_inc_pc_s, + pm_write_pmem_addr_o => pm_write_pmem_addr_s, + pm_addr_type_o => pm_addr_type_s, + psw_special_data_o => psw_special_data_s, + psw_carry_i => psw_carry_s, + psw_aux_carry_i => psw_aux_carry_s, + psw_f0_i => psw_f0_s, + psw_inc_stackp_o => psw_inc_stackp_s, + psw_dec_stackp_o => psw_dec_stackp_s, + psw_write_carry_o => psw_write_carry_s, + psw_write_aux_carry_o => psw_write_aux_carry_s, + psw_write_f0_o => psw_write_f0_s, + psw_write_bs_o => psw_write_bs_s, + tim_overflow_i => tim_overflow_s + ); + + dmem_ctrl_b : dmem_ctrl + port map ( + clk_i => clk_i, + res_i => reset_i, + en_clk_i => en_clk_s, + data_i => t48_data_s, + write_dmem_addr_i => dm_write_dmem_addr_s, + write_dmem_i => dm_write_dmem_s, + read_dmem_i => dm_read_dmem_s, + addr_type_i => dm_addr_type_s, + bank_select_i => psw_bs_s, + data_o => dm_data_s, + dmem_data_i => dmem_data_i, + dmem_addr_o => dmem_addr_o, + dmem_we_o => dmem_we_o, + dmem_data_o => dmem_data_o + ); + + use_timer: if include_timer_g = 1 generate + timer_b : timer + generic map ( + sample_t1_state_g => sample_t1_state_g + ) + port map ( + clk_i => clk_i, + res_i => reset_i, + en_clk_i => en_clk_s, + t1_i => To_X01Z(t1_i), + clk_mstate_i => clk_mstate_s, + data_i => t48_data_s, + data_o => tim_data_s, + read_timer_i => tim_read_timer_s, + write_timer_i => tim_write_timer_s, + start_t_i => tim_start_t_s, + start_cnt_i => tim_start_cnt_s, + stop_tcnt_i => tim_stop_tcnt_s, + overflow_o => tim_of_s + ); + end generate; + + skip_timer: if include_timer_g = 0 generate + tim_data_s <= (others => bus_idle_level_c); + tim_of_s <= '0'; + end generate; + + tim_overflow_s <= to_boolean(tim_of_s); + + use_p1: if include_port1_g = 1 generate + p1_b : p1 + port map ( + clk_i => clk_i, + res_i => reset_i, + en_clk_i => en_clk_s, + data_i => t48_data_s, + data_o => p1_data_s, + write_p1_i => p1_write_p1_s, + read_p1_i => p1_read_p1_s, + read_reg_i => p1_read_reg_s, + p1_i => p1_i, + p1_o => p1_o, + p1_low_imp_o => p1_low_imp_o + ); + end generate; + + skip_p1: if include_port1_g = 0 generate + p1_data_s <= (others => bus_idle_level_c); + p1_o <= (others => '0'); + p1_low_imp_o <= '0'; + end generate; + + use_p2: if include_port2_g = 1 generate + p2_b : p2 + port map ( + clk_i => clk_i, + res_i => reset_i, + en_clk_i => en_clk_s, + data_i => t48_data_s, + data_o => p2_data_s, + write_p2_i => p2_write_p2_s, + write_exp_i => p2_write_exp_s, + read_p2_i => p2_read_p2_s, + read_reg_i => p2_read_reg_s, + read_exp_i => p2_read_exp_s, + output_pch_i => p2_output_pch_s, + output_exp_i => p2_output_exp_s, + pch_i => pmem_addr_s(11 downto 8), + p2_i => p2_i, + p2_o => p2_o, + p2_low_imp_o => p2_low_imp_o + ); + end generate; + + skip_p2: if include_port2_g = 0 generate + p2_data_s <= (others => bus_idle_level_c); + p2_o <= (others => '0'); + p2_low_imp_o <= '0'; + end generate; + + pmem_ctrl_b : pmem_ctrl + port map ( + clk_i => clk_i, + res_i => reset_i, + en_clk_i => en_clk_s, + data_i => t48_data_s, + data_o => pm_data_s, + write_pcl_i => pm_write_pcl_s, + read_pcl_i => pm_read_pcl_s, + write_pch_i => pm_write_pch_s, + read_pch_i => pm_read_pch_s, + inc_pc_i => pm_inc_pc_s, + write_pmem_addr_i => pm_write_pmem_addr_s, + addr_type_i => pm_addr_type_s, + read_pmem_i => pm_read_pmem_s, + pmem_addr_o => pmem_addr_s, + pmem_data_i => pmem_data_i + ); + + psw_b : psw + port map ( + clk_i => clk_i, + res_i => reset_i, + en_clk_i => en_clk_s, + data_i => t48_data_s, + data_o => psw_data_s, + read_psw_i => psw_read_psw_s, + read_sp_i => psw_read_sp_s, + write_psw_i => psw_write_psw_s, + write_sp_i => psw_write_sp_s, + special_data_i => psw_special_data_s, + inc_stackp_i => psw_inc_stackp_s, + dec_stackp_i => psw_dec_stackp_s, + write_carry_i => psw_write_carry_s, + write_aux_carry_i => psw_write_aux_carry_s, + write_f0_i => psw_write_f0_s, + write_bs_i => psw_write_bs_s, + carry_o => psw_carry_s, + aux_carry_i => alu_aux_carry_s, + aux_carry_o => psw_aux_carry_s, + f0_o => psw_f0_s, + bs_o => psw_bs_s + ); + + + ----------------------------------------------------------------------------- + -- Output Mapping. + ----------------------------------------------------------------------------- + ale_o <= to_stdLogic(ale_s); + t0_o <= clk_i; + psen_n_o <= to_stdLogic(not psen_s); + prog_n_o <= to_stdLogic(not prog_s); + rd_n_o <= to_stdLogic(not rd_s); + wr_n_o <= to_stdLogic(not wr_s); + xtal3_o <= to_stdLogic(xtal3_s); + pmem_addr_o <= pmem_addr_s; + +end struct; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: t48_core.vhd,v $ +-- Revision 1.7 2004/05/01 11:58:04 arniml +-- update notice about expander port instructions +-- +-- Revision 1.6 2004/04/07 22:09:03 arniml +-- remove unused signals +-- +-- Revision 1.5 2004/04/04 14:18:53 arniml +-- add measures to implement XCHD +-- +-- Revision 1.4 2004/03/29 19:39:58 arniml +-- rename pX_limp to pX_low_imp +-- +-- Revision 1.3 2004/03/28 21:27:50 arniml +-- update wiring for DA support +-- +-- Revision 1.2 2004/03/28 13:13:20 arniml +-- connect control signal for Port 2 expander +-- +-- Revision 1.1 2004/03/23 21:31:53 arniml +-- initial check-in +-- +------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_core_comp_pack-p.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_core_comp_pack-p.vhd new file mode 100644 index 00000000..7fca7c98 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_core_comp_pack-p.vhd @@ -0,0 +1,87 @@ +------------------------------------------------------------------------------- +-- +-- $Id: t48_core_comp_pack-p.vhd,v 1.2 2004/03/29 19:39:58 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +package t48_core_comp_pack is + + component t48_core + generic ( + xtal_div_3_g : integer := 1; + register_mnemonic_g : integer := 1; + include_port1_g : integer := 1; + include_port2_g : integer := 1; + include_bus_g : integer := 1; + include_timer_g : integer := 1; + sample_t1_state_g : integer := 4 + ); + + port ( + xtal_i : in std_logic; + reset_i : in std_logic; + t0_i : in std_logic; + t0_o : out std_logic; + t0_dir_o : out std_logic; + int_n_i : in std_logic; + ea_i : in std_logic; + rd_n_o : out std_logic; + psen_n_o : out std_logic; + wr_n_o : out std_logic; + ale_o : out std_logic; + db_i : in std_logic_vector( 7 downto 0); + db_o : out std_logic_vector( 7 downto 0); + db_dir_o : out std_logic; + t1_i : in std_logic; + p2_i : in std_logic_vector( 7 downto 0); + p2_o : out std_logic_vector( 7 downto 0); + p2_low_imp_o : out std_logic; + p1_i : in std_logic_vector( 7 downto 0); + p1_o : out std_logic_vector( 7 downto 0); + p1_low_imp_o : out std_logic; + prog_n_o : out std_logic; + clk_i : in std_logic; + en_clk_i : in std_logic; + xtal3_o : out std_logic; + dmem_addr_o : out std_logic_vector( 7 downto 0); + dmem_we_o : out std_logic; + dmem_data_i : in std_logic_vector( 7 downto 0); + dmem_data_o : out std_logic_vector( 7 downto 0); + pmem_addr_o : out std_logic_vector(11 downto 0); + pmem_data_i : in std_logic_vector( 7 downto 0) + ); + end component; + + component syn_rom + generic ( + address_width_g : positive := 10 + ); + port ( + clk_i : in std_logic; + rom_addr_i : in std_logic_vector(address_width_g-1 downto 0); + rom_data_o : out std_logic_vector(7 downto 0) + ); + end component; + + component syn_ram + generic ( + address_width_g : positive := 8 + ); + port ( + clk_i : in std_logic; + res_i : in std_logic; + ram_addr_i : in std_logic_vector(address_width_g-1 downto 0); + ram_data_i : in std_logic_vector(7 downto 0); + ram_we_i : in std_logic; + ram_data_o : out std_logic_vector(7 downto 0) + ); + end component; + +end t48_core_comp_pack; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_pack-p.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_pack-p.vhd new file mode 100644 index 00000000..f95fa752 --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/t48_pack-p.vhd @@ -0,0 +1,82 @@ +------------------------------------------------------------------------------- +-- +-- $Id: t48_pack-p.vhd,v 1.1 2004/03/23 21:31:53 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +package t48_pack is + + ----------------------------------------------------------------------------- + -- Global constants + ----------------------------------------------------------------------------- + + -- clock active level + constant clk_active_c : std_logic := '1'; + -- reset active level + constant res_active_c : std_logic := '0'; + -- idle level on internal data bus + constant bus_idle_level_c : std_logic := '1'; + + -- global data word width + constant word_width_c : natural := 8; + + -- data memory address width + constant dmem_addr_width_c : natural := 8; + -- program memory address width + constant pmem_addr_width_c : natural := 12; + + + ----------------------------------------------------------------------------- + -- Global data types + ----------------------------------------------------------------------------- + + -- the global data word width type + subtype word_t is std_logic_vector(word_width_c-1 downto 0); + subtype nibble_t is std_logic_vector(word_width_c/2-1 downto 0); + -- the global data memory address type + subtype dmem_addr_t is std_logic_vector(dmem_addr_width_c-1 downto 0); + -- the global program memory address type + subtype pmem_addr_t is std_logic_vector(pmem_addr_width_c-1 downto 0); + subtype page_t is std_logic_vector(pmem_addr_width_c-1 downto word_width_c); + + -- the machine states + type mstate_t is (MSTATE1, MSTATE2, MSTATE3, MSTATE4, MSTATE5); + + + ----------------------------------------------------------------------------- + -- Global functions + ----------------------------------------------------------------------------- + + function to_stdLogic(input: boolean) return std_logic; + function to_boolean(input: std_logic) return boolean; + +end t48_pack; + +package body t48_pack is + + function to_stdLogic(input: boolean) return std_logic is + begin + if input then + return '1'; + else + return '0'; + end if; + end to_stdLogic; + + function to_boolean(input: std_logic) return boolean is + begin + if input = '1' then + return true; + else + return false; + end if; + end to_boolean; + +end t48_pack; diff --git a/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/timer.vhd b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/timer.vhd new file mode 100644 index 00000000..88147b7b --- /dev/null +++ b/Arcade_MiST/Nintendo Radar Scope Hardware/DonkeyKongJunior/rtl/t48_ip/timer.vhd @@ -0,0 +1,278 @@ +------------------------------------------------------------------------------- +-- +-- The Timer/Counter unit. +-- +-- $Id: timer.vhd,v 1.5 2004/07/11 16:51:33 arniml Exp $ +-- +-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t48/ +-- +------------------------------------------------------------------------------- + +library ieee; +use ieee.std_logic_1164.all; + +use work.t48_pack.word_t; +use work.t48_pack.mstate_t; + +entity timer is + + generic ( + -- state in which T1 is sampled (3 or 4) + sample_t1_state_g : integer := 4 + ); + + port ( + -- Global Interface ------------------------------------------------------- + clk_i : in std_logic; + res_i : in std_logic; + en_clk_i : in boolean; + t1_i : in std_logic; + clk_mstate_i : in mstate_t; + -- T48 Bus Interface ------------------------------------------------------ + data_i : in word_t; + data_o : out word_t; + read_timer_i : in boolean; + write_timer_i : in boolean; + -- Decoder Interface ------------------------------------------------------ + start_t_i : in boolean; + start_cnt_i : in boolean; + stop_tcnt_i : in boolean; + overflow_o : out std_logic + ); + +end timer; + + +library ieee; +use ieee.numeric_std.all; + +use work.t48_pack.all; + +architecture rtl of timer is + + -- the 8 bit counter core + signal counter_q : unsigned(word_t'range); + signal overflow_q : boolean; + + -- increment signal for the counter core + type inc_type_t is (NONE, TIMER, COUNTER); + signal increment_s : boolean; + signal inc_sel_q : inc_type_t; + + -- T1 edge detector + signal t1_q : std_logic; + signal t1_inc_s : boolean; + + -- timer prescaler + signal prescaler_q : unsigned(4 downto 0); + signal pre_inc_s : boolean; + +begin + + ----------------------------------------------------------------------------- + -- Verify the generics + ----------------------------------------------------------------------------- + + -- pragma translate_off + assert (sample_t1_state_g = 3) or (sample_t1_state_g = 4) + report "sample_t1_state_g must be either 3 or 4!" + severity failure; + -- pragma translate_on + + + ----------------------------------------------------------------------------- + -- Process t1_edge + -- + -- Purpose: + -- Implements the edge detector for T1. + -- + t1_edge: process (t1_i, + t1_q, + clk_mstate_i) + begin + t1_inc_s <= false; + + -- sample in state according to generic + -- Old devices: sample at the beginning of state 3 + -- New devices: sample in state 4 + if (sample_t1_state_g = 3 and clk_mstate_i = MSTATE3) or + (sample_t1_state_g = 4 and clk_mstate_i = MSTATE4) then + -- detect falling edge + if t1_q = '1' and t1_i = '0' then + t1_inc_s <= true; + end if; + end if; + + end process t1_edge; + -- + ----------------------------------------------------------------------------- + + + pre_inc_s <= clk_mstate_i = MSTATE4 and prescaler_q = 31; + + + ----------------------------------------------------------------------------- + -- Process inc_sel + -- + -- Purpose: + -- Select increment source (timer, counter or none). + -- + inc_sel: process (inc_sel_q, + pre_inc_s, + t1_inc_s) + begin + -- default assignment + increment_s <= false; + + case inc_sel_q is + when NONE => + increment_s <= false; + when TIMER => + increment_s <= pre_inc_s; + when COUNTER => + increment_s <= t1_inc_s; + when others => + null; + end case; + + end process inc_sel; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Process regs + -- + -- Purpose: + -- Implements the counter, the prescaler and other registers. + -- + regs: process (res_i, clk_i) + begin + if res_i = res_active_c then + overflow_q <= false; + t1_q <= '0'; + prescaler_q <= (others => '0'); + inc_sel_q <= NONE; + + elsif clk_i'event and clk_i = clk_active_c then + if en_clk_i then + + -- Counter Core and overflow ------------------------------------------ + overflow_q <= false; + + if write_timer_i then + counter_q <= unsigned(data_i); + + elsif increment_s then + counter_q <= counter_q + 1; + + if counter_q = 255 then + overflow_q <= true; + end if; + + end if; + + -- T1 edge detector --------------------------------------------------- + if (sample_t1_state_g = 3 and clk_mstate_i = MSTATE3) or + (sample_t1_state_g = 4 and clk_mstate_i = MSTATE4) then + t1_q <= t1_i; + end if; + + -- Prescaler ---------------------------------------------------------- + if start_t_i then + prescaler_q <= (others => '0'); + + elsif clk_mstate_i = MSTATE3 then + prescaler_q <= prescaler_q + 1; + + end if; + + -- Increment Selector ------------------------------------------------- + if start_t_i then + inc_sel_q <= TIMER; + elsif start_cnt_i then + inc_sel_q <= COUNTER; + elsif stop_tcnt_i then + inc_sel_q <= NONE; + end if; + + end if; + + end if; + + end process regs; + -- + ----------------------------------------------------------------------------- + + + ----------------------------------------------------------------------------- + -- Output Mapping. + ----------------------------------------------------------------------------- + data_o <= std_logic_vector(counter_q) + when read_timer_i else + (others => bus_idle_level_c); + overflow_o <= to_stdLogic(overflow_q); + +end rtl; + + +------------------------------------------------------------------------------- +-- File History: +-- +-- $Log: timer.vhd,v $ +-- Revision 1.5 2004/07/11 16:51:33 arniml +-- cleanup copyright notice +-- +-- Revision 1.4 2004/07/04 13:06:45 arniml +-- counter_q is not cleared during reset +-- this would match all different descriptions of the Counter as +-- a) if the software assumes that the Counter is modified during reset, it +-- will initialize the Counter anyhow +-- b) the special case 'Counter not modified during reset' is covered +-- +-- Revision 1.3 2004/05/16 15:32:57 arniml +-- fix edge detector bug for counter +-- +-- Revision 1.2 2004/04/15 22:05:13 arniml +-- increment prescaler with MSTATE4 +-- +-- Revision 1.1 2004/03/23 21:31:53 arniml +-- initial check-in +-- +-- +-------------------------------------------------------------------------------