From ec6c59785934757b801173711582f0308234db59 Mon Sep 17 00:00:00 2001 From: Gehstock Date: Sat, 19 Oct 2019 12:12:56 +0200 Subject: [PATCH] New Core Devil Fish --- .../Z80 Based/DevilFish_MiST/DevilFish.qpf | 29 + .../Z80 Based/DevilFish_MiST/DevilFish.qsf | 185 ++ .../Z80 Based/DevilFish_MiST/DevilFish.srf | 51 + .../Z80 Based/DevilFish_MiST/README.txt | 24 + .../DevilFish_MiST/Release/DevilFish.rbf | Bin 0 -> 309278 bytes .../Z80 Based/DevilFish_MiST/clean.bat | 37 + .../Z80 Based/DevilFish_MiST/rtl/DevilFish.sv | 187 ++ .../DevilFish_MiST/rtl/ROM/GALAXIAN_1H.vhd | 278 +++ .../DevilFish_MiST/rtl/ROM/GALAXIAN_1K.vhd | 278 +++ .../DevilFish_MiST/rtl/ROM/GALAXIAN_6L.vhd | 24 + .../DevilFish_MiST/rtl/ROM/GAL_FIR.vhd | 534 +++++ .../DevilFish_MiST/rtl/ROM/GAL_HIT.vhd | 534 +++++ .../DevilFish_MiST/rtl/ROM/ROM_PGM_0.vhd | 1046 +++++++++ .../Z80 Based/DevilFish_MiST/rtl/build_id.tcl | 35 + .../Z80 Based/DevilFish_MiST/rtl/cpu/T80.vhd | 1093 +++++++++ .../DevilFish_MiST/rtl/cpu/T80_ALU.vhd | 371 +++ .../DevilFish_MiST/rtl/cpu/T80_MCode.vhd | 2026 +++++++++++++++++ .../DevilFish_MiST/rtl/cpu/T80_Pack.vhd | 220 ++ .../DevilFish_MiST/rtl/cpu/T80_Reg.vhd | 105 + .../DevilFish_MiST/rtl/cpu/T80as.vhd | 283 +++ .../DevilFish_MiST/rtl/cpu/T80sed.vhd | 179 ++ .../Z80 Based/DevilFish_MiST/rtl/dpram.vhd | 75 + .../Z80 Based/DevilFish_MiST/rtl/galaxian.vhd | 452 ++++ .../Z80 Based/DevilFish_MiST/rtl/mc_adec.vhd | 251 ++ .../Z80 Based/DevilFish_MiST/rtl/mc_bram.vhd | 182 ++ .../DevilFish_MiST/rtl/mc_clocks.vhd | 88 + .../DevilFish_MiST/rtl/mc_col_pal.vhd | 78 + .../DevilFish_MiST/rtl/mc_hv_count.vhd | 145 ++ .../DevilFish_MiST/rtl/mc_inport.vhd | 78 + .../DevilFish_MiST/rtl/mc_ld_pls.vhd | 115 + .../Z80 Based/DevilFish_MiST/rtl/mc_logic.vhd | 92 + .../DevilFish_MiST/rtl/mc_missile.vhd | 107 + .../DevilFish_MiST/rtl/mc_sound_a.vhd | 117 + .../DevilFish_MiST/rtl/mc_sound_b.vhd | 253 ++ .../DevilFish_MiST/rtl/mc_sound_vco.vhd | 49 + .../Z80 Based/DevilFish_MiST/rtl/mc_stars.vhd | 90 + .../Z80 Based/DevilFish_MiST/rtl/mc_video.vhd | 434 ++++ .../Z80 Based/DevilFish_MiST/rtl/pll.qip | 4 + .../Z80 Based/DevilFish_MiST/rtl/pll.vhd | 451 ++++ .../DevilFish_MiST/rtl/sine_package.vhd | 152 ++ .../Z80 Based/DevilFish_MiST/rtl/spram.vhd | 55 + 41 files changed, 10787 insertions(+) create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.qpf create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.qsf create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.srf create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/README.txt create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/Release/DevilFish.rbf create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/clean.bat create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/DevilFish.sv create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_1H.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_1K.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_6L.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GAL_FIR.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GAL_HIT.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/ROM_PGM_0.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/build_id.tcl create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_ALU.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_MCode.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_Pack.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_Reg.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80as.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80sed.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/dpram.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/galaxian.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_adec.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_bram.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_clocks.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_col_pal.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_hv_count.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_inport.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_ld_pls.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_logic.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_missile.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_a.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_b.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_vco.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_stars.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_video.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/pll.qip create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/pll.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/sine_package.vhd create mode 100644 Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/spram.vhd diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.qpf b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.qpf new file mode 100644 index 00000000..7fbf41ef --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.qpf @@ -0,0 +1,29 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2013 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II 64-Bit +# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition +# Date created = 11:56:24 October 19, 2019 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "13.1" +DATE = "11:56:24 October 19, 2019" + +# Revisions +PROJECT_REVISION = "DevilFish" diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.qsf b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.qsf new file mode 100644 index 00000000..c82d8975 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.qsf @@ -0,0 +1,185 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2013 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II 64-Bit +# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition +# Date created = 11:54:39 October 19, 2019 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# MoonCresta_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + + +# Project-Wide Assignments +# ======================== +set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.2 +set_global_assignment -name LAST_QUARTUS_VERSION 13.1 +set_global_assignment -name PROJECT_CREATION_TIME_DATE "01:53:30 APRIL 20, 2017" +set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files +set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL +set_global_assignment -name SMART_RECOMPILE ON +set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:rtl/build_id.tcl" +set_global_assignment -name SYSTEMVERILOG_FILE rtl/DevilFish.sv +set_global_assignment -name VHDL_FILE rtl/galaxian.vhd +set_global_assignment -name VHDL_FILE rtl/mc_video.vhd +set_global_assignment -name VHDL_FILE rtl/mc_stars.vhd +set_global_assignment -name VHDL_FILE rtl/mc_sound_vco.vhd +set_global_assignment -name VHDL_FILE rtl/mc_sound_b.vhd +set_global_assignment -name VHDL_FILE rtl/mc_sound_a.vhd +set_global_assignment -name VHDL_FILE rtl/mc_missile.vhd +set_global_assignment -name VHDL_FILE rtl/mc_logic.vhd +set_global_assignment -name VHDL_FILE rtl/mc_ld_pls.vhd +set_global_assignment -name VHDL_FILE rtl/mc_inport.vhd +set_global_assignment -name VHDL_FILE rtl/mc_hv_count.vhd +set_global_assignment -name VHDL_FILE rtl/mc_col_pal.vhd +set_global_assignment -name VHDL_FILE rtl/mc_bram.vhd +set_global_assignment -name VHDL_FILE rtl/mc_adec.vhd +set_global_assignment -name VHDL_FILE rtl/sine_package.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/ROM_PGM_0.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/GALAXIAN_6L.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/GALAXIAN_1K.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/GALAXIAN_1H.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/GAL_HIT.vhd +set_global_assignment -name VHDL_FILE rtl/ROM/GAL_FIR.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80sed.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80as.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_Reg.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_Pack.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_MCode.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80_ALU.vhd +set_global_assignment -name VHDL_FILE rtl/cpu/T80.vhd +set_global_assignment -name VHDL_FILE rtl/spram.vhd +set_global_assignment -name VHDL_FILE rtl/dpram.vhd +set_global_assignment -name VHDL_FILE rtl/pll.vhd +set_global_assignment -name QIP_FILE ../../../../common/mist/mist.qip + +# Pin & Location Assignments +# ========================== +set_location_assignment PIN_7 -to LED +set_location_assignment PIN_54 -to CLOCK_27 +set_location_assignment PIN_144 -to VGA_R[5] +set_location_assignment PIN_143 -to VGA_R[4] +set_location_assignment PIN_142 -to VGA_R[3] +set_location_assignment PIN_141 -to VGA_R[2] +set_location_assignment PIN_137 -to VGA_R[1] +set_location_assignment PIN_135 -to VGA_R[0] +set_location_assignment PIN_133 -to VGA_B[5] +set_location_assignment PIN_132 -to VGA_B[4] +set_location_assignment PIN_125 -to VGA_B[3] +set_location_assignment PIN_121 -to VGA_B[2] +set_location_assignment PIN_120 -to VGA_B[1] +set_location_assignment PIN_115 -to VGA_B[0] +set_location_assignment PIN_114 -to VGA_G[5] +set_location_assignment PIN_113 -to VGA_G[4] +set_location_assignment PIN_112 -to VGA_G[3] +set_location_assignment PIN_111 -to VGA_G[2] +set_location_assignment PIN_110 -to VGA_G[1] +set_location_assignment PIN_106 -to VGA_G[0] +set_location_assignment PIN_136 -to VGA_VS +set_location_assignment PIN_119 -to VGA_HS +set_location_assignment PIN_65 -to AUDIO_L +set_location_assignment PIN_80 -to AUDIO_R +set_location_assignment PIN_105 -to SPI_DO +set_location_assignment PIN_88 -to SPI_DI +set_location_assignment PIN_126 -to SPI_SCK +set_location_assignment PIN_127 -to SPI_SS2 +set_location_assignment PIN_91 -to SPI_SS3 +set_location_assignment PIN_13 -to CONF_DATA0 +set_location_assignment PLL_1 -to "pll:pll|altpll:altpll_component" + +# Classic Timing Assignments +# ========================== +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS OFF + +# Analysis & Synthesis Assignments +# ================================ +set_global_assignment -name FAMILY "Cyclone III" +set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144 +set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8 +set_global_assignment -name SAVE_DISK_SPACE OFF +set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP +set_global_assignment -name TOP_LEVEL_ENTITY DevilFish + +# Fitter Assignments +# ================== +set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF +set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION ALWAYS +set_global_assignment -name FITTER_EFFORT "STANDARD FIT" +set_global_assignment -name DEVICE EP3C25E144C8 +set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF +set_global_assignment -name ENABLE_NCE_PIN OFF +set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF +set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL" +set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF +set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON +set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL" +set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO" +set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO" + +# Assembler Assignments +# ===================== +set_global_assignment -name GENERATE_RBF_FILE ON +set_global_assignment -name USE_CONFIGURATION_DEVICE OFF + +# Power Estimation Assignments +# ============================ +set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW" +set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)" + +# Advanced I/O Timing Assignments +# =============================== +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise +set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise +set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall + +# ----------------------- +# start ENTITY(DevilFish) + + # start DESIGN_PARTITION(Top) + # --------------------------- + + # Incremental Compilation Assignments + # =================================== + set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top + set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top + set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top + + # end DESIGN_PARTITION(Top) + # ------------------------- + +# end ENTITY(DevilFish) +# --------------------- +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.srf b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.srf new file mode 100644 index 00000000..a455f0f5 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/DevilFish.srf @@ -0,0 +1,51 @@ +{ "" "" "" "Variable or input pin \"data_b\" is defined but never used." { } { } 0 287013 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Found combinational loop of 47 nodes" { } { } 0 332125 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "LOCKED port on the PLL is not properly connected on instance \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." { } { } 0 21300 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Net \"soc_system:soc_system\|soc_system_Video_Output:video_output\|alt_vip_cvo_core:cvo_core\|genlock_enable_sync1\[1\]\" is missing source, defaulting to GND" { } { } 0 12110 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Inferred RAM node \"zxspectrum:emu\|mist_io:mist_io\|ps2_kbd_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Inferred RAM node \"zxspectrum:emu\|mist_io:mist_io\|ps2_mouse_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|h_sync_polarity_reg\}\]\" to \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|vid_h_sync_polarity\}\]\". This assignment will be ignored." { } { } 0 17897 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|v_sync_polarity_reg\}\]\" to \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|vid_v_sync_polarity\}\]\". This assignment will be ignored." { } { } 0 17897 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|interlaced_field_reg\[*\]\}\]\" to \"\[get_keepers \{soc_system\|video_output\|cvo_core\|mode_banks\|vid_interlaced_field\[*\]\}\]\". This assignment will be ignored." { } { } 0 17897 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" { } { } 0 15714 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "55 hierarchies have connectivity warnings - see the Connectivity Checks report folder" { } { } 0 12241 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Inferred RAM node \"emu:emu\|mister_io:mister_io\|ps2_kbd_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Inferred RAM node \"emu:emu\|mister_io:mister_io\|ps2_mouse_fifo_rtl_0\" from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design." { } { } 0 276020 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Verilog HDL or VHDL warning at de10_top.v(97): object \"io_win\" assigned a value but never read" { } { } 0 10036 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Verilog HDL or VHDL warning at de10_top.v(102): object \"io_sdd\" assigned a value but never read" { } { } 0 10036 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Overwriting existing clock: vip\|hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" { } { } 0 332043 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "Variable or input pin \"data_a\" is defined but never used." { } { } 0 287013 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 169085 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 174073 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 332174 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 13009 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "*" { } { } 0 21300 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "alt_vip_cvo_mode_banks" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "hps_sdram_pll.sv" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "alt_vip_common_frame_counter.v" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "hps_sdram_p0_acv_hard_memphy.v" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "hps_sdram_p0_acv_ldc.v" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "hps_sdram_p0_acv_hard_io_pads.v" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "altera_mem_if_hard_memory_controller_top_cyclonev.sv" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "genlock_enable_sync" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "u_calculate_mode" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "genlock_enable" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "reset_value" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "soc_system:soc_system\|soc_system_pll_video:pll_video\|altera_pll:altera_pll_i\|general\[0\].gpll" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "alt_vip_cvo_core.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "alt_vip_packet_transfer.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "hps_sdram_p0.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "alt_vip_common_dc_mixed_widths_fifo.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "altera_mem_if_hhp_qseq_synth_top" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "soc_system:soc_system\|soc_system_vip_vout:vip_vout\|alt_vip_cvo_core:cvo_core\|genlock_enable_sync1" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "soc_system:soc_system\|soc_system_vip_fb:vip_fb\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|altsyncram_ums1:FIFOram\|q_b" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "soc_system:soc_system\|soc_system_Video_Input:video_input\|alt_vip_cvi_core:cvi_core\|alt_vip_cvi_write_fifo_buffer:write_fifo_buffer" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "soc_system:soc_system\|soc_system_Frame_Buffer:frame_buffer\|alt_vip_packet_transfer:pkt_trans_rd" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "soc_system_hps_fpga_interfaces.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "soc_system_HPS_fpga_interfaces.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "RST" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "alt_vip_scaler_alg_core" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "cvo_core" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "vip_HPS_fpga_interfaces.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "alt_vip_dil_vof_scheduler.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} +{ "" "" "" "alt_vip_dil_scheduler.sdc" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""} diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/README.txt b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/README.txt new file mode 100644 index 00000000..846fd542 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/README.txt @@ -0,0 +1,24 @@ +--------------------------------------------------------------------------------- +-- +-- Arcade: Moon Cresta port to MiST by Gehstock +-- 18 December 2017 +-- +--------------------------------------------------------------------------------- +-- A simulation model of Galaxian hardware +-- Copyright(c) 2004 Katsumi Degawa +--------------------------------------------------------------------------------- +-- +-- Only controls and OSD are rotated on Video output. +-- +-- +-- Keyboard inputs : +-- +-- ESC : Coin +-- F1 : Start 1 player +-- F2 : Start 2 player +-- SPACE : Fire +-- ARROW KEYS : Movements +-- +-- Joystick support. +-- +--------------------------------------------------------------------------------- diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/Release/DevilFish.rbf b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/Release/DevilFish.rbf new file mode 100644 index 0000000000000000000000000000000000000000..32c078c020610419624aa4da3c3f6ca84c45378d GIT binary patch literal 309278 zcmeFa3!EHRb?0AQsu{P1f~$I}$L$9&)vgv}gRv!~EaAUds!G-4u@Ja==#dAnf-N!f zLSD8Z-cOQEU|Oy=f*3H4olUYKMvlxnu*4yO{jK-gD1A_uO;NJyreWlP8BC{(A%e``iEfTi^cn z;{SQ#yWjcl|M~Wl-}%nBxP9V@?|kRGPkiTzC;s7E-}=_)9y)nN|JUbQzydIQ*7X^9 zdK7R5F#L3xb~7L8_mU}MSDa#8FK{*G@^i!QrR9@*N99xIdm3HiT z4=@VoYy&DIoOBi_?N}&sjvSR=mMv4uwDP_@52veL(WK1NS^0wU`aVF{2~ei%z67NS zbYEN**JXZr9?l!SF7tI(dWln6CK^DQud{I33Y2-}S?Rjgxr8!r8Yr)IRy}HCEugtA zP+AG1%Q`@1-UaBHZ9onvUHQ5fAD;}S0Ohv_pn6J(fi(lD90MMpr2YWPY(4X7;2nUn zgwLS?{2nlTJ$zrLm**0PEr9AA=0DLu`8vBm4N!jtN-LpADUQNJSLIoK*0s(`7wB4P zB`B@LqinC7A7y{bw#u`f5swHjA1I$!zQ$0`EA2Bt$pZ%fr4579N+{D+zPv8m(^))F zLWx(|2j!RjP?W?||EY01$3^ z=Cgp(-vcO5_kTP9U6)X%>HI%|;rr|uxE&D91>%R|%5{Z~v(I2m7@ zXpGeUFsMC2fl+ZRQi|j63_y1!y+mT+RzgYh;j`#J49Xk6AI3q~8u#PjP^P^bPG-pQhwQfdDa?R&V^%X zqqZeG1-h2}cq8!VfOt*oug>Dh68?4oy4PiyUY<3_ZUIzZnWlL=49Xh@^?mrhz~~50 z!drNh@NWm8d*LV^)jU#rI)4lhZn`c(X_84LTz(u7&D2&2cLS0a<-OLU61U@>9|GPB zh(DFD^{Gr#`X>R^DH=;B5xg82I|h_ig0h5zKzK+W5T05)esKWhI;^!upuFO$IR4cD zj!hFDg0~Lfq9G{TA3h6zL765z#QO$04&qtemoPj}k9RHS$76uTzXahkgvN0%?;n8h zPywN@dXy~uMEl|PN_=!4PCxd##Gw@PqHC#xNPdwW1W0eW5>UQ$HPKRO($UJfrgBQ}0K+(` zZGq;i&dSqS^$SEBfv%-H>a2D?JOEw)I-s*`G3oX?OHce|K-XoO?n@BQl^`B0L2V04 zJS6UPU()ngJk&q6T|$YMWQOcxoquise*pZO0hDQyWv?56Xz=rZ&Lt>I*TO-dbwVI~ zi$yO4SbBzd;ABufD|(0z#7p9Rts7cj z1iC*JXw4Lqz4pJzZej&2!w~un#(#%PAE-h-3xTB zv=Wr2aS;d~^-=nBX^-n%j!&6(4)7wNOxL(w3n)#X^-K4XSJI;ex_$#t+!e=R*{ZQq z`@>MSC!9(s({xrl0$mFy_2G{I@l^@BKNcQ720jN2Ck^AEYw=#$zRqe-pliu6@t0() zWQ{=c{!4(;O3?kOKr|W#%~{RO64c)D;5&fk-f*6D3BmEwl>X%b=z1kET;G}NGZZ*O zfio0XE(Ik2Bu|ejzi^bh`KYYp-1x_&eezd~b~luo4qdPC@}c*xTj3KYF1~nm=a|gs zD4+2$nJ2$p{LWFb{p5vDmHYPk$f=4fJO8P@T=t_+Ex7uKHSiCM>eK!tN7t~*0>{K6 zr-aDnDz->+odvsQ83u})dQJ~d>~(l}uWMsUrJ>cd?ti;&9x0zU=hT|8d7f)GcPuJ# zRqIi3`wT@&ml=2=$cJ0EB^YF69X>QEv}rxWY^ zO5}IJ#)@hx#WSYBLh~NaO5;nDzY=@n%K8@E_p@s{K~@QT=N4w zo3?BACAJ>E;lrAMl$#cAiKmK-SvFCz7Sxv|P@lxbqS3^jiil=ew93`_E-M!dCFQ9c$PETs`SyaR(}SZL2UUHIKyMhr&UpMm|{j4th9pR@{1q5XZZH? zuFuS*mD2AF#m-RdI26zn-*cSwr;`*_F8kGIQp0{aI1Qe8u5kZ^l)Y5}|Dpdpx+)c^ z61eQyi`mL7)RWP~`^LM-o~U4I1WC`f!bIBhmg=@*RB8(q%WGn*V0~QdSeNGqa#P!i zAFw|8=c_i(8k>{#X=QoLv(+2ufAViu*7(UvKg$IGoM9Ow7QV0sY+;>d;^Ke$mMDTL z9Knl)AvfT}(@p&3htJWX@k~@bc24cmEf<8B1fSdZvAEgP@uJ_&Z$weE*Pt*s0oEcK#W}mQAWb z!RHLcR&AN|7r*xVE2Z*@%RkH4$rB^KlAPxZldXg(CoF5c#Xoj%)fm=Ve8GoTZ5{F5 z!!O?o>MPcvSNy6sdPW5q{(S2*vEbRjMjZd>$aYvb%!gS)JGn8 za_h+6BX_5F<$mrrj(83ttiq=cEDMW=O`PY`ucLS}GM2z^UU3Ao)2;E$0>4rU{$oW5r4Z?|>hZ=b!~KAf`LKPLH4iOg_;XES1}s*w(N`t+_*$K)Ja9eB!0 zavIe#maC?BTZR8-)m+*qRL2+p)q75(%f~#r+ScuAjq`JB=j@qq8{?5?tdFaapJpNo zy#&o^)^gm({a3C#5$ckr1?LG~h%%jidCHZvwcI5fh7S%^; zKFzB$h^>@>P;Avywda(7YNdoee)-jw7ptZ8SgS6tpS_r^_Db@M>)pO}!`BH#SS46( z7Ca+PRyHujnsrL)fXQE7sw~MXI51(;%|NW}1 z$a;HaNsh%!S5G&<`)}T~KycCO!0;=Trx)7|KG(kJn9qpm%TP}j-tjw6_sOR|w`#hA ze8sQ&!m7R=`&4Y7Zpy0l5(J(zYWLG6_EVlaL$RljlwsON}l6nt~SM1%RlwzmD%`;yQgq>H71<%BoJgZ|& zv}!y9ig&c{ch5MxSJBzM+H!pLoZW@AT)C7z?h~uLjvlv-rMRvFDV7 zYK62pLGfoRk41-n;e97S`DrAtW-k@1_%u*B{v)gDKo~f1o~zz&5qK5HIja2Fvy=f> zlV=7LJ5BxixR0L+?Ec>UX!r4j)ze5d!tyu)97j8TO~vLX$xhM44Zmjd33&ci0o;$i zm2j1lR<<0J2AC{<=EXxe9sQGPiq2RW-2bCzetcwQ6kA2fe2IF&QEbEudwK1y|%(9o~p*55DzN9Ztp4}dHg1y>_30}k$?8F_-lJ^ zYCQ7&AB%VGc}M(XeAndrADuQIHu?TX=k#ThoxOLPPn(QC`qTOWo$*IsX})c8+hhDv zj=pW8^VjwqZkV6W*|q1r#n(-~_bTD%bo6^b?@6{6z2W|<`@V10rrJ|K@qJ=>ampOl zwFOxElyJgWkE5P^@1ZqE-Jj0QGFRM_#@j5l|CL?Ggp@Dkto&k`h%K+;)fVW>Yjqi= z&LFl7A{|u(icKtMDjoIEiEf@lKR|aP609u!%&c4)z0A8AtH-aa`NKN;z&EPUaUJ7l z^z)Stb5Z`e@(CsQ=8S&MkT3n1r%Zw~`uS1j#{Z4_`Ld+K@LQV8df+65p856GU9lU! zK==MjpSOg!XQ>u;FFe;9R5z&hDLWb`^!i7SKlo?nhv=4SwYc?{DjYoclnRd&Kjv!j z^Pf_R?+X>T;;V9>e?u4?)7~)^JmvOf_n0aS3cjhPz-EQjl=Z&-8`5J3gc_Vg#HR=4 zcpO2dtkTrC!g^oy8)xb9sKU|Ic%0{tlXN1~7ytFQ`B|Q$5VG7j=GU@y6e&HQ>q>Dv zQ7y-&KlJPCcuFHd%{=T4Kp6R(6Xx&BB994YR z;7glih?$Pi`?%FDC5F-Czw~0z(UXJ3@;o%?OG!)5o%rI_yUIL0H6X56j>_P^EON^8 zV(?xN^UHdQ@)1J>n7UN4MryfmZTES5mO4A2q9KriE25~rG+*dgW;(_UWSOBKE?D^#V91usm|?5-_=a!uFpr3> zGl?AWHKHS?tA;hH*3?baUY*3{k}Rs#9)HPW)~yu_I%zmF9xso=`N$m|GlE1Z%Y)XM zFV`L6!Xv64zTrW0sCPV(CIVH}2P5lz%v?TME27GU4~nG4`Up|QMy3)?3mR36G*=Kz zL{Ur2f~>jtp^ai{sxeQQRRzS=gsHf0hJuc%dlaEB%Y-lpUiG`{a!sIy2G5`5!HXS6 zc3T7dP|Mw(C_-}dzJ$CTthp<*UR?X_FLczxf~knAZ%@GcfK>h?$);Jzvu(xoTZ`ZS z1J~`|_!;|4zIyP9_wcB3xtl7Aje~Ig z6U9!#_h2Q-RYyomqDM$)b}knd zr-t7|E$b{NvC+krTb0V){c(G!_*3zCYRXXYV=ou;|9NcE)4xC3UH?=(w4y8<79ain zrLqOhO3E!Iui)a7-yZ(Zjikd$a5<)-hkt&lvK4jdm}-jK`@i_?j0|4QxY#q%QO6zn zlO;a$u8otmev-Ur0I}1JT3BE%4^$g#pn1@N#*1z~>m>bHS=KYq>y;sJqSDVWV!?^p zJ$3s3`&TM+bX4o9pE`bt#eaJBP{wK2`EdGtDvO3!(V@y$c=^I3pLWA$ipy1BqlVd{Oy3H}R3j+H(IC0Ddg1N3CK@ zd1aZQGwkq}npCWwDpoF{;EHABkYd*8Q!mug%?I$;-Gli83f z(icDRx}^d`B($uu%B9@pTwMD_b!yLRWrj8JI2|bT3**m<(Ct8nNBYs zLCbpY`->WxEDZUGn^Fnm#4+>ZLRc6l%L?jr?N?pw>>2onRc{O>(=4XH5EFlIA4)j%-ZFSl@uXz9WSw=gN9fWTkS@JeUz7zQ) zQQiD!;%M>={lSXxdHH`C)vHLWcKCCDY1OZ+L^pYrhG)(GM40ww(pe`w*T*U1w@0>2 zAMCqbukOvIvpYPu>(>@KvrE3oG3WGMkM>1}_ns%elyNU22;6ShY9nIgP)mJz+On>d zK}0zb<+6f+%Xe7?!L@(%eC;C018lV&3$LDEccM;54!3xAgy!m%b~pC2v;#@x+><8` zk-ALgv!a^)qED}zXn>qVdX`!#?Uz06|z~a97r;v(iTnKFC?C-KFALNiOQ=a=G(F{R4>Cy!kuA;eXlw87|7*$j29_dV(E^A`eM*2s-6lFqY!4zqcZOQZ-ttNWOOXFFC&QQjVdmotm{bqOC%T+QO!$m?U#;t zGg$1(r?R7UZbk_!4BH89T-1$4mzb72{KaZj?Gzm$Mf;)!sB%al zKBcLwsrC{O_kVNqIVdG8x;n%t%AVgw*JXZciADpZUmbVE;{xs1t<+PrsCw#9JBy!M z?4nNzxE=_KplI{R5mh>SA5W+h_@$_wh5{sErJ$k%gcCTvv?y?PV{~4&*E>EMHuY+^ zolSfyFhWVi15LbPaKHA?i$S42Obd;zFmhPz+_oR1L3341ZYA=+_CER9b?U`{s0=DMOmEfZK_hOFY;;0JARh_Ee^pNsMQPbUXwgI% zira}^u)QN<*AWSN$j=?NZ8pVh~Zo7=8{v#wHq>-zf2LRqB7&pnL|M6KKL@4PX zojQ_@V&<06FMy`i?2((nC8x5;krdODpk;sQi`O;8S7^O4Y}3Xcfm#~ZyKy`AaT38N zoo*HKk>?uT;m9#0A_-8 zJVJXD@bUJN3(R?*%#PV=tba z#+x`+d5zzxSG@IUFX?#E#<+b~lC|5;mgD893?7c9?@MG% zm=F{Nm_*6O+JRcDX4l`+oT*KQZqjrvPLrB_#boRANtNh^S~U->R`a9#&XT=`K2P*T zjK62rvls}vD6Xql(t28)5R6vVrlaldtYrKwSU?P{DC2jb0-1az;{^y5Nk}MfND~Ip z%zXh?82>+c|2fQN<_wkw&&G9(q**8H%Hs1}ag;A(sjhDN%+ik9ux2qi6$sHL3!wnx zSd=hRLRJ*WYUE|;>HkcV_5-OCM4;GNGl=MW7%u+lR%>ipMKc*2k%w3wiDrd4LR5W1 z`npu-M6+!XMXh3LW~R3>J%&iLG$dk^O`iu{X6z*+)L+CijYl)@;y&E8_^vmrjQKDB zz=$8`HP7V_H|irBttNL{2f4XdA2P5)Z9`c-sV z{S(on+T(xsKZGQ>WqlCg!(;k|1Mf?syO83JQ5WBj_a9c$LFsJ{?QBk8MB*ai0_f}ZMQ`Y5@J znTl|cvP8BBs~(bW3}>2^yfyvg92EoG3-G&uNbvq2#Aw8N6Q(li{5Rt`NQpR!Ks;x* zIty}!VrzC`FuWxh{6@TsZynOaU8qouOsHFgt;4;DU)OFhl$%N;G$eqfZ^oDH6n0h9)S`ls2#@Z8o4SLjywOg@%Kr7rJ93~vp64}PmeK@IFxy6jM7C-#T zW9&;wp@Dr_2&f%}plV<=TiBm?Q}4Qh#t!5XNzt|nBUl=rB8rKe*)a(I2^T67Q@3a} zh8|7pz^xkDJmly<>90BSKJAg$gP-Ae{Z;>QyuH$C;6D@vlr;c4!kKWqWWh&cioX8SYobYSXL9MZbzYF{ z%D0{EzqILG)i^k5UA!sx-+9Lj@oCk|yhHn~yym?u|Hm!&l6c$NXtJVa7r&W&!0Xj+ z-1lyO?FEhX?|M`Ii=lt%`YGpK2Pd=c#hd!znpoT3S-JR;M;rUR+nQ@$mQQc+Z`=7> zUUJ)&Yc74+RC+k~Cf!d>Z<%Xcd`IFwI(@PCiQ1vO=TBY`c%S{n>E0!GjIH0gEC0n5 z68L{h;a)H(obBCqapf}a&b@iQ?Q3!E;B9&9p5}S2L(S{=p6zejm44+Fy;|*&Pi@Nk zy*rY;cjcQ8dKW*?e`n>kPi;5=?u|=-_(Ws1^7NyEla?lc*iGz&&19I?V+kA)BO61n zP)!DH88d=w!(~B{*s4A>We*s}Fh7q|TLFauRNk2i&5cSd*+gab()poV&pyKUOR1_B z4S}X`d9YfeS9d_Y0HH~bWGx+mo-TvpzE!>Aqa`*mDup&Sq^488oMIRc%sq$lv3aH} zzEnU{QedVRv7OlIk=?W2c3+Xqv(hn85YYND0#s80hOP)5b5}N3W|n8gK@T9ep8TY? zgbTn|dStMa6c@KkohOOwBV|fFi^o|=fyL|JvechJ`q1gPSw|x}prffR1rnKnF|fDa~NN@8`BsA zFNKwAsh+wGDUJ}JG*g!dku@I9*P>VHF^qM?DC{{J16o2_e3Me4dvS8tnHs))L zq7+ryJR%Y!q0Q?g1#0Hl>$%l|!v_2A+Rv>;V-uf>5$jGz-7gGvHth6L19zBcF%A|k zguawm{u|cS+e}JUp(D_Wpo%ST-2nBaMNg^GULpYIW;VP>><-paZ6dF z8L;6;rGUpn*io=73zo&i%fnn$=Z%%?^IxoO7o;cz8PWr6YepCk8pW zPjtv+-upw#x1~ub<-%31-J^}-IC;Hy7k=YYO9*} zdhixK?e+HUYaLGhG>dtC2`@;;$Nd4mKHJXTh#VbRjN43Y$a#i)A~sx|I^@N!5(K_G z>&F@8l!8A3zJ>}U^WZT&4OOSBydB(-ECLcC#7w966zzI3@51ZFwn7IwV2B+p$XDK+*DaCzZp0ZfPjbI%qF_(5{O{l&?y=XbrLg8_P8iUlvgBQJ<^_&A<V?+be{{~R4P3HxBbJ1cU&FkA<5_qZ zB&v46nK7>(aoMFO2&}udSS*`lGgS`7N>=ugPXsDIWoO*|MMIbZplu-T=rB9E=#VuMPs(@+4v_-i>cr0n0lna!PPNKsosPCDvIFf(mQ2I zq9e3G+cXLDg~lDDpb$rAiiy5N)``maS5r$U+nrnjCeavO)^;5UUz`pG~broyDkX!JxfDFi=9(G%h~WGr9^GjyM%SE8Z~Uu-n6v% z7oQq>Xy_7}Sm_cnWd=pa=oKd8iv$GWJhcL#rlQVI&7seMd<`K4JTF< z<2I0fM8ovP7)CT>=B1J!yp*U?Hp1BljfogQ^^V!EBo4EKL4Yj+OMAq#VwAECZ_EX+pQgA_9Ltb0G}6qi zhBR!(Exh5Tr7wt>>V#9#sc2x@GOZz*NnRQ&y7#^TLuMhmWi%7^qO~EwJSc!|B7yBz zpZts&7B-!zSrx@7b&_;o1${(14G#&N%|1VUmWy_T9V2E&GiKcJo9 z$=9QBLN)_XS`$Iz&oC6chN*~1*5IlwS}BTx3^bq;rN(hE@M9Ts)aH)n?w zpVj)@k6am>9XjJY0duMR4kn&D!GJPzn8ob$gRMAuz(88R#3B@eIaM7UZRrH5G{`h! zCO0$auRh|UTY6}LCc;4**oY<2#O`nj-;UWtVmc70jFB6sU5o+bB3JC*5j#>(3HS81 zflnYcWwe1$0V1jUUH_4^U+Gs4rtlj%FU_{Ly3?(xZW0o-nY5PawS1GVnf`F=7pi4(~nG=2W`T6d-y_OeT| zW>lNDTaVwy<|`8$by{|9ae4HSRY+SL+9EUmnf!_vC=6q1n#Y>Xc;@)O+m5>Ht)AJi z&k^qT4sG5OaQ!d-#O>aN!BaP%d0;QTDFe8T0o_qVB}meOITmcO`jy+sGAr^BvXp z+#$EoJrvD-y&cAnhMoB!3oc^!-nIKbJzc%HdtYdM`aX6FL)4$v+FqY8Lj24K+tF;` zVmv}2nZT^T?M@wHfj%}oxw5PaBMUo*fz9gJ*4kf26~`sS#yhCV2dET|uvjpiQd zMAMDRp@UYCf{@NhhdoMP@y-0wd*RR=EeQ>Ru0g*O$u?ew~WxJu# zU`R1hh!Y`%gir$V^k@G!MTiGlY>fZWD?+b8Eqnd5&V~;w$ zgZzcNiC1LnSC(G3w}q?&pKI=6OFEIQ`PDy&kjOHd71ThN*k)%dy3QXMrK~f;LmT&G z;y%M5UW+mn;hvcOWMR?*RiCfauoe1S_X?BN0Y2?MFP-eh|*>7Faq^#SK$Dl zPE169?wyLrKyFpy9-<`s(e`*UJ(EV$=d<@71ZFg<#5O>OJ!VHdnrj9h`8y3czD1-j zDDY?bv-m{d3x)^-9$Q|q1@ux)*ZFH3i=Gk&X(lZj_6%a%=@TrIe_^(Z_KJmyu*>6? zZy)5Zzg3&@1quY$!K2gQ)UtbFxcH5`amc`3*!*c%4jaPM+jw+l=?aYy?$(_ZZ{js! zml8aD3krx=;SLs$SwbDKm;Dq;FVp?5syo-~qUlxo-Mt9Yx%=Aw%-;R&(f;&W_1@3{ zb)B8&Q^nIYz+NNV}=cj zJgVe;#3Wuoi7}>n-oq$IKYuqXuC&tpU~oJ2g#+(EP6}E1KCQ^P^~pbSN{gGdK(WASn zQPE?(jmhV(te%M{I8{6W>R)7#ZnYc;D75(1M3NCTz~@a3J;l?7;)VufqzZZu zG7gR<2aTu*cy?h}*_5);dsdvMd6w_gev8rQI2s*@(ucpXMYT#}Q}tRFs6}i~eNbqwTc3V=g4%&?b8w$T|S%c2`m+z811xo9kxnLUN{W2-0^<;!h_4he5im8|C@B0?Z;L+AnuR6kfFLqPhLkjG{zR8py140}#-Sff<_grv;($d+?V=1j!od7@odC;(vXcEQLpWcNF?YCCwn&Wm3!S4{)$H3C z{JFIQdSE}silAm>#_tsVMh(|_z9xL$R5d5A=5xektN8@)#5)K)Y)XX zF&~pB;8vTKdOTiw&=d{ierH`M97}26v9caA8e&kt?4ZCDD-HpPq4lbNFrTM4?ZbXT z>*T;BQg@FOS~9j6X4U`Sn#v1Wj$3n3phNXDB_jy=FAgsv6vQBa2#u{AS}_`Lm*kqb?+75JuY)<_5$Q<=onI!mXJU z*Zyh+ZiIZMmkfB(V~J*Dk4_dl=f(D=ac2gMnHkO~PU$j4YKhHLg!;fwYZ}%e5Qf%c z8_zK}0h6_yB8H-vstleJofW7by{PVQVRzW?CNX_rK(PwN(nrDD?;zxa#tgF$a!|d)uGR;$?D%vU5IZ_|C#uZ+c^S0xaVxP~cwZnMi>Y;Ut+T#96L>e*D&FSqMef-4 zEiJ!R8#{M~7vnp@hE{jWh7G}H+0fmYR%d*3Hx9Fl+OG?EiKE+W*E)Xd>HteL-Qr!n ztK$XxHjlQ(8@268tDEd>b=Q9#2T%bZZPB)FB72j<;H`B}UThzL(+NX3!N%!{Uo z=Izwt4fVvEt;JqFiEEv(o=$bcPK!4&MrQ2|?U`7~SoQ6(PHncv8v#MR)}6U&*4~}e z;;UQUX5X6)g?w;Ntmc};D%owa3Xw=rnKE7IE&HX*KKh2B-#k-uZ&EmY{dF^h?|1pAW2-ZJdA|9NW~yvZ`@MGhJZ#vTYL%CE&h@h3#k*R( zsoi$MDgUk{{O0RtZoKW9U;Dv4o5!M_n{QocKk(X(wfw)laA%PHx|)ZT*d52NyD^{n z(4{%HZO{w%v)5PqgMTJ-F>crFc&C*T)}QVkw=qtTK7o~P<~^ns>ix`EG~;dNMd|s% zvg~$wE4fv1*JM~>?eXokEDbkAQ_QL^t_2y{>{W;NzGkF<%`5%v-|Y+7FvX_nHiKT= za{5)M1uL_&8_j$OL#D|k=Jt&*KN|}U3PszQTJ3Rg@r6qqQ!)!@XKGovX)~7HhG^#H zjAb-~Ry6A)21Xd?j@8}{ZPNOdN_cZ^O?&&UAiLSMyX}#1clTWD<6~cx{D5$?>XZImFTEgVvKNz`g+DhladwpO*5ynqOKN<_`E|xZe)v`8M z!m!StHM{)^0s|`9MLShfG!kt;w^d0Y*nIumHEG+%BcA6WAqxxNkO zu(40r+?ufN*|7;K*j>Xa4X}FGL^Hdr*|cVNt?+>h&I&g-?DqD1ta)nwY#3w@a>l4- zI@2qOPtH1`tAGAG41mj%F{>EOFcK2-jNWE%&3xOl)3{Zczxmus+X-ZHXLV}>J`#8b zOL!bp+kq1C1_m|j@;JutU9aB~&Ah_T!mr8)6phzxcigt%M>Q_!Zv_+WL%(Stlj_J+~igW%Vf`vXcq2Fl+TX!k!#V2OTp@vR>(O#Tp) zU(@{-JKl{)=f_~swsRo2+6mp=aXlt~*Kf4DKLO%>b@=uxkS@-{GgYLEmDiCf9-;E| z3EOw(q9FRh7AG3b_P+Z)ezy04wb|F@{+V{L`{gs6t4;Q@WP~!~+C+Lm|TI&No=rLOg@ok@Rg?43EIQcJ#$* zv}Cr4oL-yOKED$M)CZyVLsFt#F}&Dk1yax;N=&mV=)}O)bN6zkOO0+gobjOX8lBeb+ zf`@lixyJc~I{4(z+GmXZQyKkx%p6*UL-`T`3bD~uiYnp4rw3p0oW0VS^#@?bV%1Z3 zyc4|}lgDTKjCNvWB4*LX{gHsM!)U~#uDPr()B*$-(#lUKw3X{svvj-NhGTkh`eQ;Nez!S%batp1ak@!&vC{ zL0FpU?sSbUFOuKh1t&q9+EJqhcW94TsfjH`QKT{o<2)DOi%J>jGSVwWP)7NnU~Y72 zx{@!x;MGPmrkv_@D=CK#mYp6Uv4U_f*a7ytM_yBaje zBlKyQLx`C}7of30EQ-058V~sM>W{)dOw){rMq`kv0x|?)c@}G3UpubPe#(7dh(IWw z1}??FtSVT{afuAj%i>T^m^)?zk1I%^WPXF8a`)-LbBh;$PBAIiMN}OZR_|Z{F~GIu z%4UbgG$mE4iXID9FD8ImLiN=Dlv`7(n1{+QICE$8_@8aE#*7~zwYmd>(ikBisyC{n z{Ew+0zX31AL;n<4Pz?^FNr99&H9}cUrx?yq@xegR@i?k{^5th+E$z@snS?Z&rlP1o zE)08j?60u`8q9WrytewFY}@92Ky{?f*ww3j9n)#CEZUlSKs6xDh?Y~zfBeVa?2g$R z3hNjz21Bi0Xfz!NLRrwPY3~=N)l*)mE>jG8AP~>)Q2<|qz!1(&lO(CBnJ7s{NlMeO zolMzrF#q;X(9tD=nMc&OCGe@U=p;@aN69+McE_*9q#_gnyV(w~VnM{rb6BN{NVOI{ z-WjDZfez(!=AMp3wtRx99*l$XfROIRJgN~ku7iC+pc;=rK_G@AcdM^@rM&@G5lvJ9 zCj%bbTB~6Q)y8YUOcDewK05@88q&C%w9p~ZuBSxDETChN9j#&O#SBLeHt-#4jWw}^ zy8gI$@|7c|dbXD(Gia|;w5O$mG1%!Qoy0{M(u@Nc4?P$2TEk(_51O&^j^Z97`lnhA z;|X=$#$j~0`J=E-0C&ZvH$;h>Vx|N_%2rv#l42wcjj)#!M{5PLnGK=WGZ2tt(TAVY6R9*K}($>$6?@$HEpl zL94qfWP_iMw?AnIncPx1vHc4pKI&cs z#@R-r!jcL`Jw~B0_5D$5gbu2VHq3M0)%&cQ*`1%=>D}(L(ao;=LJgakU3_-u*?8VE z{kcvx_Um5t5ic6wJoa#?P2%Q4tv;4)Y~P-Q!ObIAOtRsQeS>ko{Sd~+^|goRJG-oU zlNax|k40~}vU+hk^IZ<`wx6H<^~B+C-a(wP?`jj=P$sK)aMra&2ymLt#Qv~bYx1&ygFtKjd1Z=Z6fOjCJ zqY{)s*<)a`D2APoGNva+dJ7**lXv?uQfYjIm5H@Ct@#25zHPd7z7Hf)G99!hm>ij?maWlRz4h z=iBVz<8*m!``UJQH_U*Ohj;+6;2i*l!vu9OL(Inz_(ljF{)u{JzKg2_e^P{eLNe~| zCMdqJ1-#;lEkx#s*^D9oPDc4ZD0bw$%Km#_s9j@hg0PK$$w8{aJa7m6@BnVPd5r4U z*52~rv)jaz6N}KGmW;RSi4WlA5_MZ~HGGh6hu#;N9V4iIGdpeVzFm(;Ws}a|6n!d3 zW@m>&o*!+%5`*n;_U~bnz3;viY+h#NA(8wT`uMnhVp5vho1H9)v4zpKFm`b{wC#s3 zS*sxXI9^b^S1KD`LH3q)AU6(_X|t){CMBMf9|i=2n9Y0H`rAw%D+N3BEHXp}xQ*vU z3aQ`U3wY70ms|SU05*Io8$D2+d5^|>dA#_#AG~gF3p<=GdMiqMENm263e?Y<3zZOA zhkd`^x_t^4lh97xN{$e0VWZP!@{pPrYkpk%4vF8KM7se#dX5t5n{nSMrCxaQhzVIq{RNHmV9sl_`yts<9jO~$TAwEN?%YleV&BTkMNzs~&E5r}4%MAndKnSpfA{?oaXQ8MPt1U-G z-N!#W%Q3~_z-x?&9n_PAkWH*$R(TIK^DJa)!ed+;%Q)38Kb56!Iz>1&T5l?2K$Wwl zTn7EqAYGuHC`InKZM_RHPdoNM`FXV}DnUCs0igY`vR6bGjW*{lmoX*;*$`K~9fqE6 za#Oe$>Qck8_>#LwAr_E#A>tr}C8v}J4B z9&L~SIg9{>X!hb~-e_`kpn}d|q)i%}F$ir?r!*D?n1&1~Xln>uaj9VOtN#?6G>fwu zcFI{+upvM~N9mdk*gqBWWg(_Ki#~74hcH@5Y7ELYYmB;20=&{6i~$HRI;3X_<5Jbm zv4$de=+7}wKrQ7)9arsu0)8!TQ)Fupg*;G@hc!Ai_XdBZ^EQDPGb*}b=52&i%U}HG ze~3;Kkb~OCa58`9-AcSc&#==2@p+{Z{9{T;cN7BHIkC$-8r<+8q*hZP-VL*n;c5pe0-Y#8Y76aI zgwsW@CHgV5Lt3K@5=(p(q-@K#8nU8DJ}<38^Vc%yh-6$SO0f>mzZM;PN)AB2*-xDP*)Y2-sZ7bM^HAY_~H`U zv%(x38l=^@y31cdLb4SgVv0Zc@9jV}qdP%M+;7C7qOy6|!MZJ|XU4%sRAIxZzL;le z()7TzZw^q2=6ED#p->@5V+eml&J7=%rW<^bEh2D;m4MMMq?Nf4Vy3PjjVgh{yr>^K zKy%`r%;e^T4JpPN2ux~MGd-cfer=4CvUNCkp|t^@a;*ZEh@(WieaxGHnPCFS^t7QJ z%^Kd0vf-^|Xp z=f&gR_Kh8`>7*>uAe-@8m7RgM`n?!J_<_}F*_&ZG>Sup{iWr+Vnc}~lv`<}o2)x``BLYY?PvI`gJ5-Tl$4?GEUz@xyipDQZTcvnj*= z-fZ(>b5N1}8*LBTHVkQ7v$}&ukdobgFbU%TYd&CJhGveyJFe4bET?DqNF49+xV$BR zBVm$vTITnsX)9Tq?`-Wz`n9y1?4EgP8U%m-OXbe|Cidv<$XkQrlWoLiXV4{%WSg$H z>fNT%Dfoc7V|MeUld61Sx>I7XBR|;p&zg}ooTY-Um(PkhNkv%lK7V<-yLNc*8={%7 zZpNN}Yprr+r;az|jl8_xxv2=tPiM}Ztz0pwczea=r|s8N!kyz346#rCWz(MY+kVpQ zrWYebZp>?+e_fSVA=rgK-%jUi2gci@#nyh92H`D^V(o()Z>xPO&n8>v*QRIo1bH4_ z6hByeQg40Qt95q;{a0>FDfz(m6!U-2HsbexFThQ3Pms4~cGVtx&-b;vo58pJx-qxA zxd`|kw|2X*DVglF2Tute;v<{Cv%@|pY`6m&vDtH zuMlh0xT`0q6 zJM?x&%^(qnjE&3gc@y!)XpPyp(PpNYVK7JvA`UVw}B{ep}xMn7#USQO(29pJHI-146fh04#zt^Ds#Nnhyop)pG&~vz zoe1&5B*gGPu#Ua^IZSfczk7TSl5x`{8l+w<@2`y>eULEq z`@oOLjs@f+b}}z8%sq(XU~e3K@h_{<=u2>5dre&AU`>_xcwZAj9 zUXaU?ndK~|@j}e#rhPj_|HYtAoddZRv-b2T@1yMTkZ3p`A}7N7pRT$O-e&cucyl0X zR1XY{e@k)w`5^`G2hoM=BIa-yFTU$fq8$o<+N3ai3E4?&gXQzh{IL;zFi;O_mP5dWPbKiqaVq{B?q;ftyMmC)Qc6p}G8i#6V~u(--|+0UE3RMVtA?hJ;9o#5EY2xPF$RTW zx#|&x7T@*&uLqDDu_}=9NR}g&!l+Tnd;UQJrVsi1)14mua(yD3`%diVc`u{l9u2FG z)Nq1p+)_A$$`}nKokAeMj71M(wf9tldb-wn>{q^zK5P7N96R-`PJHN4`kGq1;Wxa7 ztKsW3v8Y4{wo{@;OvSQn+=c`C*xk`64LX)pLs&Lg z%5L!*)rZ51#{R}K*cyC8VjXg;ML}!9vw2}Hk`+ZXRVori*uQ}~!`lX^QlJ`hO@WBN z@(Tqt(d$Jl?YVU$Ul*`r>;5mkntVo)TKufXE`aY`S)n#9rJ^@X0^?g46TbJ zm6={L(vdS!f#+0pi@Ay8K==z%w=t8eq?dbcXTO?=XBDFzlMs8GsFVE#K93X%H4HUA zT%kEHWr0m2s^Kc2@xUD=*9i_%J2%zcbUpvoNBJFeY%-=e1OT^aZjTnF2&RSP*w%;y z;`LM6c-Yo!`7j1AVQKr*I*H{`EF+ky>RB^AjZyeP?VYM%*j4+e64L4A{ksKhyyoCb)`Hv-HK1) z`OM{cR{`4zHWQ3(&LOy}8CrQV$526?vj!13NYfbE20?+ke;z*wkAI!cbozHj@CfnL zY)u5AnNOgEgg~ODHK#`z5q4c1w4n})Byx^eB)%ew;ABs@-5}1-`f_(28lLHYP*8#4 zF}x^MG)m)j3h+@{uF(;MhL;q(AePlr=B=HW)(igBMZgGrP`*{T%SS$dlmouR3{{xe zSu>2f8|$gPDZ(`LbKbOB$tr;4@do22L+emY94B#EjzhXwNP z-~Rk9AzC~5NO+K?R?t(t-1q^g!>%(>ELKQ@ycca{F5{tM@Ms9#4TDfEFi)E?k|>O` zt#M>}oTdZDcf_f&=Jn#+t`bT47ZN`vv0!E6EXi;>+tN9l6Nj-7i_z31s*xMiW{SeS zJ5#)?5rWcz!%R=}NQMwB7qYEC+HzX@l7zxCtTaeP<8<*$zieq<#3B&v62?$~H8|1i z^7~1gjQBk*D55iQE;`2*QOQtBC_xyyFRZAt$7P)EOvQSd1}yr^V+>{JH$9-(K_LH^p(5;Auz$K5AeGa8@;Lb!z<@an5&Uz3@)2 z-RZSDz1^LF;DpiLUN?z1@94L>b2rajc(9v)6tR?S>0FtGsas=5(XTQsX2Nvep@S(T zo)5F>`Cef4)A4Dd4zpe1p?$4Uc9!|Z!6meMFm2DR@7;@Y1ux6`*yp8)5Za`7-!Zyv z4(|d>Mt8lGWc^1$mIDW;hF2vdwr5@_&`SkLJU4f^dq+? z{h9xuAO-)@el(ZL`+yDh(s_OXE)24dtnbz))0WeJWqNxO?jE;4eP5sN?j34hSepi& z2i_1~#8&{Xx9a~=FEubg+1HEZBP+wl}?9DO3(#^7B+q`cuzrmfu*tzCIHxq15DNrP%VfUHlGrNN9 zvnYbw*Ap&)bwBfmNbewe!w0SC{ABL0wHe*TsALzPt>V4Bo2_kbHp$s9Zg;=VHgel} z?BYrYGV}BmPZj37vg9twChOZ1ckbmIa0>WVYYneokJ;{MR2$9yqFt-a?e(+CeMC`E zAeC1GuUMYqSj_%Q3BQ7| z^$~~<%=wG|>r-HWJEJN805&_M$#x+$qHAhtbUxeYo6ohw&Es~?n<3_X|Aa2TfA_gF zd-+)j$aev~?u1-Vm8~Y}5-1+U@Vpea3oN z?vLA;Yci0Zn2}$=uR9l_rB11_%mkvs|E!R{4*BRl;0}gM-q#d7w&|N7)dW+ zJu*9OL4(CN*3aOf!STxnujk9+Oz?G9eo%ss?-E+A9^ujiW%OAfh;cQ!Ie2`-f)Nx z-+bS5&;Rl7-(&(Y?z?AvToE1j)K2^s!+rb1SADz!3k(3$*Zi+5=A29P$%<4`xQE?= zvXr?$a)Y^`8)N)0rRM%)KlFWj%3IW_VK7@c!wJV+*N(a8b}`wpAQmn_E?N{~y@Ji$ zLKl-UO{S~wa(Qc0){af4=j!ZyUXfC*`xfIU&&X&Pi1CWMfL>^h`9mWz}NJ#7NpmCFssg-VwtjJOzhZG2C)0^-Texiq`i+aIi0ku1(`#p8Cr=|;- z*y9A_SdotPJ96-y*+dvRokDig9bKkbuzcY8Vh!7`c|61E@Y36al9^>4zKG+35HzlM*@uo z@p?HOq;rR`+=&OHG!P2on2TOapK)|BJ0|RSqM}U8nyBRbxz&jZt_1V`eXoafnx3rG zkjX)Fx(Q8RT4}LnHXr`B`6)nAt5&0_XnLJU1mR0+6cj6JE{?bRN{iOg9@Qd)2Ty?U zBsE*LAYgv{@}JXlhiW+Bf)lzV8^{anO)jWa8DnJ+!_qxv1rhZ|VP(R8@|V}iiWheX zdc{dJ8Gv}Kz*#5x%q$M^7HCe?wpA>+XhIZiIo6YZWow6AhHovMCXpw^Dif3{ zp*LaoqDqL#xyjQG6Ru3d%%lgWdXJL5JWUiiMlmQwR ziw#pFY+92cNfZUe5R~WxS55U28(cUZVDeOGBebS@a!UmaCMuSdG->$qtqV@`^5){* z|6s+NE@vL&C)qQg0ktBHJnJHRA~6vfRP0VCfgM&n8Dpc(9T)t~PK2c%IE3j+U zfm(tj*f@!MNpv@4eIK-FyfjFA_JX~IH_c!gWgxf$yFp-O!rjK4jrHlI$M8W7w%a_Vuy;l!2xU~ruuBO+tqGoyz-Q7~XiYQgL+FyDufV-5(faZ&N z4kr!j?0L;PT?iA}oxD8%&3vyzbg42A|MDYrxR?w>+#bg?K${}T!k%WrJf+vgq`)ga z2`bigwZh-0Yju1wsadtiFaZjk#gtwAg-@9;d{68{WH)XK_HBf*rhY4NK>msRRvyy# zzdzue4_&--YnRv-FRz!`w}C*9KImb~dr|G4X5QfG#}holdOQ!q;&}@2nisXxD7Ei0 zwIAY1cC=z^@mJoajx>ZNw1ar$UruhBx=@2MkcO1u0rc4QKPq*BvC(*23#qEOF&~Wf zWgFJ2Hu~VOm1Y#ir9fEvMvFoW6_F`OLDOa2#K)!^adbXN`XWR1vfRmg<^hv&|F1t^ zuX@*f&d{AkZoS zzpOJ+iI6gS$*|U7Niv~6f!1{GAx$I_x{ZmT#}66C!LC{lc^VdtvuV&f&=8KjJAz3T zJ`EgqS{=>sPcH1S4%1cMj zZC*BhXV46%((A)3(o2)%#(eq}`KR}8dqsYGqtW|0j}4L+29xJ{uiO)OA8p>brF`JE z`H#LSylUH{&Cubqjaz>5wg>Yq)pz#1Pc-7j^jEz-Z}IkB)TntcNq*obg2#8o=QWeB zr4QaZ_4uKD)f@TE=AFs<-`bTIO+562Yk2Le&7j92C?S_nZfovj1$hdSgznB=33NN#EU3aX*xUTEY6Ad8>lQ<6Vecg@Mji2|v*Nw(+z1IK*(w2yRcxY18FLZ-ZXzh+HG@Fzy z+mZm%8YjCu!NU&=98o0!qHVdHSrZ_os8Ty?0n%u^TU$EFZm$zQzx<@b-@{&Hcc_7^uVdH=uP{V)FFi_y~I+IL?LdMlNj8*~=0R|c+i zejr9_L!R{SsS_*<&tXUqB2 zo})W-rp(XE@~if#g=pS>#kLRT#Oq$yicYWiM`qXbn^UhQ`qfU>*T;MH{ceA7GdLd< zMNqaFun;>~4%C@)Wh@*% zIoBF5%%#=DVrtLJHOV%)ZM`WfR_yX5F%n;iE}WiyUUx0~?Yp|%J@T!`bY>;! zu5`O$-`VWR;uF>0U}AK~rGCp0*^t<*cK_^G2VWN#L~hlNpf%cvBLdgWLbP{^So1?|C3s?E3#GG>m7CWeA(!AIQ_b8 zIeW_a7*|EP0S{{qB-R}9v|T%LRV}F|$IX6_-}cL1n?I$_sa3V2d77GS0iF&-$sgM# z?92RqVa;Cga!0OAI^Uc6XS(NEy;rHYBbTyYZ8#RX)nahxC>@I@Lmo@YANsNA;E-+4 zmxM(Nirp$?FN;f*oVXesPYAjKgUqAf&OBhU*16#Y+1-cn9# zMH5PuISOJR(KCvftx1)|<9eV)ANBVf2V(hdnGkucV1SO-e!XJX%|>G3ipq6e(e@El z(Y=0m#_iT!JK@ZpKI>-o0uG_mW&GClP%XwsV%&v)`wuVK2Vb#gH(yz_zhj?DrJ_|4 z?Ml&)R8wWFk&=_C&y*`y3-h1*NqAuNKw&!CT-X)rxtXDtXIIq6O7^VFyY*2$(Kl z=hIhoI#O2$yHEFL^-4CVJYCtz#t#KgxS1?x$GJPWK}n zs_Ucdn!c%Tp4|$|L0@p@WVLubIA09T5}O}TyK&}N@%iae0}l}qLzDMSM2T%7R>ivT z`qiX$S|ylKRI=zI%mn2CrQ{CedBHAR7I)c=qH9VmdM%`Hn9;^Ripx(&)G()S0gxJaAzmGFCqkUAQsp=hDmE10Jn)Xnmc+d(yDfKwFFW%2UB{e(%8E3N#yxCb(i$hIT*USyQ>3cF?wiMQpT5^nUr|x3h4vQDY>~F{|aYZ(7 zI=8fyDd#(+>Q()6LwUx8_Afb4X-DZvd*SqK*Nj^6Ki0B4(eLJUaZ1m;78H7`-zfGL z9}J5hRxSnA;SiStw^ld3_dopbB^#Sg69MX)1b(!zD>45;=7|Mmd7ftHP>r&nSGkPC z3lmXYi`S%dlh*z(U-G##-gc8mIjv?dkKGqK41=v>kn zPxm?5HM~nL;*n-xIN(-W4t1?ao0}_7IlokY=j*=U?1t_yVwdNup&vY0EQY}$Y$hC~ zlFXAwdw;Rl9%J7xc>FeBN;QdeVNy(}%(ho3iGf5gE6sZGAZ6`{b!B14T>;-tRQP7? zizeL3y5~($N$=S?`+0rDS$2;6X}MSa(c8MLE8W4v!Jc*>qDJ{pkXb6yLP`yMG;ZSX z^xpq{gFu#!$u|HHsOsB_lt!QrYunAh24?&B?r|#$jLlCx=g<-8ZYr5Xz&MT{C_Q*j%5GL-c=!yac z=_AXkUpsG>ze#4=uQ!5@u+Qyti=Px3b9M6U({7k#W?5Jm@oJtY_isuuIlT%JdS1Nj zr51l6M5_R;s1}(V7vA8w6Zc$5N(`FaZ+I{cMzfneVM)(!lucfX>XXS0tBrej)ZenC z-XoAAZRQW$-h3g3M3XO4x4418M7*tDQrSW*SHl^#?XLsNEQ{ILb5Xi7lk>Ig8re}l z(a+ZR>aTQHMwZ+s^vJd1=qJVEnT>FStfprAb$|6>!z?D+zAji07_Nz5$Z?SgBt}aG zx@ifr!wa#wckJPHPbVfMkjz?B>RnDq?{FpANfV*iX)@Gw3{%I)Oo0Z>>F^+#5AwJf zote@s9vt_N_!9_6r+Lygl7e`f z*z-Ih#1?qR!V&Ucu)r8QtPG{6&d-v_@8yvB%Ab+XxZsA{&q_Qs|u`Y zNHUh6`nt5qErjf+_J0*!^aqmR{J{@hLgMOADOx0bXD|` z-Ez>1)$e4(J)ON@7rqvZgxR-(lWuX!U^K34;TW)Cdha{mYG*^`JFNcYlK7!eYE=|= zgeU~TxI+H|EnnLpAg8NhcDzv}*4fCsiYL^Lw<&H3r%@+v_*3dlwSn-5P2At~;m8=z zY1xIp;W~D$>sI~6EwADyW_L6W$C%r6gafN#1)V#hXZ4%jLw>@xq4DQ8^Y;~dp%YRjy~=x&VtPsfH;eVg1NCNjIc1NfM4Vd`mRvc;L%+1QaC^@P(M z?>^&f1U<#8`fI@xdUPtBDxN&cbWX4VDs>Fy_x}(6U^Br8q4Ka8*S!|^Gc!`25Pa*- zT9CI*>`um-baq!k7n;QI3y$-FafL_8s`TCdQGbnSY3{=9rI1_Ya&>*GNp~%2)w$$! zZb_MU+W1ZL?@@#XdYbs#rC0J=``>cYgwuZg-AbSS`d;Wh5gewsziu7KUAWs8$tRLy14 zr$oE4d%~yLuex|jZxDQRSv1L9AIXODl~s{^t@byvsng~H%IJ-u72o!U(pQ}BM62Ij zd_#ZaZiElHJyUuw1h@3NH^b}DKg3K7!nlvzKW%Q0SZymCds&F)Wsw1i5booN@ky*% z7Hj^`{1XH>{*9q~6}hummTlH8rSFx!`N2tN(_@qS9L5Wk`~Tws)&o=LrCv%IsP18y=}Bum&*BYpKg=qO9rIH2cuIQs-f5gc zmMH0!RpPWJxy#1*p4nlDQq?FMWezOd#thg#D{}-a7@KQe_c&}4qmp3u3VC?R2kdQmL9nSbDQPXX z7^cQfu6rNDANayrQjV@~0W05f)L>!p_DNigNREaNTqrZs=m?LwomKa~^F==xX{dW(S=_g3TmTsUxj#JkmB=O|*<9GXP&joVQP>ud z*pe}9u`sSoV=G+KMD<|9bnNkHIJZiKZ1S7f^6a))wFIl;QmPg`AX3If(oOl@i_F2m!I)#iH8Y7bKsIWk_on5X+5)?Pw)D&Xa1KRSHlh+^o6o!)?A+lAA>bJ6Uyz)_viUD*z+An4V3!q2g9chxhXu=wFcmt zxurz6-?{Ex*3Bl-TT&^EjnDi7l;|_|>*59b9h22rb={)tt>FCBj(aI6u7s6ugnIOo zFnl;XU;J*+8wMuU;9URiVIcV%96@?gs8}3im=cS!O^K0ll^AytoJV~Ik`G3PBg1FP zUkIgEG=aWN#M&IkxBAtVSN5`HpP*UW`WhzZtVngJB{u04menL(6D5gDIQr}z?yot( zISlt8bcVvmb*%{9`BCP7*Ecg)tFE(EsRqZhE8&^7kd?y$kH8>Zi(~gSFuAP$_P_tF z+3jf6-i1l}*#f^m7bU)r{f?=}Rfk6cIcVK6m^377oOyADxxz((1eJo@3!QB<Cn~Yz^DK$XnK;!ZLuMMc!+*vlnjqybIU~uA-ut-{g{Szqpa9yANgWtWt#l_uBh&Z79 z;JP?GDaYmAEZQF&mt!3+&4_1cm7Xsek3;P+B5!S!shJzrgvf3?74eP%;WJat2V%;> zLqN%xm(t@2i|i6$XD^d?@@{*bx?bZn_2*z7uba-@ktVv7?XtE~M=2CbswD z;;x;V|M`VUTbYY&ZTjMzC`k~m7iVceVOhMB$G7J$PDJw);(K!Fdm^!_xW;`tEj+(h z-J=F4^@cK37e6(?0=TUewd91%aR{pOoLsc>d3|_KtHa#n+F@~A)IxE8QTwv+4VGN- zyY{5-{8HU?mn!}4N+qM8bw3S@nUiN9#*~U3F7ztAz$inPOo;vRkAM4l^GIp@eqkNM z#u)4Fv0Qgh2BW28>P*ALm^MBdR0pMj-59E3O~`exgGe+0lgdpIabSrlt3xK$0RSU7 zF)C<@0XxVIwST4VD(D^v1SrcfGD*w847 zBg4DSjeZihk45m>c1!L%|5=IW^Fw_iwJJ9y3?>ATGwydtPk(`IuI5l`c}2X-S6w5E z0OZ4Y*|}@g=$I{kPdo8@YTt|KuY}Zl$G)&`N6A-)o}0a}1hFA`%wJ}n_2GbZXQld} z`{3D!!ck6O^pT2lDKNxFydhb8j`ZGR(5kjUE(X3N*M-b`1kI8mfChhqxMkd@dzCUD zW`=d+d71!#?<&}Nwdc!zwdqxK2RYIpR?#Rsf1Mz4je+=77zlPPLgeB(D-h7GaRY7I zB=1Hr3b8atKp>!st)gX>o-shOYgu)uhXUuX^|i{AD?zTi;#@y_-8~;(uU^-m1i>-9 z;c&Gu>SBPgqyOgfCXQT;wZf|=7BI2k|l%2aZ z5ZicFR7~c>g*Jy_2;xcm$HptdPA*Yt@U`FXhAX4pp;9LfxnF(O-Kt)9uUEMW&b1&w zEehB?A2&~fZ+Ze7r!Zp@RVdwULGTgoJEX2LMK`f=rxS{sJZGp}z8O!hD_{_1xK`EY zA1Qd=!P9cUKwsl0S@<+35Y@w`Y5qS2A)?p0hx6*wS-ex5Tr+TK4h%%vG)v4d(KTA} z)3eLEOTSqeD5tA#cTuYoD?z`G?^JO^!PmlKXg+SCW{w@1w@B_K7GPj*<#9CE6tF=i=8f=r?X>B}pZS8hE zcQ4Ca@td4x=awTgTU?cU42!R~@-x8dU&rcK5mr-eVXIN3L35RP`T$% zD^F?l6u;fCN7jOqIaXwhqy`-gCsvi5CtT_lyb)6(9^|CoH zY0_bRkM8%&xF?*ZuDPV;SIvDeF3Io^2K1*_6uI~8fILe<=gHTyPlcn`v*)YV!|PdY zLNK}(kieP@whCon{95j(>!1Gx(d}YX7y{{B*t9tZaKw_tF%1eUC={1C$;OzR!|5bL}ZNvoi?n2iOb|H)3Kp+5S=z;R*P>qHB}Y~ z2>V8~R9LXuKZXm@cElkpnp$yR?!pxd*e1K3?y!5{&`!3hJF>KrP@OM6a6b63(m>i$ z$Bj1Ym(M?Xm;I6*%}&~j;yLrrG_P_OV2cL^fOdt#$ej%2J9Fn5VCk!$|4GC8+(=Ab z#``a-J%w*d?t0#lUFqM;%5HfMm^yn-)w>wJA^i3ag1kUvN!a-VT_0e8WJbLZgIH6C zDOzcryW4!bJX0&+jxD@lZ%5H0tCCbcSG+D~g=60H%a8dT9S?z0`?J@I_q+F3j#a+S zp(ytofkS*FSdU(d7dZIz-kWbh`Y+lS@JfYOFe;hc6pL17Qx!~#Gw$(bj^IvkQjt_A z{6!W-2=2ElEUUEX(*-Z+!H42I}vIS64gV{V%?ViLBdWxDGtd-(w>t3O#SgXNR zMVij39jphRQn-aSmaX>CoNf5;BYRRmRPObUoXt90`p+qx`^AUdw}{Wd@iQwXKQM49 z_s7;97f5W0rEx35vyO@B36+_WWoHluDlSx}SPth3HxGVp8Y;(rJc{2%tw(rXo48^f z-qlts3vTm)s9ahAGniqY48fPr`z$?sOhqG(iH>aw5VDX1HcxT8FTI}y%}hR5e(7bD6Wg`WeUzAC%c zyfv{*(dvDfw+x2Jka(H8A@~81gf(#`C?t{K4E1@b4MBa*YSFGcU@Eq=H7boPKEp%I zFD%;0+~z_o`MT0w&K1$6-mP>eyC+ZRy`YlW(O2E07fxXn!0X+3PVm%Ct8Il~cD<*diP_5>ebWp1Nx^MhL^8>O~YN3ZPI0s%Tnl7L5AQ8`m| zkVjVKs(gED1CZVA!r!}nXP*j=RUa&VqxeKPx)r#l@?(#_72nSm5%A zQ@TA0fXHs^;MZ`&oJ1|Y7_m>T;)j|6%c=Yj_?xx=jDIv>mtfvzCw zIkN41s%5|XrxVaGD{jwQ)$-Y=gMsjPwYV09hYUwT(#*#G@xPBYS~GvHMJ|PUeT@YmPbi`4Ko1{HMV3n7QAP&{^k*+M+AtY zT74i+3oQjRvC`Ivttz4gbxXUZv(-G{+UtcqxYlaQHPmeuIRGh)2_`=uf^FMwqI&Q{r|1`;FV^xWY_RG5*E7=2GX zycC~H7yf2(Q5^a{&)q2cyfLM72}njads;VPxizAkY;WHytqXKKCM0B66{;JT05kFd z%w865%^aD@@P;{ui71*!b`@P*$`RZAt|>Y5iIi@Cc1M4d{j{QUeR|~W@MQMk>dEYV zao-fuK^wTHT-)E?aUo`k(WX2hp;l@Kk$l%OPf#eS(O3at(#+_o*XQ6EDE*o;4Cyz7 zga`2S-Zd_&5Ti`EL6|o9;b6T9Xn+h`rp`g9=apy{iyEg(QDw>zGsqxxZSCoOC5bU+ z85y#Jhz4qnZczkn>(+&K_+Z>zwJ-nbH_#9uYm95m4 zK&)f-oDVBMxC$WB-1Z5p=d}OD0;I)JAJ4Gq+)n+?<^#D+VETI;do6vRUCXTw&FI-( zf2zOZ6Qc#FW_v5Sr;5jd?58g2=fmMi_n2$;zxMB>_kOkhhOI!_)Z*7!val%s5Y}KR zfD_c`=)Wyzs~L1v-_D!>sY)=?FGwaP+13^G41Hd*q>|f;3Q-$`^F2`^ay;FpSn}f99Uy#+RQ$mT0*=}j@zS+JU=NeVp@I`HOQVNb7KgU&dyoli#(B`L(J&ewc+jSbF!y4#D1Nv&vvinz)N1uQ`Rb0)We*lOSl8Lx=TTQT z#MQ8C^*nW0fnXdH1-*e(t=?kxa?XIeMIsG3^z#aDWYV9mH}z|U?twp&dqGg?)(;>` zdg5$H_;B?+aQo9@P<)oW0sevzE#>{+LE3;mEVl|`O|W11q+KE2kVk)qqDl#+#L$q=bs8c-p7 zw!A4dLfwe!(d7P};7lIv%5X2pflO*>h}9UFNg(n$vLR2*uaN$HB@2>IlOT{zi zu_-WNu>DOC5np9ICsj_WoIht)zm|5~*7+Dv;C zyMTPvL*{c>P<}FMjh<4TN%kXT3kEg>j1{aWG9vZy;-=twsIYrj)t)EcM$vVZ@-8C0 z7UPU7HJ4x3w9nr}BwQ z^2A4wdOc^|k!v9kDF}`~?Yh^(5pFeRgmcP$@8OqBq0#6GIRJyUspxo?r1T^TBjw3> zSfk{t?kFOwx;p$fgs^BeYEMAtP@~lHkSF>jq_A_h-zek2Y4fxuUg2IZ8|moBiZg&5 zUP6a;4|1T?hWc1L33C(77f&$UkjlF`F#9rP)Mapl}Z+<(OIUl z@U<{AHxPEXrs9WVA_Z-a_B!}yU=SzmRlAgWT-YKR6}Hh0m=`r93iYmAE905s*)vpN z+b2XT>96J6L#Z{-BZ$Y}(d}EF54URKS?x2t$XDJc=Uf8W^*g0}hyMkgIp=IqbKP@p zAJ2YhFs2405Ae-BH#>CUO8$s;b~5XgR{i7(5}!)&mG(2v@3+jZO(gKA$8-xJ?oO)Y{c(yP|0 z;YT|VU~-A2sfN&1;F^tpKct^5iGa^)ls~i}NmeLDp@5O#Fep+7;o25Ywq|fMPK6uH zXAJrUG8_652TW-v!K z2iJ-xE5i-UEx_XIK7RSXI=BE|jb}_imn34D;53!X3>i)05iv+Au>WH&lua_b5Q`_a z<&@YI{Oj6H5~~>=P*&pZ|E~?O7ngB2r1j0zZ`vTmNMN?m#IW1XII9lQ7!8Ur>2XB( zG2Jy>rylBjafvG}Yu?y_4vaiRcVHwGkK_ohCHBW(K7dzRv}Zm0`{L&|ajH>Ru}*OP z-Kqmau?9^l*VnQaaWIIlCtIgy@R3sV#pSmwn4Yi<((-x^R15bjnobT0r0Yze_h?1vxg)~?5=NbGonKE~aqN=>_);SS86+~NVNdef*uRy2((u)c_{9R(1 z)sp_=OJ2gF?P+vtU}Tj`zvX{N_IGS)=;%tNKX@(su-*!AAG#FEkS>=)-g{vxG^RXr|GzxAP?N8T`1_cx z#|u!&tJ!cN%jL0vEkA>~Q6Qi`LoeAnBDX1TQlNaCRfv(S8T58~@;esh?WT^?_<61=vYNP-bMehDu zdbdvwA!bIiRwFTTZwy6O^pQ=yrrqU^-r($x{t#%~p`CK2dgi;~!|q94%dE(*FyFna z{~eFcxp9qzwFyWWq#4DORmUxHK2e&0!98R8DCf{K!w=ys@37Xy%%m5~pVNC%Cb>h2 zpdz!Ffm;)C7-=;WNl=JzA!rCq(Y{w_-Zf^$mvW6J^4HHnF&M383=01;nl&Yl+>tvG zUqRpg38E8yvr;^-pRHUfW}Xeth7vSS9gAj5_RFQz_e&`#ihH1v zT^D_6+&Y&c@H9_}iqpBRcL<7GVnZj`(9cflw&!?X%x=JR z_K`upsW$blFI%*qd*8UltRO(_|NZ96(~1(WsmWi|^*YzJJo)5cxx0G2=dIu)o&3br z$HJ#w*iH(2$#NyA6=80>^j966OkKKwNi5>k*M&oNA&_Z=@eHLTV7$Rc!v|&yf5hEpuW>5|qbF7DcC8F~yE}GZW3*`2q_GKuo*T7YsUIP)xWwMQ!4&^eq<(Ol8?$y(tk_VCf)meZbn z0p$Lj#Z;=`iTFJ-lebVO^GeznwIEOw*8UeZ%@K7U3lB-jwna|~SNa2uK2y_~g+iHh zr9~;CCh_q0mdA;0Eh?T`_WQg(!>LVqWzi)SPRV@7Y&nkz)-rXA`Go*)fm7eo|4RN! zmOC;%1DfJdn0dB%K6ty>Fj~%bGE|k>ktTY+eYa8D$>9lJ${M$JE!iyw$1N6-z_(=h zt6l1GI56W{(y><21i+oiD=HMq^6>dcOR?QHfI8@}wwn6S!Vqf&fhp1u6I%VuI2Ai& zD)oZa87Y68Lou3CBlyX6)!VXrQoVd^8OFkXPS46CXgo z_Hk+C-~nkiI(oUVXagx|CGaOaZ;Z^6mm>#3L!kyy4#LOI7Z!5~bIi_)mUoFf>5fXQ zGi-cHvrxCj)gash0~*-X#NM}I_lGu|R;R@v83!Z-8;G^l;E8EpnnmT4dnqT6T+v;t z@~!em>ZW@WWmV80hS$PTA5eSxB)08_Y_K8n(^D6Ihlojyg!w??peh(_RRb*J6$)BL zo}bmRDEz zmEUzuzh5UQKtzAyrQ-7imJb#u+>aAKHGr^EQ}{6DmT7YFPwe=`*!)82mE`VF?u`@; zOZW1iN7b4EE5H?0OVi~^yGnhk-r4N0er}Ai&_w|raQvF0+zU;c- zEFPooB6T%r{8xtV%|!qK`we+I)43aH_nFETz#O+;=1ob}2j)%&Jcp^vp`0;M>2D`~ zlctY%@D76Fx=0izVPOmlIS`K{1IMSBm#vq(=nlvCq{ZtZ>51$jp+aDU|kP1;&u7dFheO=$#`4P>y6?T6uyvE|Wlq`5e!34C&o__RzL6y-D#LM(skxs;MCFdlnfU+Kl z@26xK!szFITG)=nB^cI4?|sDLkS$I5o(b+sA+bj zseUEL5uWa8XYfsRTkK0NvF|f4#G>|PUrw)xBe(EKy}?tuA6}^#;HZtv{v=@&7mi4* zRsuC1WqPkTW$=n&_}T3QJl&+26hsPXQP7Q(3K>OVv0PseB`70>QhSCg%jtn?*Pil?d%hkI@?(cyL)LaCSSA^QxE6$<8t$^Iw? zLcSnulmwHhQcB>1n?0*lxC5LzdgM5q7!*KI-WdA}ocggsdNEES+JppW%bo$Iw-FNc zp&f4rl4ab%wPVhMy8bpljM>;jVu)V7JJ54FMlKA>+;FlLg6?f4bUG9fp|1GLC-$kH zvZy5y2Em!rsQD{gmf=UPI1o!WtXsmn*XwuQ^jEE0k_5IF-Uako+tu<+ro2*<{gB;9 zq%}5_rS7>JhZiUZP9^(zQ2Cm6R>ILW81K<3(>2MBIA&Ox*vJ3N`F0hF1J5nCh{b18 zMj?>$WUcU15FAJ%3_^4!kNz1C^pjHyKl#~3uX*k-L4Q0{>6P!z{BUM9RgpmTUccWF zdCl5#@%L5jUhp{kF?8Ppr+0;i>@EGKx14XYu2}dn&$?kML(pn4B*r7T?$ufuqAs~$ z`Vr{>oy`3>w>DJYwd{5K$&K=5_bL6A%uaE`Jyv-zbgI?Sfno*~c8%w#Ii)W@eJ7I6 z>2*l07||Q$VP;9*jm{xIHX;gOb!HpP@1M@kFy=WJT3Fio|7>@D=jX4yNx61iP)7FY zW%cNeP#uV4+T;?I9^;w#`E^90Tm~CuHTmgV#xSo~M;-3-QSY3;MV^9qKpX8q#xBnQ zfQ-a|tT3nbQ2K`Mm@oXape9-uz_ETsk$pT*UhBmZWGN~Wp1SzzW5(JzqMsJl?Rlgq*xb(+_BuOXuz!G~ z@jPo2`pg=K;pjDV@uU)kpx%_x|6lgj)?aKV!RxgDyb$H68>a`63 zahYNlb<@&dLF8B4w(YCQqj$VZ$g)C^tH~+rjir zW9XFrz`@5_TG!WXhob=!q?OtfWg!yl3Swj&eeRSl2sDAJr($gE>U?0P(-?@>PLt)8 zJo-M_@6`9ZpZX>XqsEfG9_|Fy?8G;M!h_+NsQ}PnPUU#@-v_@MOf{HHq&mETtMH!rUo{?zm@ooGFA^(UxOq4a^Ep z4F2FkCzsXxBG2Xb+sHQ8)=dKsggy8rW0f&R`*O3~lKDyizzSk#*XPh<2=C{qR zN5FL>=g_g{8Ep<9 zwrzThH_E5%6W5Rlps5UdJ`Apgqvc9}^;*zhr2-L-8ha@Kt2e#@e@Ut@AS?+PDT4L0c~%N6!)Dzg>u%u5SvzoWpyvX87zSoS5i(l(33=f=3-M2<-YU5TBgl^ zW67xgvgxl&8T6zm=u)U_p3woHau-8x35hUE5v?gO#`Gtq*ULVZa<)JF=K->kE&Xh` z5f*QT*BO(miWtf;0KYEx4^L4BH4S#@sJ8n+XZ|M|jk0sF><`m3#H{J#<^Rae|D^d_ z%~z?efbQ14gxbp~pF*f8JN@~R!9<;VWU=Q|NrCP_OErwz&Wa7}S zUKh7+O23SJ*zmzyBsdl6;%Cj?-`;raURaX~;6>8rqX3E<{HugVI#w&}y;{4a*gt?1 z{$0(+x=Zr0;ITk|S9`k2f4E7zcU$J%h+zFv6xJJdde< zw6XuKkPd*q7)5U>?l3+B;^)r!&(%f)L}T_?)V0=G4}Jq9^~x`PAf`xT@R$VGzMAVG zHLIajb1BmbsT)rqOcWzUZI#J$c+Esiz#GCx^G)WRGAU-A=ENwyj>HOvqTZk#rgn^{CG@gM%RtI z8MF$<+NqHIb`;gIXK8^VDcYW$sp*mE)*0z`o$mx^QC1b}=_Ni(vkr3rf^aIVxTB=) z7zte||E`|@@Y9k?7FOYVO>iPXxW^>q9{-}?B~cS&6|?U~yU<{GM5E81G2Hu-d?DEk*=+3HP-}I(wps8OvT!vp&_lL7LU%)L*(Ox1Fk}dQCwGE!ZF(u!H*{nr z-vv|BJ#Hjn-IdOb%2U;m@H)=%qv}cBgA4|7ApL=b((okD2{F4_!*C$e z!<+u3oU}@wH;^cg!reBw?wR`G1`3=;v)Q5^m!|m%Ab_BlWuraH*Fk`og_~f+=O8Pl z=rY4gUCW+JvtVsz1ebu}QBeeLFnf)jCY{ecPv)Kl9x0fOa>uH}1V*OV4quAD zABqN}tJ5@g3VbzvhNm@m81!iJ^ge#oQb%(^YYQKa@YQv$Ygk_ zXm4`}q)|til{O1fffx)~=A2b>T&%m49py#I^=H!MnHrRhj87+ROKc(z7HPcmn@n+8 z^gF!66(qLShHB?JvNA&<*Ic?xEOQ&^xrKlY#=UF+%E7pnYC1@~A}*1DN`U4BXs=)K z=m>?vD)+m8PJGzWH{G4eM?r8?pAQGZ%wACJU~WePc^G#SYv~e=V6pRL_>G`yU>H`!V|?w8i3{ewHW#9TktX18;@zMyiD)eW zKbYb2A!{-nDYS9Wh}6pLnbeNZH$+8tdmS|XuhGQY3%1psV)~A`tvm&%P{U!{BJh-m zV@WXihozNw4ln60X|ZP0jvE;Wftv$EV)x8U@mh6j@EEjU6)|Oh@aJw{HnSC+BsadU zPmE4VRCUdEfdCCPPUk5y2_Dl~Toox>vTT9lDA^ z#P}f|fO*4a-DtAwIJ5QQHJG!s>aB+tm1(Gv(BsgBcCjcT% zv+I}t=idQTfVI~J6tSs8EDF(U!AXqMgE)>mDWE1l!(5PkO&Qfk)C(TtQr1<@bZ+&O zb-(cQM?1b;LE z5PlikK@QTPpw&EHJU1@9g2w}7f=9bvZ9N6R`P^T|+r>h}?rqC)n<-S%_j+ZL9+rGR z$zIul%xu!NdIauAq7q25`6-$?MWaYN(D@zAMl$5yxSuTnF!xLU<_H!Hh&S+NMdS1x zns|>~Ir$hPHM%SPnp@SEy~i=X*J1Jq@04z%P9MM z`KKB^U|K#SL*vS?E*m(H+}Pwrg=M^~pI))rtR3lD_gbweq>zNrbufhvathYj#g1xs zz_=p*a)x%8_J2A|r99{CY9~*vnas9s4ywVpArtAxzG`eyrS!+zXwZ%kuRD zQ(6D)SHp0t8b2RAVwTPiqhHJ%u>b7|4v;c$6nhCM5^vr%;kH%KAqxW@J1C4fjQ(~F z-~5UF6BpWSQ62Hs{Hj`~P_kmtX1Ysv4%c8yZRuc=Y`P9)jGfjJDMO#=b&*^J;Oq%6 ze~X?ZDAP%2k~nY=%~hsZp>`4+#GE0aaVQEy!lNQF^85Thy6OJ4vr_F@s$}cC&Ia@h zR;y1`Cmsq4loA_~4dhd~zv}xn7&sClq`{yLeXhUioFb(N|A*7yBwt1zpdEH^~TZRZcc0=1Xcg_yh6#^&~dM zN8MK&egbuT@;L8FIxuD*8tVL>fabTrov!=7Rc3ipirX5XeB6iov1CDrn4O5_CkgSi zCF%^F{MH2DM>KeVmM=4k?H3V}_J#3|YKIUPf@vG=!kn&0jG5HNmzslG$<(+C za|E+UEtb96*%d^CQg#!QUp?8Mc?~_(r-6Qw3SF^3G^fxXRzv5eYjQS z$S*?NN_@;#enTCF8mS>7ZbZ8oqQMNyAz}H_nUoV^fX^5g#(d`M%^{ekgt>^??v%Z- znqv+R#e!R9**)5y`6$a#RJw~JTeLj}R2hrmL&4J_+6>n`1C1`EjeooGdj|I-><3vu zKHFSs)BH%1A$OTFDI{PzAdMp(WY*9QtrXnnAw;!YxZ;-7J2NUuAhs2EDsu zl)NnO_u-Pv2{f$N4uDaN2M;{QqqbQTT970*T4rZGIO=l#@R9>bRYMJ*9YCUh!Wr-j zh`NXV%@&1LFndE%CNPRAuEU=hk3`Lfh06=E+1VJmBaGs+`d3JqLs*lKD&Z&Dko|YB z6?@JH`aH!*hWX7E8VGIw5puAmb4#LO{w-J_Gn_EFL%Wof9HHoG#YkluM$sT~mCZfa zJif_f4P@)zFD z9x42|FfAhH1k52|m1GKr{4rwMp%){)HgtsmD$_gJ<?jU;&QOXg%yI9T2|__=E@HOqIP zd5t>x1M#M}Mf#4IIe3|oQX9%C%a`_t3>frg5NfTiIq8)spg|QS3&F@~W*2SJFt7aE z#2fDd=Iwk7@6ewT6%NeKu3NRO`Y9wzgu~#;#_i%pM9j-ffW0EFo#bvgYit~ znVtLTcN?%D^fjyYHjUUKNo&QfNz&5Ws&IqkE5@6iN~aH^GYAXA;REpp8j{WNg^9(n z3)w~0>KPT!VY%eT*=p1~4z{68j$=MX+ChfR{(CDH7*)WTYl7e)R7<|>Gn|kP3?^#R z9KwM51=A331{5w1U0lntruH@Ymi(p5%z?^Ro@Dw)c;9*VyO}NibtYyg*k%Cj6>eg)TorGs zm3(%b#*h`7b0}Lg&e7~{%|4W=ZkUshX@kGW`Ar?8c?X}{yhX|29z}ipuy10BdKETk zE{ZPDP9_bZwXAFatFv6{&%FB0{>)XkBYR>h_#|{6)U;?<=S+kk>OB^%*_o?Y zZF0g&tRke^BnP4|yU&S3_uxy+^Vjn{uv?Jra9ZSa{3doiayZ$w%2|=WIx254>AvR8 z{E@Q8ahRDG=Es~+t`#a^$nVmt+9&f_oqDbMRB+;1y%x%|)e~<8v^<}kyA}l0HhCg* zNcP|U(eF?U=al$Kcp`<78D|CiE!X)k6!oAeog2%HRaBwQ91`|`h1O;rMq9#6RlJ8$ zpKf-F0KSOWAT<-zD{w4!#?v6+ZWQs4jodI0$U*Q|&1I^ZJ$g$)8etmshJKNAroc+) z(Q-c5KC`FgiF0KnK|Ah7HVA``>WG1UXDT)DZIA351gx?V~uV0Du;0QNrXc47pOF8Z}#G zsE@j20n6ZGPkQjpDS$3F7vU^A339Z#+Q>PqmCKKpF-diCuPxbd_Rt`rfgJ`@DJJ!5~A(a}Hn zJdbUnR4d~-T!dH>Cl(k77)f;p{BB69FqmOsuJ>*GTZ8TF5F}8%SO)k{S zTzXqSK?}mCWje8uX7vU4(P;4vIE=4DQ|p`V)o`SNO4z;*@#sJK-DrB9*fJ{$r(Ri1 z)j+r1E1M_0!8^vNad7?XGmo4tP*a}gf18mcad@1In+qj7F|m~RnLV;?<;A^zuY`mu zSy?fu;4LsAQXBISWM?q|vDYSok{Dw4q)>gL)oP?W38}O51?2O9MQqem#(2r>3#1XT zB!%n8XP=w7;9T+TZoem5rq!)|vO}(SCG4g2rWW^h1gU z_S|#K*W(g5F1~>NU{#pX!C@1+=@%LageZ-iIf=imoOvYs>xY`OuZJQ$weTGGXHVqj zzeLF_We|f?l1)sxRf)o~_8enW#;i=ulF5m5BQ-M});ew74e_;Wim$jQ@@A7tSv55B z*;CCUnFD3cGdp`b+FDq%b?g_;-|4{au6#^S)hCteSzK=RlQ8VL#G{%ndK%jbA=8j> zQR!R%@>#|T75?5xALEVD3#so7T09H|(TIA}WcMn;oN6nLaKk)dFY>D7K8F?%q-sM==t za`wMawi$Bwfv)6Rm{djEKMAjf;iy5_e>|vV5HZTU8LZG`u>Jn7<Z;ic-4+>%<#`V?-4G$RwlYfbNxE&>xU}+mH4IN*XUe2S!Ga|Q>_l0 zJPP=3%wk!5dFMB0W2Ves5|>aoaW*B@T*{01V8IfliP3lxt<9O>v&VWNeymWaT_}P$ z&(*ouq%2M8!9ttLID_nXzSqfeGTilAuSxAnnF3autnc%h@)q2GFESQDvMIhOiwcT4 ztlN(>t6~=?ZTofa-rS2b^i%l1(EoahTKS=wLlqoF_RrmpvkxGF)IF%hj^U6GUW%K* znBM)%Pa%jX=by6U9MbnNJrQ>Y#(bf?gN2jTGsZLg_-7nP z>>c2sShx|D7ii%>az*r9Ek0V(U2j)D(p$kzq(8+o*SI4`)xh6HkXsH+kB<9t;@aBzgP3xgGmy?b%)s z!#}&=rG&*O&NyR2WBi1p$wzc`^knwx{Hf!kCvmRxIJ#@*M4MDg=l7O=kf&YAv(^;Q zMdd7`H*t0(%Fo&vVQ`-v(rK#;=DKm{Wr#*{#Y_0_&JfBZdW{k+FH?4muMv~v?PY3fP($gi|~NFI5+ z^6f{MWxNKBxOcV)=}yiXFGmi z(ttH1p4Yeop3eM8a;)g$s^I{5fNk>#FGhKrvFQ7-_E+U{f5sH7!xI=(cQ|s5J`k#6 z{ne{vz=-_-n7ky~*i3sW1ey>tD9e7LRAKi4Vk*Ovgz>9T zmT;&RQf2|bidn#*UIy`_r>7ESnEu-!lDQOkU;s`{lj~A~%p)7E#mPSM%i42*88W<# zgtwPIR~x}(FU0EXG5t(A2=Eu9mzb||=EG`8zBh{P1037=6R{uu+3#?#=c0HtADfRo zBZLBHK;I6s;xLGpD--ViT5lFmpKptjNUS4f;lBhsYQl{8rizZ7z-;6`=!&ByXXY%w z*My((96e_!l|AJ(r47b7cmMFO;MX5tGzTkqgS%t|fYAqwFPMU=9+J4w4ZXI(a)eA=C=M9 zlL3u@il6p~KOF7q^0OdhVb$VB@Qsj3XROuOKtlmh+mF6U<7r)^Fno{^ z)w3m;7$a@CRW%68XnUjgjM1CLjo|nw~+ck?s~Ds`HK zy?IG7W}%mc?@dYUqTg<11my82yHzXI45^<^XOH{NCu#|y1xKm4>+3Tw?uc0(c zEwIXmdm18EbBaMcrIeXBkU;ySG9^tjt;+mC;mjkv-Jo(NY(0q)9Va=uUx2kGBONB~ zLWz3sx`2UQv^w(4$&&RoeIGkri#+5xD^3Cm6Sr0iGG*%?=z>ljZ&mN38)TFihxx@K zP})ZkkK3V=xO?@u8&)Z_JzESPIZK*W%g)Rt3!x1E_CLgEiaUPasc0_gAvqNOl z1mpR*F}NxQeP=jK`g#$1VVa#M^)y@)yVBty?7&xfaV&|RgBsN2A1=^zO(_~-5f0q% z+_XGof%MFyeS*Ni1Dcq^2Sei(f4uBQqPoJ_(L_P?8`G*IJZ*w@y^*b44;jmEPw)Qd zmvwOY@hD30?g3T6i$bMit)peb)SU@}BrH)g!}_A+D|Yf!>L3od5OYd0FJP?yAJ*PB zI*#+Y^Q>;RXh>n~eyXcm1rQ=p)zx5w1VwfOpeXCDs!$CzX-evDf;2>H9RUI;#qo;( zQQnMaPl5ugEzqV`1O>)Y9LE9$`Y1k`i9pHD?3~?%pdm*|)B|AIMYahHB1$nAP|Ctv}BRQ%z|Vve1P~|URK z<~ula)%(U@_UHW`ZgYhXu3||VyI9th*ZzsCZi|qSQzg?-96*eDp^p1b---#eMQv<( zWqBnGxQr;ASJ~@tL=Yb>&*}N3SP|3(A|cwME4Bc1Yu7dtNS3+RkEw_3ER}m#WgHDQ zQzV0YGThB3Ca|TdijtF6WG{Zq4vG%9YW~m>|0lsBp)YhHL)0%G$YAT$U;l?+(88Sg zNZ8!72hR#`m+VSL((MjQ(TDWmF%N^m-v3r-?ua4nC611UPuIhcAZrv3NGU&=*$>L1 z>#Q8eBGz;9*6Wlm(;yd`Lh?55&>bqjCT)_p=ysnho0HhuclHY*IiBc(iMhq1k{Gtf zg~P$YV1k{^q1!43y#=my+0_5;H@m!FHLDD^mh!U>9>zPReC)+5A+eZl1GIQ9Y`1DDF_UO|pYdw_7O%XqR z&n7c!XEf0N6xHSRnjbYy@%v^RZjKRb2O?fVh z=W;nzXFmq@C8AuKcZVspOerYZqoDjmcF51I_X>W;a75g9#F#g}7h2v2?dqnUZ-~x= z_?JD8ae*h^p!@B$nmSp%1b=cORpMr~^=U=>+$&bOn{0h%+3F&iK$18|)hhWaT_+zf z$(?@EJcbVr^jJ6@>>YKG343MeX6HU?z{dwK45bFiY7j|yp1We~;l;x%pIoH3Y!tbB z_S`?0RV)Yl#^MLX0q-*g)(4)2XLp+Bh4bb@nN@4lx+z20p)$#K zSi>zD!D3?37c3o0f_{?LGFS5D?HRy0sR5tLH_8Tyz?O4Cm^%|iNO^datTMqk(*DHJ z<9((+eNrDfJv=n!pAKknawNEL`0)7M)cC?4PU|VQUammS<(2laE(@jzCq;ZCGfTqN zTk8Y#bd!qmwH!p_##p!#uIvd{Bh*G4@i997YkJ3(Mx3OrGCj_<9xP4 zZ_zR`W@Do*4Yq+E%P;9mna9X@@6W?1X^(r3AwKfv{OuYI-B)qqXOEuT%@nNj`W9^D zIls{FRMs3RIgh1tA6pIn;G;@!HI0*G;Pt~7AC)e_>pHMYDs0}$@?OU`T z+1JS*N4DsxaFpgPtX$CL_mq0ux>%aa(4$*nW)-PlhH|4M@x9e?OBF^z`hmI9#{r`Bml)o!zS zf0*4ff;;6xgdW8IrEUdHc*jD@0h-=OJI*wFF2@@`#U~~hY~a>d9M(9< zMC?tYrYNq;j6#<0g^Z)ykp39;fVTXX?9pk_6}nC%q9-s&QLasgzN++tSE+vV?S9`H zH0%p3{N5oF7sv~VAoThkv8CGUSAPKw6^r_*kz>sfCD1-?F5x|@3@h>=P=cRvW8;Q3 z^G2|Ttk&F7?}HwdLDzJsr}YBBEq979RSX@8T8D~8!;jL9RLNLSgpe%jdoVvOCcTv~ zNn6TAsi2kXEQo^E=(G+r{vA>Mxg_moH=JE;=6H_MD1%Xs@s zMJ1ZLrPjrW8d>}mID)0knMs=@cGkjmgiqfai-->_9dT2z6zn(``9u4MHiJJbVw@Se zx&#$=i?Imw;FqY0mebbc{p-XNtTGWnu!xYDU4ZTas-a9BSfhIstsAB{c)a;@s+kB) z)oI}@ZdZ8;4QvNjB?fsUX2EAYXNk|c^%77DhNeKr22>y9IBHO(3i4V55=JlyWk%F} z+;|aB`$fH9?}+{rb<-DoW8Qyw{9)%;0?Qe)$Hn&}CLo)8<;V85Ej_;6K7Ty!SYt7Q z%(38;j%N>e~1fb-%U zi3Yz&nUT3U^AcIdqi@>rNSvo_h7C!Xf+F43QXhv-7xrR>UIpfUB#e%GKMhC2<6KFi z=ezzz=b=L3y#HV@bfNo#KOgMDDeRs{qUnl+KqDF=8?X0D@xe{%gfb;m$U{smXMKe$ zi#>4&ZAOZ`UKj_?VR&@aoHXmCblbCu+-S^Ee6!5CMeQU?kd#C`M14!h5J!wSiHV*0 z!cyim`=Ut2ZM9Kx@uf=6f2dN zI5}_$BHUG#+`3$0kF~78#`4=Of?iw^d43B=BSYSvgxq}A3g1y<_NL5D znT<4NgY$wkw;K0hNZ>*8!i2cis?5X;NuG+ky;vV1Tj1=Sxe(iPsCP8Z^7|p}To_A9 zeG_8MKL6-f*0Vp@?@oLlB$)vY*+G53rwXZYXZ(ylQVq3;7o?66Sfr%L31oz?zG{I! z(kaK!P`xgqETKXd`%D&`W=!YN!sg8^5}=PR9d?NVgnZlxK)6z~VT8owio}jOD~ATJ zZ!_*KH?}y|PJb|pBtz4W86hP1HJY8qAje&Y;=zg8>m$@KpqJ1b>t$7`=O>aCT;1ey z?bUOg9p3Ql+hIcDN@#4fR>o$-EEp>R$SA#DLJhZ0(lwl;$o`&G-Qh+3ES$8ta$!|4 zak?9IFLN6hRSfpp=C(aahm~l0COM4_P4=V;$x+4C4beL^*h^;tdpH|l&3DtDRSNcro?$p9b|Dz{3qYUN z=!D)7=bv~*%2>bpG_Nlx0rreP1+S5*W}B4q2&@BQLN=}WNcfHRc&wn5 zSS>+EK}ehdnaIFxXQ^^;FsO6`0+1`MD$@3__HJJ-J!Y-h4U+cyU@6Zz2j7~?r^D~fT-1DYibEfgzCI%mFUbEPL<#; z-a>XkXg}R$8*Y#+QSiLy07?~&)UTEp_VbbjcY1&vrJcWphITt_eKODW%Y6c`!iUn$ z=gQ@epVqfNWPNF=G1a)#UH120B4avb|77S03DY66k>lgU2td7>bmM@h_1EpfLAZ7` zlS*o<;*2|2wxhJ5GIjh6z*FI=AZw@3>^(F~gKN~@$gCuta{p+yZ+@Cg$6ux zzTT?d*LSPl(51(x96b3wQO{!Q#LR3`LR`)qy_i`lEoELRUx5uqeN7+KaSSKyYf&d6 zOI8?iSK<2SsW!1c{+-5U2jbZ_XYY|Qu4;TOIO~s((_(oAI{0TL5Qgr7XkGgHFG5~x z{aJ4RrkXTg{n)ofh zyAUx+1q-dW-A2PmN?7C^;WZ#7`%4z?t!)jgl`oO??!81GAUb+!ntOwU2gg(ubVpG5 z;&T)^9bK@tQQmoGyobIzy)Ta)rdb_S2=2^1!QKnqmmMd?F?N;!PS~o_-Jf|5tBivH z7~bBV8+n$*Qv0M*@02cDlZt>XZW<-_W%&Eey`O$<<&_P47L+IGWsw zRw(*U;vat?==Nzl+&{I$9leN|HK|AthHe}>>+w~tRV^bWyE7wqWFiO z!A|iIf?t*+qi0G&ELD6>Vi%K6uYj1>=#Mzf)UuEPti;=DRY~tye!<$rK^TO7y$Tb8 zffJaZtmq&JNOBN#&GjsORh@^-d6rxd1kNRCF(GL$xo9w~8h%%3()D!~baNfug385@ zpPbs}_Z}{6JG`y?UQnUWJNv$Pm@{7~`wuMwa#m2RMrx2-{`a4|0ZYN0++{UKm9zph zWC8n2s4*#r8}w0e(8br2)PL77AcxREeX{t7{xx{z?LZO(;Nd{+bm6vJd?0KrXPt+e zfV-?&P!z}aif(dz8s)^`u13;keag@2cTVldpYrcyhQkzHiO051`Cs(EJj^H=cSwA5 zKrPsF@BVumWLeWr)zw@Lo8}XL4G?RBY)cAi;-EcR!0aLOa!$;7^|d+9@OhQJh)nrw zYLYlJyDkepfR}j9O=P#hjL0dZm+}yO^E_=0R~=B1OjXMwlWeWG3=jnp1ZemA9Mj7% zjr-9x_kz8_KK5S@0ENUXcmxv|;1u)K^mQScp{CM`$GU#1gv7JOUh6m~GnJ7)iC)<^ z^4jsq&fuq#9U>e2KdJq*Mh-m1yvrK3dP{VmWOZ&5*tKQX61h1m7cN;G7Yd(LUY9}} zI%xu^_<|e8(&03vDIk0(v6{uGD@?pW4nzR1xW{YJ`SC^v6dx6=e26^SncsS?6{ZPsNf z0EYmgAM0ITC_6!+F%E%(Fb%OaB3|#8*5rVns?Rp>Z_koin$rD5twaa919j*l69=7% zO`VOZ*BlNciN9|N0N0$yuNhJFVZBN9l5+x4E^)Y!gQQ?>$d%sZ!QP-ZR3>Z9oTR5b zs$9+;`J4}H#6artMPh7Ia$ymOP1S7Ec33Yr1cMbhSPX6+8f-Xu`TBEA*lvtzZWM|V zhZ6Yfzwt4`OTzd2kDVHM<_V?iVoRak>goDu5T_Z4pI0zL@GACsKOmTpM8h%Uw>>fU z9NSD_z6{q(Nj?R{r=_^j1Y%I32EdFf?YgKhm2ilm8*H=keNtgHB{@CL=!~7z78j+c zSnN?NohL~!vrT`)j)dVti*tC-0qtpqdgKzeIQbRH>I?__mKnzbXo!1o<(~f@{-vN0 z=3K~hUU6-6h&AAkuV@c(V7NON9k2Mty+hbx<^tU9-P5^eG(3mf7J)7slmuP0mg$|$ z`q|t4bm2pHaL2h2nGTzsvrOYo^53Ne3#$0p(hS{RU?jG>_VP<-4sC61zAS^Az~>Op zy)fn51u|0Ihy5eYFj4cgq^It7fF%f<_ar>ceD_mtv34H!hw~90F~!{w4xj^PYK;R2 zDwW2#2j8G_=rhZ&7$emuA#(4NL9A>o8MRv}>_nB+?JcF-M=3Ma^JR+!isrQZNHJzK znHp1__F3En>c{bm=gKA2_}vgY~Q922O;5`ec>}7Me1S%NIuj3O5kl0RYdUnA3G2XA1)l^!&$sssSZcfg7UE^ zL8)HJ#PB?&Jjxq0Vq+(jO29U{QE$nRkRPtOW#O_aqP}TMkQvKtvUfeErqpBBp#K=a zmIQ(h#{h~}Ec@Jr)^P~67xl~5ir*9XCt=Zd50BxE?Fd$a?NB2Yv4Nhbn+0YSv>eRW zpH5u6j`%dlIp+8^%6Y({fx0oF=MHuk4vss`g8|2QrSiAl6{GV$JUIY{i*w#Gvu6~g zR0F<5QxY>Mt88hkEp{(4L3-D+Lg#!>I^OCxmzd8$2ug3Ez6Mp1Hwa$K^|`vr zCB&U{j8bsmz~PBuX8aEOU}AEH_PsV~29f0dpCVoz4b2Q&ot?`_1$WLzmIjot5@N?v zj)G({tzC6m4Bv^z^KpPUzL*AgAWb9)fhhaaXUHDL3lF2#zX+4$57BA`+xLeLPoyeG zeB8-?-zValN2gqa&K~M$-^tSvlHt&N8|$g34uNR0MrdZ?>7V*h_;Xb&Xl< zADTJSI=_;+k52@sDB&XcMBKQV9RyUjZD+WMza{Xsb4G_qP)mOPa}|Rn0Im_9QrEj; zR0k;vZ1jx>csLeKkGh?7YT5f^e9dEt<`q@iWI=Omzm$1i?_1LG{0l_G#OoYiO^z=P zV;4SUX0TO&l?%sUKOrbL+x@rL?bj?T`@Og*WC*Aj#gbV(cCvVE=Cm!P*Wwghuz?4x z$^|<$-b0^_H7CN)nhqJo$D-jOe)kuSN)l2I?)}o21xLmZrV9vF7COx*D+h)TR}PL( z931k-angiBdACP@ks@uIIswCJ|J^=?=q%~Wssq@GU(ArH)=18Y-!)CBUu0gM&cZu= zrpvPY?y~^tFz++AxI8mwM!q8Z%zKAXYax8`t3_%hr&aP%U*Kk+lG?&yhf*Zxp5Sv* ziUD3%A#>Gn#V}f%-*LtNZMpvV6;9p%EN2GySAo3fjgnDO!$eYibOWN1w?l?r_f`Yd zk6Xrl$Ru`6TH#Ddx3-kfTN#SFEnD_q9x{6KIh)!&GP&JTTrw@ri39`+Y<-+*Y?U(` zh7kk`uH-oI!0w`5oCZ!x;+k27)MwxC_Ip;C$Qt}Ib#0x_$WAc<@6K_-7snW>phxF5+ zoE23l4+(o^%h*0hkse%`Vd8#CI%8 zzJehGuaLqIJ0e0lXXN5>B3RqE|5VQCubT3QO#eK*Bj{HJKpe`n2I?LvpA606iBF?0 z*=vMm&nWQfbHEUZWA7j=lgfHex5+V&5uI55C0qx#Qg$O=xaQK?bBuOISuZ?W^1;1W zbt99XBB;7(qaw-uiH#MBX|jfReuCcCwPu$adyfzSm;HN(;7*P^4?B68>Wr-oQqn$9 zlJtD+D3gbNl;8X}CMkbL?916UmrR#t)Przu~OL51W!eoxAyrX?2sggLkl zeN{Kp?PeR?ljHziqzA#rr`;Gyea34SeDZasr+fO_Fu)LYOZvE4J4(yC(_gX%_?7rb zA%L;l42 zxoC&l3H(}`2+>y*K3R^_Lcwu>Uru^TxOLjQ8-Jabu8|5nMp$VwVi&?6ecQ?d2Ztv( zQxnF)pZvIS`W0h%pZ5yE=mu%hsOXZy(Mm|4+8rfN(t-O05k)}d&d07)!gLeoxK=8$ z?c^JoMrI2zN}pe9i6`bd_PzN;EI~4pKW$o1)P!Dr9{KcVd?x3SE-4%dzQyJaidrx? zkp|>(*Z=j=__surKYQw}_BqzW-A~{<=>tQBN>#7Q8lk@h+2 zGhhIwN#iv7;9dpw%CIv&0XOI%4A}rL_#We)&QE~)AM@JgpHzeexY~4%I%sHBxVs)Hl0AM z%i{knj$5^{y@LA_%2{!2pSs78$;Q8TVcoS~dZsyYEHcRT+?tRa6pJ4?7(AYXAWs}I zF%riS`xpe3Ito*|De5?ZznYN*1J(p&t+2`nM%LYWpp)Sm@emI^^zlfPey85wJ83<{ z@SFV>-4bN!{-GBnj6-aY8UR=rn&hy0$#0HTk-zFAkOzl)NVnPZfkVQO?fw_zed*-S zoYrGl@6er7B?hTMUBM!HlcTJBXd)GR-Yd-qR)Wg^U=T3<8@0!4FM|JD`PIy%;<0RX zN&%>Z&>SF0lBUrPWVmEq)R#+JFVc=;GlRPxv)_XUpTEVOU{t~S-X}>5c$Z=-$DXv(!;Zw8D{II0eb@< zoA3bV!^uK^j#m~V^eik)Umr4;8-ee21bZF>v_98!CE&WB2q6;5a#>s{ni8SI4A%<=v zxg(#cCZl~eK;QV~ae;OC8uv8Tz8zQo=6@%{8t2vMn+UN-@9z)bC6py9j8XmN3c zsD3)p6~cs)Hr}VGu$;5*fO#o1NpG`vNQPsFt}jWXBgaR)cTIIB$s^EXIIqrGnU^eL zCFG@LQVwAN3PT9tkv+=$Q zCWxdE?qX<-hP!jK*1D~9l*ChG@KD3P*M4M+bGQEmf2{ipt)<`#Uta4zPsfQ zc%K^aCLG|bm0(U1xpZZuy`e^6je1VS9FEfcQmi2DIv_8WM3eVxAn91IXP>Sr@BRFAP%>tFlUi70F%N!;@roMr1+9uAxS~$ zGWVJH$NbOxpP~D-zcTcN@%aE311rJoh9JcYU-{<4>8zH$9+@fJzjU=s-Ea)?#jUhETUFodMFs$eio(x9BgLC(7b5sgd~v)6nO zvTN}guOb`GSt(KkJu}5G$VvxFc3(s9IVsL%48q7#q{T!G14u*%Cz-$qhZ0xDtLP0U z?fYMpy^ZJBLdU(jW2c!m+iG*}{U`uqV9l1WNOaFwW%%KVg95$~(FyVrL>E1aHyA}Y z^0d@1(Ez)26Kx`{=oz{NThzy&r0nq;Lt8Yq2sg2de2j8xI%p?WQteEiIIlEX5sumI z{(=qM1e&@x_JZ(yBCJ`p`p8U#*7ftz9ByZCs<6IiedVN24IYzs0%9W#V+Iub?kE58 zLnBO7bpPxerc>Q2I?qce@qHjC0R>bVkBIjpNWeV?STI_xK9_lO?j?BrS4-;SOJ&4c z={LdDKq%<;DC#!WCpsF+*qlk)RMcP6zemT8)jae|z*Y#=>%^k)=pZqP1^ziKKrHd} zBp4o;7t@e|0oFUtzF~iy0>~;rK)T;Z)7BB{=%4*txquMbE5#@YHt8n4w~mAZiMm;k zCaShR?KJlW)f5EZO-9VQ-UPesqJFvztEhBE>3~8gqc!rw2yk3GBU0T`hqx0E?kt@! zlr~&tyKoVrZ@2%D-KyYpN5GC+J~OIC46}y!qb{Ml1-0%y=~PE2egh<^_j2H*f;WOt zjB)Fh-j%%$=Z(cTtMy||wMW%q>*y}BoIxdx&K1H1$b!!M&;HuVsC z{G-AE--&m5F~3X?t&62GTLy_D6eq1X2^Pai+D;{HoNd4Wp1!S&mv<7izm~bmMESGU zwM?EvvgYSf3gQ*9siAg`7kaaTFD}0}ujo42M`C*SCbGdx;2Z6U^f&{VKHp)*YN1JT&R9 zAc8Ne2f%wnF}{IX3p+jNE!bElJHr;8#dr0w$&FG=?s(+LIhGVfT?UzlnNxH1xIAvRH-)&}L_2U-tt1 zTRl<49iZa?$!ak%q9XB*FdPfRtnWd`-xA#G6sCe*!JxDl*n>MvO`GfRI{(XWTbk12oV)Jh8qqbnu1d!B>}?t%E1n<8Q$aSN~|WOQ%GR)vc6It6Nmh z8s0no3Av*!>R-I6Mknde_J?$%ols+c9Ay(>Gi^}ZOX6@m;jctZmKuQ!aqi5tKIROa zX2h871O!RjgThcw*z&@_@aQ9OrJZ>TS|<|9UkNcN|7b8WO0Rp66h}ozPxyNeMnR=* zkF{i2Se9v_3AaCA>ZGLcC4EUJZ3-l9NU$N&*V-=^Ab<%+VcE)#+TDYf^m4wBsaW)m z(_3a6W5^N(Tc%^FB#wK2!|(lbD4@N8?$7%HVhk;58{TISLA?~;?%mFEy80GPbtt5t zJ=IRakaGnt-_Ysn92{tjPc#k_9>K_dfSd*{KB+x9RTtG&X?&2oLidHt>AsD$PrIU* zw&(+}qST;>1?z5oaIa(4Yb{$+7(6Be_O9A?_xJLGWx(*?T%NJ*q~LCnq>B}_Bqt<2 zO1+l770093Df{B0lFi=^>T=Nc$E~3w0cZvYmX4}o4?C{>$zO?veiD8LK?T$5i7&VT z?9Dp-b1o|T$!;zO4QGg+OG&Z_ayKx+e5M|5wHcN|3Y6eqNG;po9}J9=4h71Lr4_X! zU@hcw(sXBW3AYe8F~y@aR_-1v(~nU67P;cBXMRq<(F{bP;&vBtxN#9q2NqbzzW$&m zx-kC!5Em0{aqji+77ffUiN*ypzIZR^Vi|pf+EBRr79pQNf`Y85`1~BQ(f=4cB3YTD zr?#F2Ov-Opx6wNozntPyBesiZF8~fJ#CK0a98n?eRPXsruec?rxyC!Vq7R38Ebx*% zroFbVmkeDf%*)eGog#iFMyd2F;-c})ZVag() zz9g9PF8@+S%%RggxJum65~wpK0hI(qA|c1?vy|H;d!ozEK|3$oyBwm4h+&$6tX8qpC{XC#>X<4y6YlJ=Cs{SFI#n1F(ZXJJ8za& zOLCWCBuaO*mdn9XVxys@y^B-<5x{in)|w89Vmqh(XB`^EPK%nGPIR63_x95$yZ16U ztRUAt7o72+aN+RF0R~$V{g@C8$DiNL#-3}>R!2hD^E@sZzzS%t(dP}|k#dr9hfaqp zbn5dihw7)HdL(R)&K;Y>(_7Ft_HD+OXVwq1P4ejR$MStvT!beF@S04? zAJpk_LzL6fhoM{&{Dlalo-rhL-WjtwcH08~vo8;gBco#vkE5M^oSjt8fuQo@g^y8a z2k4NE6$eHyy&o0O&?_E*K+MM7uwv#e>*nYRKvi@9D`?75!d6@R~|Ut9C__2Z_?mP6yYyoBS#WV354qe@IUj zro>PW*?1FhI-!9*i7ZGCZx4|l(%|GCQ)9y7B=$QnK-?kn90PW^eaA<=b0(aU&X-EC zVK2gs!3VmT!hS|Q!Jd_Ns*nK(04Sv3t3sq~%vbr^~Nl03Kwo;NxqH z;A%Mr(WkHe=JO0#)F}0e zvh5OjI4nPdJ+?|&mD6*wB}o^OB)g5JI94*hsorcqdF#vHSB%`c3wxJSNL3=esBW#RY145H9)+Y7G8c=S;FRFlloO`fjwhCfVOwv2{L? z;uE-Q*SsAl7!^88_QS2Gf3-h^lTb+o6=dS|$Jd7<6H#_#E}L*it^S;tw1#!yI@-SF z4$dqzAJ|8;jn`JI3Ce*nlbgf(GdEEQ*dgchcJER=nEiIHPtQ;vA~yl;A6j4rCf&I= z>kHOa>*+q`OqB9Z+j+dYH$No2v#FA4gxS@GiYL^7P@v-hqw98d|8g`RfXF-f52H3V zbrMcIn+hysB|x;|a7Y2ZUl)kv9vrg@0k0yRuOaUWpIp7AR@=QR7zza4%3cJ8wQWt+ zV*PN*-}Hqo!;M`Vn!o1VZbG4im+|r2(V)x_yZr)ae!UEoTi= z;lc6>kj~Gqv6;+0p#G{IX9mQ45KTtmAbZQUVmqao9{l1z2Hb=`_;s2SeVwTO`M#}d z)}_9S7F7Z9hTfEKU$gj)_;=!4YCMPAz*6lK5+I4Ubuv#y5#MP&9C;Qpx|1Ov-22Y} zw~b+Rfg|7{?0I=8LI5bom=`Ppmx^RecxC_XIDgh??0UHh!_d#9F)DLBDz;)3+Py&C zS|@1lCL<>a?C6-Z5Grl5AktsTyl0hnT~%?v*R5ysz<(Bq>W3ct&$buZO2Umhf-_*I z+#oP&l-N|9HNtf^)JjBJmpwzGYa8yYbQrkoIMK_&H4xbm5P1-Z4O&!$#Hapmd^~DX z>T@`ZxUtMn7r2d_=t0rDK1g1*x?$yQ5Ap|9*URb+1<*#~sDy&Os`OotL3-xD59uvF zws1sSj>9qmrVPB^X+hMv!`hS|8C2iCeVk8&}hO`RIStdEkUFM`c zbcFc_ejW;wXsz71Cu&RA|LJ}ankVqU71f^Egi%loTlDndd`l0+1{gK)2^E@Q=c<`_ z3Ip5?!O3QFUrDc(T-dkq&9GzlmM!aK93<0dFR7E3q)|8JAp~O6GUVwvLJO^Cw7p zV}C&ui#%Rb_F$=`cTAN=tzDO_tEIf!ngoN@T6f@#SOG>Tr75BH$vXEs9H}TpEbQ+a zIyiQBaCZ!v*3?u})*!8fwq zID^m+7Kq|w&*nJiYb-DQ3*+NEf_{IfJC(-P4oX91%n{B6)(yUi%$w(S#WIA_JWC$$0 zX!J(ibe+^l2{#1{Pt^E?wA`EJC7$y963_}$<8(M z$-Sdx=HS^*(by_)+?c^#ioIOkpRlJFw-x~MUhL6Olq!55R+Mpp`~k7Ju@8F(2Auz5 zToZY}8J?O`=ad55W7g9^rr}KnZc4n3<@7VgpTan#q5Bn6{Z{$b%_mpe-;;{nQ8-7t z-cx;d+TG;u`$%Nid3;z7p9rwtrA9MAkRm^K<#Ee16df|5ylP&=7gx*!}kd70KGvrOw`0@|1C)zo|^TRAl~%mmTAzEzmA$fx>rj$>)de8$S~4q6Nu#5WkeZ zqbEU}+zCrJodC;)A1Krr+cDVV_?W+Fge41cuYWL)?F>~F!~LN~ zUAm(1%er zy=3L_l3H&bGiDgQmgw+H*4qqlIm;T2&a#b;-DuxFGi5 zhGep&#xnYCR(^?)Xy&Zl$P_{yr~=RD&RlLwq7ljZ_eC$R?469^imkpODF}L+*mmD6BYmuy|uat z)A&j6dlnkl0gbeay;ESm0J}{={7=x-0zL8;?NOqmoYX2)&YUWM$oSxe;PTI@39B#@ z_4|bxR0EcE514=9%R(m*s#@Gx!7P667?(#QJ|UH!y8l>+1BoZ0U>Fe#2bIQ<K33&pCU@<1XV{9dUS+* zy-P2PI19w**ME|f;wU4I)ws3f$l=-*?j9bMZDs)!NKhg{ElK!%9?n9?OU$N(2|d?$ zSB6+}Ezcg>=!>6ejC0m5tBe^pwn`kexqRNX>D2dPOW_qL`@bRLRZXocIi0kT0xJh= zt>1TLblH|5`0V>Z@K8_|_e?m8Ow#(Nj~?TqB)!$V|Cv+fp1K4uy0rL7RI=DV5YodF zapC~0e%R>| z-kN{H7xMYfS7F@sr_v{)Ej)!{K}-<2NyW=^-W#fgnLvPcmOcJ_FCm!8Q(?)RdwPyT zDP61XR6SQ@?8tj1P;)^ubx$^)ha5;Ux096bBxR12o&!W0EA=IeE{Tw?Mf(CtiOGv& zPR-SIf6ZPD{6ea_!;$)giQxeE7=xFl(2^kDoB|l)YN?Y6vw(l(+@_RF&&ei(2?!uC z9EX0~*!l`M=95OiX#|(j=iAr9lPZ(wzGz>BGzutWWs{G_F@%_mc%>lpVILF`UzhAz}&|rRz=_zaf9xr`x*m z#o#2Zn)8A1Ml}>1Z3@03u1984c>r841W?e>3@HPAd?H6yQ@~|X1cnf-84DVzLWF`q***SE8br> zoYB27Iqj3sxY@e>63Q4V@rPk_D{(^T1&c%5hN{(jvBg6_k+p6Q_7Uu3 z#PO}!;9nYsx&(P!iH%crDME%_V5$BZ%;9*aM$h10iXf0QjMZQ!RK+=EZn3sOuH2%S z8)-AHoZM9F_{UZ|_70S?>?ItGIO{g1({}^E-A1($&U5b(7Cws*XmtEavD=&~zYs7= zAV`k-MDb`SJ|w?=-|nQ?8VD|^dfsP1h-eum5+Zl;DgiV(P!bfG87o{;m~bWG?p@X- zeM@f9?MzaA_*~f`!mYP;6yY4#R5_S*2msNyw~zPc_NLTY~fyyk5+a`A%Tlg zh~wekze`eoGzX;4%>{8nG6w*}2KSFvWZmR0!@}@Bx-*3VAfx_O{DsU#e6Dx&cSz?w z-**=f$7=Z@t9z|<$)2(v(u=$y5pfrZ3!n&i4ej}53(tWh9AcrfeSPPD4mCNn)zPGT zt26epk=FcyaFdP9@KYQP}MjlJX!|$Ic0P_k4WBZ z72j0=4(OIUh%UF3x0LUqb!$1c)p1u8A~s5kTA|xc^njI5IhI|syU3^bd4e?~h2_PV zc3k=42mmk~q$n~p)i;5F~^GRlgNi|V0}fI`nCXgxr^ zI}FF}I;dlumx=|(iSMpPYwXi#s;%@8D0dIOiKm0QxXV79higZiRQrnHBd9EPIEtgT zbH1gglg_xk#i#SB<9J)f{Q!=8|Idgo9ZO%_5NDzGw0l(Sct8gTBK0hAIzN(4RZ^9p z+PD-n_YKct1f;s$)H~1a7O`OR1*qNaw36DA`ygd(>Rr4Fn`w}@ zWwtX6?mZibVt|xVcd{Vr4ZDnu;~^cEWo=^am&_&e`TSSQ%)jJgNB*z3oO%4$D9HcT z;m`b}`&->#u)jMdOr;&;VA`AsU-LX_Psku~zOGijDcz^z32^8&k?u{`1Y1f4DHeo* zoAt>*j*pMi@N33e!Hd>qPU(_Kdgzk=JeRgv=P(n%EYpLXdu8L!BTze93EPi!Qckj66qcT{_@uK62X%(qTXTpFvqFcy%dR)&MMxeK) z87xcIU#o>hWgknrw#SMX#r2?m!geLl?@DO6#))T>QFrlZLNa0x0!_JXh1t|mCkidT zMG{ndE^dBiRd-`W_9T5rt6crNUpBHSk_tdEp0+O`<0|CVCOy{(lfvnqP5>XCvy37y zM?2KH;&jqY{7%xsUNNatr^$bnscz;pDBZLLv5sF)C%b|+t!vc7118#aboUXfs8!mE zn%_*i@85M%v&d-~NnH!HyXVrX>Lr*LTk^iv5&M*-wH<8DCcN<}`%WvZc zVuGf<-6}Mqqk8ojW$T({rDu{_aoTSiYMVCrIgi~%>qMi=N;RmRPubf8yn%P;|A6VhVz6ZgsA7~Cf{TF%^E1ODE`|JZEdNeaA)T1QaKHQ7dA`ZB z6Y|-W&+!{E=|$69-;^In;-KY}$QNu>e8uwr_#yEEh6I(r5`P`-__gb5kz|5RLLaK| z(e>mZjVv-q*d|3xF8VeM0qt|Mp~d5(Zs{eo%lUlGPWxn^}-&ng;3 zh=4C~FHpH)d^^OMyNN@_&f%dJQU8J&k+fSY2A%u%nfsv7m~bgR_?`dt+Is(g_~+NN z*Zpg+BAfc({^+{)?05h9vKEZ;dzFL+R%La`Kl6~wOxRP&nqlY^(g6&0d2Q}+m`fSy zw(X{tZBt05<{|j1sUyBkM5*BUZ3eYnW-@f!5%XxqSQ zNWnFSB60$Gf+Z5xbDh?eiogoB2WQ-5;I22dcl#4zcqoVA(7q*M^6U{ zY`>>r=>nBYX(0h%7`7|gSaGy*+IS<@;m8|kupG3=LE_D=bSJIasp+KVQ5WX6ncC45 zS-8M$D?WAWN8=}_QzVx|CWH%@1__Q>WF(7Er=l9UJh~Gb=^{(v_fw__x$UN01dFE? zQt>5U^MrW@;)Yvjp`PUNO%#P_9?4!C^3$||&(}uhxw(J_A)Xw~bU^z}Q`2*)v~W7) zK_j;UGAsYP_8s|uDC_6-0e~)#gO{ zPMTInbDhLCQgR|k*EMO7x*-ZJUK&Op+OYKyr&cbKo1IRE-n3jeZ}inKapSzSnL5X{ z8L-`XxA~q?i&qPxe#kG=o^hS2Js3u%^fTr%AoWox`-nA-YldSpng*i+pK0Ec>2g|L zjj+_7WN*?nMZUB^BFl7tXU%!Ss@XfKuU@dUe4;0zM?c!%x>Gz$c2egeWiPWc32u?c z^7XVIpb24OBfk7By)UH&%8_)k%M#{f=cqaJd*m&WPOZu-afbN(TEaV)Ky~T%QQhWJ zfAl1uJjBr933|Gd&2V_nbe-*q98#lQY%E&X;}35nB(V6A7CRN+8n%M(*rNYLhImJI zk}E>Dnhxb@>Vu9y7v&sbhuV-+H=(8J?IAlp%ahF@zJcuw*U+Z1Z1L&T!mg7&qIF|= z=mHVdw4J9I7L)>`vg zW9Zf7+o#vhM-{AiplGbY zcZsH5olcaY2E(t`p`9>LNl{I&m6h|Tsm$bZ*Ql}#ZO)|0ao2rGih+x!Q(JHk6O1S1|7%kRJMTb?B39fb{1$25=eE{tSB?jy5HU2O?syQ+$M5|2zkfYe zD{Wk-($_~GSd$T;FVOaK4-7Z(hjANfV>MeZB#k$0Z+Hd;gI76JO%|%d4yuFelTBQd zb1jefQe5t$+&bP%HaLBQV_JNVJMF&rKKB7~$RM)6JK9duI;iCncvnF!dscWifIp&19N z_oNC3@;LL$*%4d)P``g<{(w1Bpv}kNNQe3{og^~qU^s9vd`PK7VJ(cFRsO+nyPo~Z zr2fEs_SNjytlV$57an+o-0w`bx&iOlNY=V*qy!$YYg-q!Gs!cO<^<$2580u$7%rSi z7W5I)aERSZ1o6T*JE#D&tSDj=_a-k#i^oT;-bA6QzuIxU{;fy#EC2aNZpvGs&vCCY zU#i)c>33KAQrN7}rQzjtZm*wQGVb>ph1yZabe0!s3RA318SNuq{zgt8&oPmK$Z6B( z^z5*s&iEsbteiO*jeBSGee!4c%jpf=9l=Xka&mz?ynwV*KN5yf7;y{R(yY$Cp)g{* z%m%QiVkvS=nn9#K`104?VX%kz?=F=d>2|C2d~LR=5>azwB07^vG}**s2~zg6N9$!3 zHHUX8x?&7>8@cL%E%X8(snaFn%;xKwBmYs=Uj1>>9qx8VsuRhm`2hc!EhHl(6@O!7 zs}`L}@=v;r@1e@#zfD<_{EeTG8`&B#rtVBqliwe<)sLS4SdHLeq<*7%<8R3nM{{@E zh1FSV(XVTctsI#1Yomqh{;0UPy;*zYJMETta4r4TtKNVLU-KI3SpCNjk6FhW;|D&{ zoT^m5qhENT{@UZ${m}~pf4RTymEo_X+g7;JjvG+F??l?jPoYyh~-kAbEI&cGw_K-bNB~_d(gAO=BMk~MDX~qs?i-q zuN`^(BN5%2YO}9AkgdHius`EA0v0jEfcLL^^}krJDUv~T)oeR(P!F4WsyR~etXg(h zd!-}g6!xq1@Lw40yPw@!GaZVsK{nTRvZd`_><-#p1f#jEI%3YlozbG7wX@(=>Kc^)%6k7pOLIqd$N#-Kt^j0{SPaC zW}OF3Cp|pGK{mW?4ioA1Wg0&3S&BarCY7y=FQ%amHcPN*9<$-SQnuW;O z;#`X9VSQM=WGr0KqUBbBe`Pr@$Z{+TT&Uwr8_%~;4`%Y$ZmX?S4yfkHiot?MCbIQe znq;xStW`TOtQ|1c*Fx=;gLkuwxdAmYexRXhvO=e_zIKG0!9n4bM-X`6jrC&G*owV+ zvUvku0r`&F3z!4hHmr?>U*>k;RPbXt6U{dC;U@D;+uK(CE5t6zC&K$ImHg438!E#l zhbKrpY1W3>sB#gJucSh{q-fa#LHgC>cyX1$@*X&nRj(SAY^X*`iliQeoTlOEoTWQF z;8IV!BZ^mmg`TO;ViZH}6fr*+uI-cHERuKu&naC!n&d2w%=V->5$}?KjkFF$o5kdl z#DSGL7YAN52_bofAe*YqZ-?=9{Rpsg(PdAeT3F>KCwhEtz?WzK(NwvKQ5*7>${ zXR;Qd=;aBuS%4j)j1>FC`wOb$-f)5#F64Fjk{?7`^coCg`G{7uUqAYb_)uW_X26?I z9QCVp+iklw74l{0&-m_$t-Ucu{KHR04KYbeei(&pi0pypCR|Ka654;_6n`oaq@?-@P%Wb@Zw_|~=8VNw6?k3QAA zm462L=i)NIywPdB$i{0g!Z+d5nsRl z{p-@hRjhe45D+L%H*l-D`*@I~mtEXF37VBq$ZDoMu^wB0zK4g{@`B|byte=1A+I5h zqozIRNrQ`jUj9h@oqzR{JPn2LuRkma-2RKlySM)iBgsG`oe-o{bE#v8bbF7vLBj(` zSH~ChAZR-ENcWn(R>Pr3|8y(HbAZUw z9*JKfyW$+cV>%(l7@Dzw`Q@tOcViiGST0`(N=>tDK7}j9E@(4eo+y46cqyHF@hL7; z^Ju3)A(m<*?wZlu4cgI!6%Ils2Q|1}rN^vv!mX}L4_nJMI^G51w2PW%xm~^!-z$+N zjWr6u;Kulo{7)VNOT=>adxeC=UPfrp`^7W!Dlz9}O>W3`Gu^S9R;R8SHY3AHkIdA< z!2Rl+G@y;ryJoC&QAO)sHiwSy#oaSsX4PmFDO{-voX8w*B1PR(y)v6)*JI2;e^#eg` z=?zYNF~CxK+wo*rj_9Ok^DfabD>)5hel&qDJRxF1dFkGiX=|U&v^Ao4?>eZJWr^uT zu5Fxq?}D97(@$L%t);Kma%CAq%}sY%bI2~sliifOH2<-+<9aGB?A)CW$z8t7lb!fy zbi}WwOwFQ*O1tA5Qr5RYR>;f9KVA)BCNZ6m|MMVfGqsg)SW>X9hsS%8>*tFIf3ppA zglEO-gtb^?4#HT66t&z?o3H($9JhFhc9rp0E=MRG%QQY;qic0%Kb%H(;eJH zNO8o`APRil_JpT7ye+qRgJ#FLn7lSCl5c`;>0L?O8(un;@AApkb`~|e>&ox1x{n|) zWwVeP1%2~SUw9wv0WgXWo?BuGNw<^J+2%gt#i4#E0_Rp|lcBu0JOqkqL&&49B+|kE z@u&FANyCrg5Th?htB?dreBo1^_+)RwarGe8Kj@`aYMx2l$l@L20WZ*3j7l|?_Uc9! zDBrtoSj){KBFsSq`jE@v>bVY&yTU<+HyQzXhrn2@p(%q#=m{PYzwrsE!Q-x(-2i3h zoUUY7GX4Jl`PeWiJGLvW~<^->< zpc-2Dm#vGnRSPl%9Z04dMDxK;hU>Hiy&%*8tgNm(Rn%_V=Ayt+P(dX7q=Hx)`6LcR z3Z*(6x(OzPJQ#+WwxZQ}PSnC8*~!*(1Dli)*9=NPW-BP9kS%^Qq1n@9p^(itsxp3M zIzbA^O9>~=2#^s=e%oCS?qTvq#7(BTp6^(mJ7SJ|k)r#FmPP zMclmfBQxhfT^GQcczM*m`~YB8F_uJ`sbSs(b=N2^^G%QE0I8(|gQ6u5y-eDgweq^W zH9zYTvG9uV3&@Lbu_A%fNq0t12II0+ZfL|k^X#vsX0%+=iC#8Iw7E&wJ8$qy zj+^RDkUB7u0gd>tS+Ns(4>nH)DXeOMN#nl6QZMhJxkXt$4>{USm!IN7*gadMFl{Hh z^px?>pT3?=BS9gurP6y%(ktgc!_qRoLa##R=BI4078pkrvWUIVLN3J-;{+rkqIfjP zs^jy8o#CXhHGFcCpXCj?(bI`(Kc#7J|EO)Id7WnDMvU|;<|!km(;IZe-=e;Qa7UPb zV?52VC>%6$xjEhKzo~G*fL$|;!|=UH^%|YiinIYpErbI&L&d;-%>kT=d@Oo=0H|X- z4k%f4xfBL>Xx@{KbG&XJr%_VDAF)>^8qsLv1@{z#d+Z>JcIS!iQjgkgdEaQWyNxmR zdrl=$NR^ymu~K&`-rl@7?9_HQ_3SByv2gB2)*l1qs?gQ@h6BEz2~v?$&zk+p^4%V>NqnYwq8M>Rr;}mxl3g!4 z&9$QcCwB9^^JD+uBhen;7z*}9df7Z@pDS9Mdfg2>?Vu-FtG<3m+rAM;3ny%^3J}9z zqgH*KATpbBbGY9?J$I(7!{5@HMz=Ro^|Vt)VAZRhnL8w(s<{-Nqvv*RaEBdW91a72 z0Zf6Ds#+wjqp7j=5zSsjz}4f~E}$E0!a@3Qpp7}m4aWap>52kNu;7=`yTN`K{7 z?eFTL?|oNaPxiGU~>mXmt! za3GO3^$gII!#GY$(4=E$oyMf?#(kT9!3+ixX;BqPQ?9(tZb+I+n&wjO(q)of+SBXis>2}}d{VwDtX_M@J?Y;-gApQ(y?%aFsz32SS@0E<7M?dj_N?Krt#{w+|_ z{E5Bv!=3tFtokeiFQY0+APy}gwpwC58&scD5%0*VQpXLgfg(j-9k0H!M@O<4X8r!w z$F~ekms7g+;!pWYuIcTyRFaVF6 z-|&peG}n9%tft5#G4U(h8yU|+FivwG*mTIr^04YCE)C#`)A&=SMji|9JAeL$t*OUj zs=2+UJ2bolqzxHkR=GOSwM-7ZrCuHP*C^8troP^3984AJ7yi1s1=jIT$$IrOu!n~{ zv=j{@z&~=n>nUVoLKuEofMhDrz@=+VrTq?oCI=s$22jB@+{V^4%fJl3*Wb?Flxe*9 zE1c7IUO`J&;GJFJS30+fRzp`fTDru)+xrfA;E6q~Iz61#MfP!8otD`bD62lPhwF#l zl4ex|Y1J4jC^`8IgvPw5sN`hp5C8^$q9rExJ+PgmWpy0S)mK!j0|`~ga3LajkA^F} z2~TKfKs>PE)xD8v$jo#dfmlmCQh%KMrj^cymqTMB2ALZ6;v)}d7kJc!{3x;5*9Yhb zMbf{H45Fy*sbu0m@y%~se%`D;#+HbWhL`uBvGfTVR!^I-^wGlrU@WmmKWHZ3lUOqW z&b&H~$VS&3B9_d?(t2_g)RXeCuQ)ZhVr9CZ=oJ-_J?xG6z7v#Vt(_n!&!TsyAqOz@ z)jsjYG6@w#G9DlCg|^DD*x_GVwlDF@ljvA~3HNLo$G_4x{&-9~WM~Bz31$<5s366#j@oPCJNKi)hhaRI2l}G$Wx;?@BP_5%cMLs#?r_GuSPk* zg0Ynr_Pj+9i9RbrmcEu%5;cvM9_139fT7M~%s<2Pv>h#QSMd?%P2RwFK=8Noolf)K z@%*OaL{f`(@-8|ujpLg4KDiy|IeqHaG525msXtI}zJ`g1xpfb2ao2Ni*}C=dw}7W~ z2zgS66A3V{vfz(aJ0vRGJ%sF0I?4>KA69jis#_G(shR|T6DY1F3J6y~L60*?_B)h7 zt*1XpL^YO0+P)o!Yg%)GyYyGM(QMCeSQ=I=pgJIHm0#f3so6GoTJ^cxj(Zs4`B0zu zBnLV;1#o4j;L-E^IzX%V?vK6GymC5g@bXqHB;zc<`Pyp=XOeZj9E<$A;cJz07q)qK zBZ6^m8t1=m8f7mAf`x*iG=vD8^ss5K?)U}f-n+uw^bLWAkZus#@GU}Cu|f?h#U(1M zjaz4$+k}*8b?6N`&?jgqFm`De#CvN5Dg>3pQi6 zT-=Y%$BeB-m>n^t<*Zpv=qbuTnDg-d)mB(9wC)j(hzG1U!$t66V(#L89D&O?n8b!= ze)e|74-s)@www68fuPOxJ7BJMcf^v*YlcNwVI7C;T^04iE%TPm+Gg#`_CRy3+{UG`e_Q8i@8#eX}z!7Z^=}( z->>lXAc8?hj+qZ#-~{C{yl(GC(vz=((3B49sl3|J zLsc$OUK}Q>p6VCj#-d(ty^k3^;Xp$U1snnK~NRl$nEvx~4KC0Qd^w8q(_4MU)=u zhn4_tPWf$a4By{PVhvryg$@J-OJMuaVbpHH}6xK z9g(^~428Ot6@r(rblSs<}c<&(D70f%dGVt^Z$GUhtxEHZ$5M5RH{ z>u@1lP(5r(gf8n$x3SE%9<6rgb@keTiI497r9XA)Nyk6JwkdPkN zBYvyALmD89WxbaYaHA(S5*qxcBim`VeOZGKHps&ML3b##2*4QE`>^Ttu|Vgo%VHVx z<$zx0`FY0<40|4y`JjP2b^Qo4?e^DojoA!LP-HO#5zTqz{aqZ zL)TZ5!}tJNZ0pS7Omn~UH%LyR>^DsVVYyy)v}PN;p5Q{k?B#8F@Zpg39D|Qx6>#(u z4Ncja$Ke3Q-kg`Xv>GM+sj~oQ0z8P`z*M&l%K;`R49wqS?^7d+2ZR)8s!H9Kx=y`^ zxZ{)>l$g3sdC-N%#XZY=aAmx1C=*&O8F7Fw9MiK-r}Z8u(3Y5VY~}&5;Lc8Ot;7Q;pL)yH z2kPMh+dxA&s~hC~dq(kl7qShetZM+`V0}6pl+e&9l|<{-Yxh@IrOf)K%8k`JX&f&U zeA`+G&^N8q2I@Vo03okU9aXQ^3`Ml;8;+77NsRfp67^>VlDKGv2FrJ)*T<*Kq~Mja~VJ z-@vCS+yM?C7^OJ`j1da(vaU0VFSI)B7-2FO4ZsY9WrG(s}4#5(jZVQu219cfLDfLmnTGLbwJG43650=N6YL@~BTMt_=sawKBt?%;B zehs&dLG9>MmDC5P(>7dR&z=SB%UOEU$UCPMF!&L+?WQ_rNj>e0$i{O@j zktLK^oRU`m4Y;;1&#z-+RQVxibi8l^9SaLu+|WySwsi>(t%SPNw}@R9T*G?!EEdo{ zs*i@;`M|g9dKW|Fqi56$NCfL!xQIz(D0;n~TD90gDrjwsOcn6AJX9<9AvlXqZt?DC z70OZ;;+2CA9kx4El#y^%0PYqM`VN~jwrZt_%%SFldKn>Q+G&dEs}JZt;K%c(9OPUr zL{OPQ5MN^hAr;}~!Zy3gnFTr+&|Vrp%pgUsxk%}$RD?`v+_zH0xnxk2Sp%F!U>r{NkC61&S@jFr0q4X^ks^E0{-IDS_wQ9@-L>e1;{~+c zYVufrqv~tt+NWQg*5|MVz{D>L9og06H4i~4L%v;OUjD4ohWgs4^OvO*3yxpz4h=u? z&8;tifME!sL_K~TR3^;aW_m?g(43`F-7|%`m@b%AtvvL=9&{MxpbIPkwIIM?PIMTR zPl5B%YTF99DgEP2VWt{tG^7zptj$(m(aQLX+?bXXU2&W=nu@S|4Ty+uGd<5SrKI+} z36(OYA>aL{XElc9L~|8$1au({;DYwzeLxnNwv|o{Bkq;PSIEKCp_qHm13OR)BufFw z^q&Q|7A09weTHeDze$;w5OIVO|Fia_MqW|YY_lELpT_k8H=sQLKQzE@s8-FbiZ5Yu z7fq>2;vg<5_TAgwE<)8F%-kA8069geVkLq6gSycKU!=(}z~l)yM_auEk9JUFpMR@6 z^o(|`9WI)Ie5@dosnuMWqUD%EDwfC*Y}-_8p*pQ@fu?t@5opz#>BG3i4tZs$6AarH zkwp^{0|jbPg#H6Yv=v+qRX4&<0;2(ir79lR-FwDv2VM&vOIjBhU4abZ^C=!yln4ly*bD^rmMN)IL}#tb zB_4Hssi+zP$WF-z1#H0Z7JHHA1B`XA{=rr>9_y#tim$zz0031>uhVRd9=L?H74vb3 zcj;~dD{orQ>eh*y41xa@>t+?Csu9q4uCb3m=>j`sTAP7*2F)AOlL);=upqhs_lF0h z6yc7~ix9mmp$0(=aI=+H3ecn2>)b$Hr%Omf!$HttQ7V!$W(h2Y?mQGg30U@V#dR%4B!^^b@Pc*_?^`AeS4q*z>SG@?gv=&JRccd5s_Qe{_prTKMZB;B-aQwo80B-I+J#d1Yg+<1) zmMa1wbhUMOZ+TrGz(ba*ac1ykTZ^nM!Y4*T#&uFpVdHB1u=TfCGAM={2Q zQs$a{(2HbDxKAMqjy5q8LU6TihRm519$>@DfH4A>I5d9EEt!!!4PTu`7eRBOVH=1$ zb6C|QoI&VX{O$dS6a<8`Jq zW{a&OcIM2iPNBBSD2V4mz#cW60@^Rubu?_wv9SPR8ri&7i$Dv&{1jFo1>g^yX0)N; zNSce~#yp?$Ztv;?e~F2?u9ntzwKiCYF;K!I;_bZ^kGkd!%`wtLw5+3xrr}Dx;Obzk z7+R)HQ@I7|^UeY62Y@kfQpbl?oIA;JAx+zRo#uWVJ1Iyh_PRs;0bSe6Igl#_Sol{y zxeHWRZ1qYu(RxF(87DE^E}_hfZz)g$f4x|Qv|^;qAYj@fCbTr9aOEg%NUga%R1<7c zsYpqTQ01d=;&pPs@vQ!UC?3ru5M|-^ANuggN;2& z0Z&*@xrKfZXuv7t_1IrDw*~IM0~bf?fvE75VV**`b({IF0@8qD5169uG{e|Xh_N3H zyLI1PG__R89Mt=eK*4lI@=RB4nclR-fl$->`eJaK$IY*K^Q8tVupRNVoVj88GI!n# z{D^1+SHJZ%EFf()z@CfXDcA6^c49jLwz+P}t-M=z=w3YweS6-qb|f%8qBRG|9#r_G zk<~wqxxk86X2`=X5;q*5)oV3B5R&GiN#VtMED@0Uf=S^XX5GxQ79Dy2hHx@rVpxcQ zqIrP%d6t;gx$n%C206?xBqt__T;^YV=0-G3gz;~Kb2 zESOMwViHpd_5l9Jb%5O)5fe0;gZ-}Vj@4-lzrZ&h+S_C0j8PAELhF+o>xLWY5lmg2 zS*o93sr{t}%&qYm2saLLY4dsRFv)Pf?TE!JVh&(wft2&(AJo;S*Cw2LfdN9#fPIND zUiG9J5A&EBnCv#v2lGcFWlC7IVAH+dzqDd$w&tF8kl@#9y29zqh}CtP>Ek$$xRsYmOUHEk3j zmV|Zb5F;1;*cuqzm?l~)yQ~EYld-g79Vj8o8IOn&Peq2?hA)8)tKk6>qRuI)_KE*; z4aSS`7Wyl zM&P(5Qhbt!;cg0JWE6CLc(i=1MZyIrqJ82MZ&N2!=fy3)`M~LET?d-rdped47dNM! z@Z0bin!(YgE_4^eSjA&0tDVhpyy)p=a3E;oP+JEBU^~p#1%KW&axt#-eC&!>eqlEd zJ)FwLju2~I%GTr13eomAABZm$nv0-fNGcYZ5M}`Y)~+&PgtLfEB`fYofTrI;T9oNtq06eTps6DA8PYjyiN6H+~|Q^ zD67D?WvH}A7t*ge8GUer))f+-F$O|iz-hrVhMH=Mpro)!IoF2;q?HdE{fJHCdy;|E zDecv+aFQ6nIN4GcQUzdLP=%rBfr`hxp(^?>4Xd z{>)a9x!_ImjUr_-PkQM?lg07A!Eh=c6*=t+@!K7}64{7{hB44Ppm1nn26*SlDv&LC z7;2A!)i7oB*7aM-0ychcgH|$ey-OO=tbPoI=%vAsbuVB6)<%CDP$3L~twS}64|l&D zko&r4s)r>#W*%kdj6pfZx;Mdiin6&C2e7&OLLl7iBolsv~`&W@!4{cHQ-6M#` zB0c7*L{MX}N$3RSpaKFfqvhcTEIj29?$tCS*nB@zR?yI=90d)5M1Md|9A2SE@XS$^ zyHxZ)FlME_*K;eBmS6YroPAp4^;5qqz?=X+^Z=+x{*^zxiWrTsGJTv8E~h08NsaFy zM+@atxJ?p9PYUEF|jH-Sz5tW`U;r=mI^yJlWsgH9Ret zJu-cBbBUlFU%4|3Ws&C9Q>A>sGt=JCct%bQ_P;>C&UAZnI=#tP0Y8AIlAki~S?OBg z-Et+fMkiKjdT1iMNntz=^X)}}e6im4sqQKm1I5EbpX!>%;p1IrOH<~4FhlMJmcZT_ zyj{SCU&R*xJY@85jqq(KnSVqTy&w zF)h*MMW}vs_){5v(XWnkWSEgT{VrMc`Cb41EkJFQT?yMAW~90T%w^4%6x@*URy%=v z042VHY%}UxEdv61TEa^=^acA8BSu;;n=1tPN#64ope}=35FtLLJ$=EcK517^pE}Jo zfz_nyWma~B@4@j)Fm%vYilL)t&w|$os7++g^3bC24Hy=~dk}5VkhUe{ywycgw_4x3kO$fRyruf`^KV_F3RUrKuH)*w zOCJX|BPMc)lZvHl?CUpZfOIJK4tpg5bx)LEC@$}g#}oktUC_ijydT1I~toYbQVrqS2R;60k337Vjf(0z?Q1!d2(~)+Z$-6Pu z83bRV??6pj0kq4oj9b7Ztjc&7ipHRtfk6@9M9T(q9wxnf-?_BN8>0NlOsRa2M=g*~ zfSQ!Yy?tX0bQcHg#uc9O7WgPOg0dfN=I=nm(lQNo0l1J0vG<{WwM5WW61c_Idljsu z#m`b**gCQ0NCyO=pb7j#U!^?2fzaaxvO;AwBk4GUGKbS*0U&GFSCz1SP1RxW*P~i2%5hVuf1^|^*m>Fv!RSK92M1$N}qV?KT@=mgf@4DD&*ExQb}mt7lxpf zf}#YQ2&Uj!tOP)^0E1a{&a+%U(vSTDP%fvK>JN>Ej#=|7{Mn2s&vPoUI?f@wN;rHi z;@D3eWF=aHazR%4?SCJOu(@KZfqo9HV$Q?X2@Z}Mb4MJk=gM7TI<5zr*h#N)TESJY z<|yumYWSyEHgeo1i~H-OKMK|(No75RmIpQQoEEgZ3)~Lr{eaVVo zT_Rx2kNv?*urhH8b@fPl^Xkg9#vAM*OaWH-vMc5q_JuKc`GuCU4EUX3ds$kx0Zk3+ z3qaQoBK&LGQ2PbgGT8VURaid0u;nliFLi9!b(Jw#@P{1^vmwGh5xcVE-ck8Ch@-j| zA%=LWCt5((qs9O4BgB3rVs!am3ts)7gok|(0sG;Tcz3h{-hg3Ui&OLdFSh*-L9NDm zy0MNNyfzdI7EIC&6dk8CwO|l$*Wvr3T?GQN&yGX_te)0C1m>saNvd@`3u?iPdV-RS zQN5<#!Cq7*H~7-+fW#mJ%G(gY`~X^k{}iU>Mq{26H~THIOt*?VY5J_VgowQK3LV^> znZSAe(U4H*{9iwmO#k@DC#J8DUkn3Kq=5>Jszf4dkZ;&CwvP5HD+~WB$jC+KXm;L= zW{B6%K;ZE#BjG_)uhZ+ZZGooInv2MMtJfTc*@i;IR*$G$w)I`ikhXq_l?};?p3gr- ztyHf-EdxFlAU1=$3xe&!y5k3Vojr6pashK;n_>l|1A*cPL%1xEM=Mz} zn_~fsOqI7^(c(3&W!YFVe&cy;0j9=w!0l&jJ-g?G^ZfxM~3KX$* z1@R9cpAoDmt}Sb7-GH*lgiouam)&p+3$P;K}*oB+2VH2@6l zP+~#rKz_4PB0KdIcDNkrN3@b%DHYO-dc&GVx9|Kq97UtH1SMSh; z=q4xAL2`raHDFFrZez)E3Rp;bIJbiuhrdR0;E+AS)@7ROwqY|vE7^v>#&N5efJUfU zxP+J7;<Xg**ojAme& zG>4iqoR*Mxu0bw3`rffXv&p*CXrszQjXM%EvKkJ0tiT;Nr@!GzC{9Mbt=^FO~s{tzqdw9ABIv!bT@+ zzydJ}Z}0%KZ_#n~W1koeVDh1GSP-^>sI1Y^c@1VABykBLY8HI-4s;$2w@o_>iwe|@r)lqO;P5i%5{eRkq?Bp}>L zT?pC;UrUfVM{EI3fP9cL*pdMu+S!>Xj}?yZ z2Z{pK5h|XD-^jW>155h1hVO6TZkDUV&>tlh2uJlA(v{v=M}G!vnKpq%fQC!l^)!Yd z(A+kNm8-KTi*#UXfN=Pz6pjO~g-7kaWYpH@nV~MQ$?NqEGd|9px}@j%8a3-MZ!CKm z)&6`h#=D{Q#(i|k-{iGI4^rfG=!jiEE+eS-j)E0E_|y@nCEG5k$Y_6lmXN zv}V0gCx%GXG8G1JOl52XutC7SLJGzDJn04aM5WUaFptS9bM++O;A?y^gIq>L8|D5M zUSXOkU?jUCy{@^rb-T)5qY=yOlmUnzx(QwdN^%F)U=)Uu4$TPuA2vOE-+^U1ldCLY~>zNiM*`ykQRtv6u-e`fz;hl4f`F>$n=a zvL49xc|}3TYpOw)f#s#v!!GGD9qT5V$Lxe!-yj57Kro5=YMk~EAa^k}6u6EKa--$r zU?A8KU^LRJksgLq)`8wJ$B7%C81rdBt~W_s2ZW1@lQoDT*i1d-8Qn%x07C`cilP`r zY8G+<=QiaQl3nG=1`*&<13gFkOtY-#h)($^ZWk`~7&0KwW#Obv7#4b_)a~GMCeeUwG^Ub+l2CKn1U|7&0Ul8v(h%rYG z0Wid-k7WioML9LC5F#X*Yh-mv(AjZs9XThtZ-O&o$hf}6i?33Nqb9XrQFCXE zAVKEAMAEDc-7L%x(1(n`^}Lvz*bonG{^qza3yZ|+Y=4BDY-zbCE!v@{9w#Mh5wv#l zRE-SEk;VBwy`ghz4bD@fbVAA#ifF1y@)B(riA>Q6Iyjx=9xw3iloxiAU3{5sV~g1^ zC{m=>-00dxrix=S``cmy&##}myU6!`jaKCjKDfzgnHP|Go4zJ5(2LtpKsQGdQ@4y| z4nfXu7JXBNUV8ThuV7}bio|0%V3Vw;@L{salMhX?VI&!^buA#aGd;!4A(0#QPW`w4 zde0kj1PM6`*5Lw)Wd_DldF*)%IIPL-G_;0=S z;9_>*s)7WN+-JIJAqP7-;anzHtx{4VlRy2%MFN|9KDkT|kIdX0(BJP&>PIu~^jT}@ zuUTr+`O4|)aQ3R@oS5QgX>j*R$pgNvA1?&HS|4w?gcwO>yKmq;(O@5OttKaO#hb1HV_ZgNB ztGl;nz~V`MzWD6!Bn2dxt`=^mE1B*||Jzy7^%tn%!S_8Hd1v{PL*qb1j`F)|$QX_W zoGp&s@`xD&vWMHq+%t1v<$*P8gl&(98GDLs8)6*e)6(rO#tK z6=b!8xR;6xyn>soO!scb+I1zvoD`kn3=P{wS9Vv(yBTcdEkM@B4Xf_kES=w;_IQi1K~+GqJ?|^3~mieSN_1(kNgBqRXLgi)pq?kTSXQA^G@)aEVfciSJ`%+mUM$5Zj0QWXshgJ)}hDQ zVI%n%W0#mLWYBVCk*5{ZmDp$OIm5!s4Cqsy4o~i6d0^=k`EIs-w^jaDHoMQGm%WwU zB726Z4gj{eiM3b&o62o&-BIzAL$vuF07q5a0~!HjE2#tPv53AE6_b`pG@lIQee(zb z)129%={=+tHb>Y^MZil72xPs=u$m)NHlnLO$3Z@RCu04kvjqlSW;+0!EMY^Zd-nl1 zH0Y~axK6kV07Hclj6jv+N>%)p;#mzzmF5k<{JCNqKti#H^Xl;XvyeSrP-drgaIOztd`Scx_Sz73wnJ!gu`yqwxgtwY}w*{)|v`CA~v z8Ohx_D@`W(a%Q|h-jF)rvO$SxwBhmHfq_A-u#XIF&w%ijv67c4_I-2**pMz}BHlO$ z?px|WCM@Nu#8z#oq*;VK0;NfhB5+e7C=SX-WRY-f!UrZE7C=VCrdOE;B1g2FnN8$! zqMLZk$j&oI?0JgqYb%F=e0Vp%a~29;>E^qoN{h7?-OT8bpcm`S9_R=i zq4W%`+%U!q`cSe`et)tRDz2SBogg1OB5vMXorjgER|pBw_?qh!)J-(_3y9J8Dd?az)^c0_g0qC zlV8bP=PqNb-ElZ?#1W_gW0pB3cNs{t-^}#AD7d@mfiLG+uX-h+s5XHOIpP*rl1$=| z1c}<_ydss7uN^K2u%=emH6i&I{~|Wq56MA`2t`lfMPzoxXcOw|eOADrK1W)fv^zU3 zsOXKL*GaW!xiRN)*Ff0i5~aNzVJ*nEVe5htnWZ}5%=k#gqUNoKk@--kAH`Xa2`i7? zSM8F$=%rr56-&>5H-Gc6ruZoB6k%}eB;I1V z0E(t-!D^f$fh#^R?a+YAjfa9B!5oJb-Qv`NCedfWcu^lKoIo9c@4yPeG1~fhl{+== zf9tpYC%%Z(x9R~1{mrM=TdYq&9j;kAtq*?SNkwY>h{vD(@mqjt_rTLTcq>3xz#07j zMS|pwYbd!ZBNug(+AW$uTuMMXWudS`AqA-$lKtMau3>{*5VNd6XU4G1IeO<)+zpL@ zYctG9#Q=`6c_QmIOhLyzF9zs!ocAEB!JxM)QYQt;#cX|MnbyNIVm(XkF{q+j8uTcu z&zoQd8PvJ!_)h>SKs-q-eR3LTN8k_2Sfvw~S)JV2(-9E|*3XkjNr3P&YLP}U9p6W@ zXc$n=Vv3&37qwZ#*-5lI$MTD=iE)ey8-}&x_sPC-PSz=7=?z$&n(t&|nseT<{QA?D)<=<5s@>Fb z(((@Bc}q#|t*oF}op!DVlf zzQjZ#yciUChhd$nk>=~xSl}S|r$DS8z`<>n4Vq3$w>`ue&^#;j`jchQ)#!N`r3Zo@ zgzI6c;Wl(LgLbb_*%zjwwjRKj+?)-KnMT{3&{jDIkdOnC2l z)5x;Z|B?y#UZ>#h^&;m@G`kKTi|e%q{wRCI@*LRuT&GqyHA|+DqX9>nsL*io+A{#JqJZ1;7OyvI0Wdh{Z-4S9 z5EL;Q_-u}R$Qo@Nk)!OG8Ndpqv-&L4C88aznJO;8A0{U=BI#UQUZvY)qO&cmgr&TGpfN6ASqIb+qkM4EiozAhYtgc69$=g_U!nCW zVJ(U~yjAEU^m)rD&hU%YG^zQ_0lv-uh>@wYHT1D*O z{bLA)u`&z2RuRb;2yE&SJ(fxkej&OHR#+e9>~j_m?%!6TKyaK-Eh7Y#lk?)iy*{Eh zrIA7lEayny^FnWgPZ#rnp$#}IEIl5k`p;T>oi9GE1N*@`68Tu*V3;+4dx;3EN?pgC z0eYl>3DK+td=;nz#w7yGY_oX>NH1`R(1-(!FHs-(qaF60W=JAbvSvb^`rOvB35|xp zNHBW>#QJEB6#;|;x#FGChW6lx3YW+1j9F8iOLI(>yd3#dv9&=4I|D91U?{ zY@N)BHzcqXUJDUPN}`ax1zbK9#J*9nsiqN@f^1G2T46=D-d7EUy$%EgYL^PwT%v%P z+9R;kgki7XO`!EPK+}tKfdxAPiBI_~;Nx(#H4mEsO)D?w030r(o(--qniSVXJ*F*% z=nG7rU9Vja$cnmHfq+rka=O}&x4uPKP%&l4I&r($JQEm{_=8x%pdjUpx;F;TfF2;WV-9JVF@nqukXsP&O~mRt+&6G! zxPUP=8|U+1(D~NHNYkr zFs*6S)i}c?XL=uG!qOnLNQ$TfnuFlwUO-%zgfd9{yN#O|K2}39A7EVdWIsqyafcZ^ z`vf<>c`$^fIQ2Li~+vWQ+l>WO#$?7f*^6b)ip+;UjwC#FE~kOC}S1i zKQpxDx*@)sM;y%@^zJ?h(LhVE`3HfG79pNU#n^&E+oi8DA%v#65R3quPCc^$VMje0FevXjV>ERTsMZP zuZ^M?G&j)2TCZ#Dq&Sn-RRx#{&j$=r>hcBW2y@#%V{~&}yZIZyU!fNW7l?0>x*@s@ zLQZ0E69mE~lGngZ@|c0zRVt&*60M;P%&@6J(9fC~Xgz6oO&7bdm`TgYt~1Cf%sAG= zi9)-9KLfga1gN5Lna)s7h$|K%jhwskKcSJ2S0e_G*#%0fG=4+SlQ4&Y^J5yq$s@Fy z=BkYRb?kBsbTf3k7B6riyRaRK%F6T9Go*&T(dz4FQ=Aj=$iPD6XdRyJMl~stuu{!6 z3f_!jalt}V|GBibfWO(c_y)&LMs0cZ&L^?lRDx7{1BPhe8uRgzrDzTv{WnBU)q(~H zFHIwWUl?rfV9g0w6g`EGVQNN~?2yC;y-zWy78ti8)(FQl2+cuYT&kn9cGKHvFV9^f zn2oMZAxE&J=CI{7=o1;oIKrX;b3?KIMZ=pKY2PwH<@~!-jraaa;t6_>%ofSE>)o_`6YP&2cyVat-!evd}!1#30_@Az`=4r51`^&bm4 z&wGh&<1`bn#!%S#+8Db^b6eTAj5|K>o^)m|h70_6GQX2a<}W%$=e`AT5Xw$iG*i2i zqR3r#l@oTLxRt$YYK81(siLkUUHHbovO9`Y{(Fm3%}?GtF;|0>h)Q)jpQfk z*jTc?2z@X2r`GP$-_m*KSn3F)cg-)9?$-UCW+&z(=XE|+h!%G5V0SW8rpO+CEAI6! zQp`9^SeYqKNNKmTC1?~gyU1q7YP`k@rNn$O>rC;JJo7B$_G{r3pPGJa8d*@RMzxrb zC#{L65CRzh|3DyQHG_2ZFD3)ztiQW#9S9U{GWhzI0EXlx02=5Utn67Bm%%pvMnJy; zMJHup7tBKc>8o-FI4Pbotyl0Hjr5DsUL?;CF9k#W55dy(mANU@6T`9ca{$Z~MvI^A zy$MLc@ZOG0+cplG<%P^j5xmT2SRTa8Uk9N3<{x$b2CuH<)ep}WHWz#A)%oNZ>(a86 z0Kx7BiRp}0oyh>#JRaQrYe|HzvdO{slI_)_y6P#>Ewem~B{B&|EA-{53qLkij^|Yd1R=ctVy45=LegK*M?|o1D(sDJQT_#7^ zx8K=@bW@3+bST-!0m~M)<7nv&p)7s!3k>kM@!y5mcbQdx2^UJ;`+LtjHTn1= z&yTGiQgHB#_Z7Am^3~ai2T1zvcY#$l3>`5#aX>u9B@z9>z zQQyu6oG#vVmSZ4KqD!jNpMRMZk1U`1D`3w@0+vx+RRC=YS?t>U^AFZLBmiZ^9q&#e zYaxa)kk$g7t^TTs+LvGMU&gprzmQzTK+Yhs`k_M!I7lhrPXp1j$$1=upj?dR`!d@L z=#H5Ko_p`7Cn5ymf?%2&`8_~Q4_7BL5c*Es6f%7g@al$M5vn_?zyC2WG!FU8yWLI3 z0Dsym8OsD1_$*R5(6rlbq3LId*v>(1 zbr3yA)`6;*zJ^GIIZf9rmGK^A(Q!nX}+5^t-&h6APrt5E5#S@ z8w0F&XrvE(;e%Ni~&EoZ?%v{)uQN6oIyKl}v+){^E+oqLeiu1Vhm;JgVKt5LmGfTdZ!4^Uz{Inolk z+mf(Q{;rV56_?mn3#jsp*PhWMp#R8D#*SI$UEuhEQVZ7w(yCcy#@pZ)*!MY0>N7)w z8j_mjR3U|L+#iPW3=4xQn6YV~UQ;i zfR{q$lU zk3g#Z?#b)>s#UxCFp};?FCxhhz*HvNGLVF1KU#G!bw|43Iokt`*Gw*FQYe8jE&%c*Azi)o|{Rvtgc@I{w;A*FZ)Oj;QKE{;#0>I|a z<^ls~JSrJ@xO|>p@T-$aMu*?Cg*r0X2#5Uf+rYK~DY5JA^>9DUIIr;(zpwiEN9IS+ZC`YJz0=={? z*kd46yix?{tw9O^_i`}5m1Yd{5ix#api8`(Z|4=hM5AnIXiHFj4L=)Xi1kTI=N{lL zh^yW-*fPW&DLR06ftRDw4QgGL5WJxv-s@;~0j{zgM-ao9HAaK1fzz3PyQx3@W5cWO z_@#eg`GSsC`GP6__t#!LTKtoLnze3{v9>rPc5#7~c9>6#R%MezideVBFS!7d# z`Zx&fd9<)q*9KFE5I z2_$}z zWN@>PuY|!O>*;u=XmxXsuXx)1D%ovtw@P#<6O^J|puqP9+d|&}FWh@F?_p}Vd zzNsPYkImMl<6?U-x>kmi^?c>)N3@hEp_}x;92f(q#F6cgfMeLu!6;4C5aE>o{{o$) z&B3UgVG=EMHb6y#kp_5T8(Vcxb~^!hcMtL&iaNH%2r;wA_{?s>?7-+TwXM0*T|syO z_Tk=`-*>+!28&`)_ly3k$WLVmAlJ@pTTWUx5Z*ZV;1OA3Kmd3!o0w*sx8JfxauI1S z`f(MFZ28wWWUnOyiy{qoUOFrsn;cjWo#eb)Ww_sD>&}e#AW5Bc5M$@O!Mw3$GSjxV z8nRaqm(_bGlLHH8@QU7yyyvf&8%QdodFhx)YnrFa?7dnqUS!T zX8^VQWyrz?va`v;L!Bs=5&;#7ESmmg>i8F87#pD114b|#@NnL|lfDs>^IiU8gpCmi zR{Xmy{}@1LCZ{<%LiT@fo)>40_p&zR)sCutM#{9<@K>@?rUDb0)BlG5#W0s^lkz? zF_;P0t%J@C0-RHa`2|OgWk4r>J|m~E3Yb_$7e=XchZ- zv3DyQXatRQ1%bB>K!X|TCmf0F;2G>Qkmg>X=Vw-ck(Hdr{Q;RLe0GI_lg!tMRc!pS z_|ktH3>e1YoZJ7p88%?c%~t#8Q_h88w>3N8@$rK5iwyO@Ye8b&+9KCe;|>=rl%l>(5Zqvtu8ElfhALa?X0Rc)Q)E(ja@|_< z2ZC=}B7cU%5G~c)j+)MM8D1dhRo_YTUf#6;xb2np#2H`;0q^U3DKQ_!oiUm!^;$bh zoEICl2Ip6{e?$Wp7(f|!L6+03S9V+R0@-WTNPV7LGNLnjo*20sqdw%B(h>&JkZ9c2 zadgBRM$-TaOo7JY=crUMBLTthkHO0UGzeq6)(|X=n-{)%YZ0}Q<_j|ek zt5MrnVoU6i_voXbiM#!=y+8y5{}^i^B^F+;0s+_KvB6M5Yt|`)H=F=V1j0L+jw}m& znFedU0}PHHBRXad7=1>NiU5?LktwX;j5`XwLBc_-Ja%Yuq%N@EvWQ0UC|+G?KtdG` z>S*cLBY3-SpMD!q=JO79-v+IP1^{8=et$c4NI-&wF0sVJJ*4@84Q6}ueBSLxct5k^ zAW_&xo!2A)EF_FH&--=Up&KFpm)cgc?Q6ttbF^*>M7`&zs~QPO5)A)aqj%mTW4QD6xafgu@jxWlrn!;1p)`Ps0U( z7RRU28~PlNG^ZG!-oRoTU<1-~V50)2Gtzvw*+XFG_<-ts)FRNjz#+UFcd9XwLhl7Wn{Nf67{9Sz=ej?y@CJmgYy7LUki zuo@*i&+qTn;ramQ0D}O}fTWR~Xb0-3)tM2XL0S&XVmhBNJ9S5aew}S~gN%X)32d=y znOf&r;^}oxFp^H@TOYY(!_jzz%wtW{;Kzup9>-;#lB{^7vN!^77jsDX;hOrKfMY@J zWWoAph9a%xLjr}(K~~03F{t1@$Lu1gwOn%((qL#JjdipE3pB(WWX*-#pw*5hzWAwj z#pvV`mATiLMp5b6fuj=+9Tz!Z(b>RcXLZ))wGr2FLt>PnV%8;Cs~T`*Z31Xw@ahMV zMwV|IlgP;iI|=G1&+>~L0DwhGU=i8Kz7J%+4oy4{UC6K!aFH|uqYf89n`?b?$~I^x zH+me?TEkY}Q$loo0tr)XB&MxH9fpKER(u`|)w;nED-qQqTZiThzov@!=2CWncmhAt zj1fqV&PS*Sdcif4`#ot;G0H`~&(lG)9}AaLv{o$Pri9Q~)0n#Q>77W=2r@oFOhdbp zO(c&&@&vQJj(w16vI&2$jyu(sfj!p|F%k4wj?LlTDA`2SEzuaa@R{m%tq-HMKyqQV zm^`m2zjK_w>II5|#NsM^FTR360&H$@wrEQpd+@GHZx6d=P_SrK3$Sko8dg*rcZ@9@ zYFZ2q6`|_2AOiCVD`tt@G-tXPZ73Oo(1EUhqnxdI8j^f4kha>7QnVaCDx4l`01$>c z?5rBa;?M|)FbXJE-pPu>kIO*kSdks+5BOKV{7Fn$;;4vLEIwSj5OsRUPHDx^%Xp+7 zVBJH3hCCpFkBnqyWUL_s0G_*-Q2fV4GDg&d7U`=DB zB+?5k9#GO>av~=I^#W6NjIHs{9xWFF6y7plo3buguUWke1JsC0 zYl@B0J!8f97U(wCxxjbu$T(m)4$40vr!{=7rSx;SF=`L|2Q%Tyks3D{P)nLb$*bQstw6x zAX!MhL5iZ-(~+g`&F5;3CV7JX98LFH<&E103LSTaXYz&aXh*7H90-Ech_m-st&Q}# z0`Dt21N^D9^K7xZ`9hlZpG>8O@95cjtT+2nl#HRWD|425z3_S$=Twkg=E6`SoZp=| z!zQ_Rfft#)iPnpBccaFB5}ur9mjh!vWyNFsp39;rc2%!S_x}?6 zNo0*a15l+IEA6$~J1+(Fq(J0k05DjuBX$6P)Jq50bS^#ReB~R}oVC~bx!eX|xuO1_ z1KNCV{{SBgPA$L$SM>{OK@-q3&7#gh!I}th=3$=yX31$jmIJouG+)mlgg-zuuR7*? z81+ALgY#fPb#P+>1mQhTv1|Vj38?OvL{sQ3YyH5jgs!segh@R<5|9=RveJow|b_(nFI#vfyXO632-lN4q z`56GoR%&8}&s-cQXNw!oA^&wMN5;2#NbTSEH86H_@>@crGb4N#Qsxg?XbcJGMal%+LA%dB692zpd%$AY)L1w6A1N zWzNzs0oerA*!so++OslY)c-#IT&lumIDE4GRjTnOb94U5*`Q?RtzZCIOP=%)XyS?p z2iu$0-oImjiUFBQ;J4IPCGfxQ5|VHlQbnDTH@r)KT`Ht|!o#j!AO5Y+J9FglEZDd+ z#NG-prXKaK+V=B jiI_e%K@E0{RN7qWTh6igt;AWv}Ah-{k4autcF*w>l&xZ+chhYF)55Q|> zEeN*GEA%RAGO>rs+ELDZX%q4ROsO$imXv5rkEq2w@h>&@_(*UHEYHp19$at=qw(zn zjTjKj%01=?dy(@>Iq^7eNqi)n;-y}In9k7t&2a>R)67j2-KdDrE_LVIY%Y8hhM%l& zT0MCOxu{)t@*TgZ{i)IlOURQR`V*tW#nxF0uJR1Jl9-9ti?{Kd0oG|yDRgMAZoMu_ zd>feC=N@`^8<|ZbqY@w<1?mf^J%uo&=P+Z|HTd=MR9>IwN3F<1qp3@c!BHe1;W46* zgP8l9$WFuMS#uP$a1Ag$QrrcGy7N+8gL$Saj?W+I5-kbnn+|;-BbyS+8|wZb&uq|3>j5Vd3vzSP<-gTd_D-9;K3syv zresYQVJqOFTf}II`R9IPKfrM1upm;|q2Qw_oxhvMZ1@-2SQ;GmL?Uv~3NlNayBC5d z-{i27sC`_uXS#A!+r<)@I6|#t?xGrK`j@~x=mr&65_&(gKAuGvP@`98$pboU9v$nz z9U{P^H0gP6#(zQY4Gr0P$Sq7-?nNRr^Z~zhKYT7heNPNFUVC7#O#L(9_xi8>Yr^ko zZ{17$T>`;9Fy3_UKqpZ2p_n>@Akx3b0}8Wt*)G_v52178h2>x>Hx~?>J`X2DEA*<1 zB^67(;+FC{WDXnx{f^HJg$LaI=ODXbf`pfj!Wj*M1=0L1#x#i{dJv@0%{aY0kI+TV zJ^u~?c%i#l&}XSK;tdQ%TlPMkP+FIJZyos8s}X0uT#pT2c={I0mXV1^_fE2jQe#KB zML;{VbrLSan<0Mj!u|jN+9|!T23`uT(oFasc7_ySF*vky#5mTAl}N1lII=LbgIruH z>8O>~7D!cOpbv;;P6F~64fu2Tm=G@RHUumnx95gA#BR?k8-J_~SdUo44V_>Ym`Yos znt=eXJ$$~ycZ}fcVi~@-HN=yWGv0VJTE%!utLbe0K{JZC_1<}CA^$iTm}gKWgz*0{ zZoQydHQIkGKTAB8FN&+4iVk|riE3`%t2O-?9dhB)I)5&(9c}?I2D??Q8#=Y|Den6n zW`6g1EXyxgK$~aSJj!;o&tLiKrjha01cE;d_7ThjMNp19ZdIy)w}T*dSSdRQ{VlU9 z*?%(67LORm!6I_|G^li@%FSlXdB}uLj*clc=V<_y;XnyRhzcL5*q|Uw37rgH`X&7s z|6pQ9;bmzEF%pK2JIsoxhXq^yoG~jWR}I<`Kz8`sfAAasQW>G`)o?T*uK{372}1K3I` zV8F=le)*6ap4G!GUi_<~jG+S=OmtG+Qj11ypDy=4pP9h-(O$Ql@u!D;CML zU8O=3N9dD8tAQe0c51b!y4}b-H}QChi!H|ZA~?%p!QlBt1`RYpj_Yx3zxp{D<=on*8GZZS zxR=JtHm@&rBm+6@PCZW@p?z5Su37>NI9v$Oj1co%<&iWdn@0FHcXv1lwf~sr7x`Vk z^ZvNX#kjpDXXqBmTByv6KDiAg9OX|z_rwP$(Z1+=)NFRtG`Oo3hq0rj<1O1wrAiJ6 zaH0>>+7yM637{y*mN2-QkC;F{v5l)P?B&8k$Y0&&*qr2y%cjaxVqYHgwm`m?;m0D8 zgN&+~OgqzNs7Q$nfb|O=f68=ee~aDx=zqM$$V40imj+=4gh}el`YyT_Ai)D7uWo16 zw83{^3kx{%6XKYOG96o=<$%eLQPQXOX&@()pedk}5R1pP&=abepE4sxU|cOK6r|=% z=5e7qM#TtCeG;z9fD7UDW;tdBVhR@m_@)MW*I|2yl`+mHPcU#1p)vsuz>?u^jX7epG<`_@KhD>Mgiz&PpBfd22_wn z#uz{_-xEhzX^HxdcRkHz%jo?|e+Z)ShmO z{2K~0<8jkC%Ae&^h7Tkc99XCS)#t{D-_bOmT0&;+@wl3gV@m|4vE{q7-0pNL@iX-0(KN^PV1-*3 z(kVZC#O$17oJX+ps|7}!t?oz5YqEyO7)_DOT2GaXoyT=CVSk)#ZTspZ+ljp{@aJdC zZ$uW_=2-4KKu?FD0a3x2c3E6%_p}$``1Cnr8Y9GlanO3xX&QNMFJ%#=#j0L$gu2ZU zfV8=N%o@MSC$kYCp5^95OYNy_)Vt!@5N4Hs(>i2ac>7fM&Urc!K90g&A*Kg!-OAAi6kv=9uNtJF1{zSM3K?J!AEh8> zsa&7Vkxuw3&>9y_hAzQ{f<80iLDFFy%Y~L)K=5%;2uvtPF)+d{J_F0JWQ(hCsE7Gu zTniy^G6u)K#W3(8Mah_;rD9|~V_o}m51)ld1df`KwzBuK`V4)Ugw^#{vMp^C)Rf)K zW+Yv;ssX&!72ryO0TN<(^r#1(_6Vx~R_=>&aB*K3i@^N=7LBWDtcx&oU?|`%R{x>_ zh!;b)uJ{)_KpQ;P2{!Z~go}B2xL8%ImrTw2dZPvN0=4NyPY(0yfH$r}PUKnJSEu2I z?t6^D|GlB*ineBB@bh#YOYD#baDmeu8#yfFE-P)+pjGv8q-jw-d$AsRrPv zi=N%x11SxGHFRAKz3Hgq2#pXDw#pH5QXdf*AR$Fr?oc;1^ChQK^<(K|H;I*GGoA7Q|sxWu~!qZ+S6~UG0 zq7f4sEbtx}+H;nAlxNIp+H&JpVQ;kD zgyX4IR)K;2cAu<&zT5E>Bj{tOwRHfJUUNgE9fkSEgybZjZ1(Os?CQ?7aKb1TlTCdc4aPryb4 z?k!pcnAMW^ObEiUqt6iqmd2`0mg5}YH!=HK!Y!~YOZ!Tn_W9p^zqAF72pd>880M++ z+z9IL3~Ogh!;%EETT=()87-2GfU^>6U>34+x3!l=jG+D79kkat1#x?Gz;j`5ceJCX z*Z}gZaY2o13UJsC$9JZAmHHaE=~x|wwRXpcDJGC`C0Qe@Y~rYSZKX9*E1pTsnAZdy+O9AF>{1XHp~4ihT^jdc>9Eu)NgKto<8lSOgFv03+mjsZ#WCtnTDisSfHfkvb0{&CJflN> z0X6{_iWU~|b?Q=u33OjOgf4?;pgyHfhG}wS68Y!m%A1oT27leN(F<(&s|I!SEp_M& zY;+Jd4K;uf>ehr;;~qW9xInNZ-G2)E4YYGa=kd^~pv8N&H5@hfOkfhTjwwZkar zwz|Yt!MC1_2#rJeOJq_QTh6d!45Afnj&K&pAgu~*)a>&n`6GPncZ;fyS~`qNM7@m0 z1(?xMC%0p{S+z@1K+e(t1}aVft6}5_FCHomD^HA2NRf{`+8D?}Rug&~h!$4WFmR6< zlcvu?d+anK!?I9v5JnU=)Ph#RXlT$etejSis~f+4+ZPB~J3C;s9c07CeT2R?Jw@O% z6nTqYXVE`kRBmGQb?h){TU>`>y^FMJYeoM)XSNF5?rvz2Em?)*+3LPUz_X`Kaj@H% zG}R7+>n99VNb1XWPsx?%>WJZU{yeVCh{4V#r(GmKW@H-ZH z;S^hDPm$IGB%8E5W?8HA@>;$1>f&;uN!rS^)tVx^!q_rrEPoF@5Z}e_u`=V=EnU1X)-)6%Av-07SGorgq0?nwW^}?*YMgBHjOt1gyP=cY}-WX5rcJj3f9xHLy_-=7=p z`=5_*wT|lh=Q2Bo&wp(7S^tpa@-et#pGf@gE-*TK5%2B&;A-PV^1641Rafr0!O{ko zx+M8tq+`|d_qjdx>dkMyEc0o$@q`w&{~vIgK`_?W$w0G@-4(tn_K4RBbRE`aHm5hx zF!U21HJ^qAMbAE~^_9{|(pf6CE@V%T)@1@lMC)^aQU_ffFt}kn{gAm0@)yS5p#lKw z=vqH~D)V@$`4Ok5Yr@|;9|hyE{sMT=_mxY}$4_NtF6ZRsqfkAF?m1fc8PqIZ*yc=e zh~T;}@Xh`2OvRO)YNQH&_ z%+q{jwgDYtz7>@^VGEBAu@8oythJc&rsTRyH+z761JT4R9|-T5CB}}uMCv%Sib;Jh z>=vku3-GfqAW#vC!Nyrbh3C>J+vIFm#OBidknn^_0pRKQVte8=h~$H?TEtNT^ZUE0 zF`x40WTb8ARt$pjp{AhVQF=IS0a+D`S)jFUI~ohwNFdLl&lB4E8UvbL8d}e?1BLZa z3lJ8f7}4@fS79&-8^l5VvuNgDKde3?7Wh@b#3h14X?=-e1K0s-F~oQV$X+u)>>)1$ z;e^akDZI*3j@C-8Qc<7|R`g*H2sSw^bRDs;hYAS~IU|Y%41Pk&YPc*~DHpV()@T9_ zW+tSeU}%EatRM%u>8T776NPWay{k5viXTC_lt`PW>DlO@E6;g#6j>n4L)gA7@Ab60 zn2XCM7rjz0RXVs=8f4GI$U_hZ9whZERI^*l;Uj4!3iC9O{aWdn!gFzB@`ErnlxVfI zuwynpKw4F3#Q-1Edk|v%AyYDb2Znl9R$ozwTUiuM?{&&m#PnVzP_JaO-<#bJmh<3f z;uN%h>(NtGl>Qo&_o%wd=>dNo0IiZiY^a1lGrsi*y7rE6%^B>1g3O-3M(IRL-HDgz z2|`E|DkTX4FM!`?J&Tb9Zo03Wz_w?LbM1FJM_3|{)F^FQU7t+%AiBIg%(i0xSRXDJ z8>02U0`jkuk=dtPQY{1Ik#@xHar9ZV0@qe16&S@zF1Y7~6o*C%ByI-IL&ir-A!qdm zoy|NnbOlfC<@gnZ8Jg|}*3@6kHVuNa&W{Sxs><2S(Jik;e_3XgH z8W}`DwjE4uRWCL$!l^#YDNHGt$m}$Vr<)8+;)) z$3locHf*{bpap3I$^E8hXE-=6F!rUu_eQ97GtmUmowU!z=Urv*Yx_@eZSSiEe82zC zK7x^{^>P^Ygh*oNs#*=gtrZ@2U;M5Xc@Q{*4w(jE*}11UBF`h(l6iHuG#7I&Rf4%e zUbSVIwIO1-V6f|!fQa6Qyhf`WXzxA5lzFz~&+WMQ{yCt$)8^;!I zqRRl$s$Q(sN+)>-WHNe9QTm!r$CuwQ0{%CyqI!%4wwUz`;*^z^fxw4#%!5AIc$+J5 zdFzo1zA5mO-oQpMrMlI9*!%GTJsQ_|X54;bxuU;7BSpdO5>s?Uz0ygnS%-EE@NyWxQtB2*|3C8P|6m}iUyb<$6na%R z7k{z7xB*L7yeC)VS#|IH6)oW-k^dCsK7DRg#3K8)ZQVe*|KKLLeD}W)$*3c08<-S`B-K(v^Oq4`ZS2z$s4!X zhWSqd-J5U3^>$AsB~{zmy^X<5}{+RH9U6FpBq%Yni{P zrWUa=VjlRgjuofDMDVaZK50M>)&FsMmV&WkU%vB_{|d`kZIiUUW*;)X$eZp1mu=_~sC0ynuDAUDif|*wAs}Xx=IoO;x7`o4b9lrg zkEi*^uh?3@7_@W!i=$sQs}*NUGC#WbLq2H~{v`dqM5Z%i)ZiJ}1?SKFK^mtXJh!ZF zzRBKq*6gs|CA0Nv3Y%uHRE)PU@rMv!0HM)$;m&c`HvC#yfY_b!zs&iFHwtWZd`#D@ z*L{vrsu0}SC<7+hZbUsc)g5&@B`4TdleYn!*^+!lQ|wyF@9eThM;zd&TiauUeVHWd zisW1J-k=^@^Kn3?R6p%hyec`Ljhtk;V5Xe{Yi@-Ogtb%afa8CF|76qqX4trvkr+U; zU(2Pbbpf0#V@Nkewp}};AJxM&Lm>1R9G_x73H1#Mghgpr6So;*yBIuXMT{a6iv2fJ zH&_5LU@DnJCkZ*uabo!ssvGh=k#DFWV-f0tM$U(ZQxYV?$lION-^KJ@<{9au%i{Dj zpEUQ0Jx*#ev&16PW7T|GFFjuHkOY!}%?%=yBD7-4Qt z01~RIXUQjIvtotcKE~fF1!R zD@(~`i>`5#!4UTNKQ4MLc2#o~UTDm*KF#V|H2fDB$fv%@XY@iAjBRYexzgc58OAs^ zIztWrjG6Ppoy)$;w*&XODk=_jZNY{0k1lxdhVfOqc-#{1bBl)SLbzp%;m6BleAyZ! z-QgE(UaHg((luhxNnio9Y~(C>xu`tRH0FiDEJ59S4Cq1mmMu)TMm@$rsU9rWVDv`O zf$E-fFThZmcc!hgcJSp%Q~U_R;u$?(vd&)N3!TC)Eb_zouiJdy8BLy!OzFni?)Ggg zgRON}XMeZZ@4Q;M(-aov1pR=UbPa8m$?(^4d-+9b(Yo+3nA^?`s?MC4c zbWxVun{EF0>0z6|?OsIew6jU@YUcE1Yy^|7WLeF7i(-m`#K4bl>^yPr~#k zM?D0u@_kqMAt{QZ)&QyU!D21|1)xEZ3~mL-)oH*OD8*kD@F{Z*Kz)>EAvX|%54W^} z5TodO{fLr@$08rkBoy6{c%K@$5m;rJK_9U^I-Pi6r zjnsl$>iY^<4%Dtr!o>l-o3P3DDq-r~Oth=qdJ*#B%CSUM8%Gf1dQG#wSc$U$FdHtR1}tTt#l_Kq};fQQIC=HX~`Fbp9!GW^X&>IVXzu-7+C+< zuo!k^EQ!MT)fQY{1tKC+Zt&(3c;gk}`yq9^Wz7#*OLhzk zxTf;yNG@^}A8(63!6jY9tE3z^(#$h-zm85F)!$6}}wOObD+X7Zdtp@Nt z2|I$Ng}!5GVtlGy;V-K)EqN6XysV2rAsD(v5?%FvuLZ`SB2t&>v;!ihmQ4x|`FHM& z$3(MTHy$Fslz6YIIlHJT52+E0IK`u52A+uI#I%tqj$#R}1p2DQ>$ziq2YFlQ8)>9!aJQb6P;X`F zk`l6qY`6rqmzx8&B0|JcT|W#J7&WX;GT^2$Eo3=C0EV9wND%bs@IayDI_~2W-cFk*iBu55gT)u5;C-l0(^6ba%q54;X|qR^Q#V{ zdV^RkiZ#wPv+7WvlQl6}cA)QC&^50LdyQd_!_;6QZ$=IpOK=2%%oN&#Wn@D^HyhLX zRh$|lE3ae~y@rK=;iC~sA4{TPAw_IVECBYc@wD+A@Moa10Rv6rt9DSN?11l1kjIPw zoVrkxF%1h1jFrBCjX;Ir7A14WvLJ!d%K5}%0f2N9PqrDlXAx~ZCv~GpE#96W~rU* zpVV`OG?`ZDB*4}?)d8UcVXqTA-If4N3vMdokX4BWb0?Ybjn};<$_5;NSjq*9L;{G% zgmsgr;_2MKftHg7gZZIf+ipPd_{)%U$6YP5iHfh%Cfaml*mmJgFb#_Y(e-LZzXx~A zntWE@xbHT_Tv8%|DteYS;GkNR)3McRp;cmQp_&J~o{UwEl%PcB@w-5A_&^gNSmndO z-v>jJn`@AUR@LMvki&AI4NKlfbS;FnEbK0C5r2{|!5VZJ{ky86GrfKGL;Bj{mbJCX zHnG;;>x>bjOJ9psSjLzbBiXhu(|Wf)k%l}7){iu}qfx4jUx8IcAv+IcuX@Xy8N;f40lAwniTvu*Ee)^3DY|8+-;v2~u&}PqSi5RR=n>jy zf6Ef$4NsluvUX;Tth)g~tM6xq*4CcNuq^#?7a{er?#cMmgGTa4_Mm@3UF$@Cq+i!l z>)R*8kCNgJE3zYfwDk|zGt0w^ojWgl7??C4Gp4K;%H?OrzS7?$o6^Q%k}pplCC?T1 zkzKRT+8HBqJlZaWB$pi_%B666U8~b~fQW=ZG=WDz)7ZermjR4$f7=wv=+O-PqIlaB zZJy{dBIm7Wr50&CYP=0YbJBRVxX`|sG&ZsEpHoCEaJ>s z?WBc8Q!<;aRj_P22E04->+t%rN9fr-X2fz185vU8_ey=#dpVQcReLIYrxluK&%id2 zOqLy(9-^7fUEbMCDZcU#Z@+Fo@J%u?hE+5aCyFJ#tt21suE8?HrGUUA#(5KzvUBKQGL8;Thj0kinm9Wkp>^Qg zxFIl92#w5z<=H)8B^r{KEs^yFV_BbOaIn?ar9W)cb^nUkGyDL~9+s~gjH89s4+eCe z!CSL{lNZ1hA8Q{|`Ykwe|x^%Minau!o_l$4ii3P)6c28wijOdr9fwq6s zxNi3W=OsTJFHLTvPh9FRxlkVAM&fH6vFPNP=lVz3-j7fTYIm(Ab*P8@C9#X3KSzey z-di`oTHZuJPG%2&TSsjA(zoxJ;{&2?#j-$xWrTN@;&+?~pZhE*1%toUH3zi3)So)V z2Tz{+nFHwM!PHDwpT$M+KxU)X#L&+(RTfOA^Kj;(z0Az{IAc z4d=?MBFcI~(BhTwT-SUeFz^o_nx4VAhuS?<){W%MJK&b zJ;4!sO>Ls?xes5p8=TW1$90oJLNuK3K2$=CA-S4ej_(k&B*htF2Q6rEw|d;6@!9yf`yE5P_U~jW3qA*q?&dX< zS%n`>6bF6boGDF6Gd%hR3Lf2|%eBMaRkqwa4VpOI zHhS{f4C&sFNOgPB5w6ZIIOqtlvL)1kH}Neu3%5R^qfvkQc|g43I0mz{vj4N;NklFK z=$W7%*1yJ%!Lag;wi963LoGTt#;#{A*#36d!S1^VEe=-V_V7RK|6ejENZ~Q`vki3r zkYm)N5b7yJAmF=;YUFRJEWE`6qsCNIV3(?5tXc5xK?ECZv7TetmhxBD`FpAG@- z_xWa`rqzF)$JF0)5i*bDF8xUmMG7*{FsA22#&DV(ft30ks<~f;hyPz0hOaQ~zyk2F zJ#cc%<2Ih1#3n`Jx`lw^>wpTd3YB6Xf% z--I<4GP(o;yF z?Q4tQ8F_g>^k{X+$`lBuS|Hk(o0$qUT8S+W8$tyKsESoB_H|gzB}5*Yv!HpWY(Ngc zWPK1ns=Ok~U`eQ$mIYAxoY*H^utD))JBV#(Ke%FTpl`$ctsY}3f;T)TS_DuF{f_5p zZj$9L4>z>X8cgAeFPQb@!!7?6(EEQ>UgQSoeUShCjW>_J8$l0(oTUc<`ba?fe}k$3sVzl7kwVXs2) z687FzJ39U8lW*HP-aIW+v+IUHN$;3``E&pN+*RjBa#r#4!QD4f1GM|T)znyTx+`Cp zh~1Xcl>Ikj+U9ilPf~Pa1yoMC^@17>kO>B`ItKG8JUdke$6TmGOPCyo?Z!aSv#~M9 zei_XlUpY`jHC5oVu8sKJ2nOe?t`Y;yChze@6Pw=qnzzYI<+;9mgU#=+91d8Jvrg1Tgoa zk!*~mgKZTr%%8gBY>WSgBtO*&*eqjkZtsLZz=Stt#22&M9G0f;&I{N`1~B?Zy#<}R zcfudk@b5925U^NutYpxKZ@8U5WpKv0Nb9)+UfzW#juO?61MyVXcg7HR#rqN)@v@!e z@D|8i)`)h|pETU!{~a+0K=nLHg(wt#`%t?UOSji;3o(4kB8#1}A|h%TTl|SBYs6Ek zd=YWbU-kfh&ahCx-9>z>riwgMUo@~%6(CvKReRJH{T?g9V}6b8AMimyg`Z`Nb9F=* zE>9XoILY!On1zb!QkJ(bi@8WrouO+%d;)d?3{7bNbV!Za!H63us5K00zKE%b4n~c> zAsf#F^^po%f0PxE8%9`tMhnA)ARg6?;$=gP%~IEh@l)0;^SKhAV<)tZeYWk2JTSPc zjylnTI9AoLmC4rj<*8Kz2zZi)&YM63t-eYv6!6cCjteA2C66Og5gi=7{G-|NPrk|70%w2Cg)k-St}3Z_6+!r2nng4wZEk=N?p*5 z&h1R$Bty$MYSNe!uxx;ryz0E=F=jU=vsE8>C-AAn`IN$y-D)Ia(cqIGx)mX7Es@Y= zaB!r_$Mv*uo`T5+z9DQRI;Gs-N}p+(#{k{sJ@^l*XynOh-R@r?K&1_+Q4q(RY|oGJ zQHFhw53b^p-K@{kRLTFVraobR(gU70Wg5*IZErwl{h(zwO^9kQTl*ZSMQc6;vW=|< zB1dj_`&n8)lBdey3ape?rp5r$z0T7{@-3l#CG%@=vCzR{Di{xmW+Vt9W^~?hC~{}p z&gk_8W08Z?W{0xfc5Kc|W_$ePd8=A!9!6^_E&hO*{Ew>W@^&PX8gM`PDb8h=vT?NFd$$1v=0j(LDRh%@=_~z(9ZzZpjKkV&qH~_$?$|3qi5HeFpL)A=F^T zkE!G8v5Z2`U>vZkm|>MzUYo#xL(xzX;|r*kHGwgMUi;G@$tNqjJdtbQG!vc=ufu=? ztDfjk{i;xv$BVj?1$xrYRFrR^Q%f#Fgx_GcztxCX6>c1MV?cdiD}pH;EPQ!)ERO;_ zkCFoQ+c;)|0L#y0Bfebo_&7NR01Vy|4kQs;HjH+vy$3K&DE_rC-wo&n*gZ^HLRobH z!pE34A)sZYVR%z&U@mJ$oMbV4DFa9bItjSUHqQh2&H;&wX%xc9P&o(7TqFckLgu1~YS)CSo6#mp4V2veqjJ zjg59k?VKABuuljOzU70FE~@xINRi*8=*=1s(CDH*q2+?HCg=}Vbsvu%GyUXE0uwLMStAWL8oB>7H9Lj$n{e zTvXQTNLK}=H3sWKP9|iAxe8{{&~Op=s@WKTsaxgFpCXh%&J9K#3`7vjiM7Zyqo8dJ znjA205J_i>5)&=ZiqULL27=|Jk6(oW9u;5z>8~k?HHU5a99-z*xvn&Mgb-#>J{16< zOyE$dkx$=U<&qB^f%C-ku205n80Ap_#b^!u742r z08lWR4YC-Nt-31EA0=-9$}27!9;_w;EN83)Mw%T{rs<*!7{HV*TD3vl?x#Tr<|r|Q zrI$?uyA&>Dn}$Ro0A~!f+~dgdfF&aXN1eAPP7OFYcs1bM?W;i_swh>8)EOZa<6{V) zbfut0)Vx|ne?`Z@^#4g#hQ>+&ZZ3Wbm!ZR=Y&fpUon$a{VZ4AKw}p4GF(Vs*QA0sH zBjU6OGc$a#a>e5HM;pkKZR24$LuOYd7t4axyyB}|aKu3=jyuz4Rf_?ehJ68LruZ0R z&_;20fYu`dgUHwy8CGra$%e*Tf9gz#h1YB*lIb+t) zyC+P=$+9I~dfHlmWDC|-7g<8ti*7chOq78kBAA|gbj2p1cgam57C)?g;; zO=5P(2&mGDm#lOOCXs2*j{*YUG;1DawaI9G4(Crya{7IieCHGQS3~zJ9>%%s zVIiRW56a>yqKlVcYD|Yek9@<3zbKy^t$5(!NsSOdz&D^`Fxvg+u;z*kr>f=I=OFY} z0)ZxN*ljDn_l1Gc{cHSl!|p)i2Ri75C6R;x^f-``P8R3@CJ|i#(ZPp0?Fc>66}8Jy z3dU==YF`1uQrhJtKqQ6@anH%`E!_v{iN6K@dcd)MIIeD;@7Z%<|JGC4r}V-Lytd~; zY)_-$n%dLQvk)#gm3vMe#-GjmK!9|6UTTyY{U;%!;{R&};$non(?DOt=nQ z2lUNoFTl?Cor9dm!HEa?7T@SBJ@H~zn}x~9^9kbsqk=PmvgZ}k%+wE&v9`sz;_806ll%%Oy+K2R=@#W3&1d$i-S7MA&3Z= zmqA}+bC>y3Y`RP~!k!C)y=g)V1K`S6z6Qi80MYIs#)WzjYPkx)81(L8@MBf{c_s`< zwrwsR0$iYxbp$j|z?g;CT=0=s!EcCX?vfF+fC_(407C_^=DwJ9`b}sQnNYH5U@V1b z1jxs+(o*atI9~mr-JXftGaQRD696Unu9;UFYHXIEpu6A&1?YHqDaEhOmY%3CTcs2T z{gT6q#Qw)$D?my2JT}2Ft(zU{jkJR9i+804;unU}kSC6kG*dvK{BRc4(I^cieH8Gy z@0cD!1ER5snKaNDr~nhKXU~M4q6SKN%BTki8ty%2j}-r{l3_PH0f8>z&UCpb)dAN+ zxIL7qH`s{5;|;hmnuB)E2P#;{=o!;c{e@fp*26X)=Ix-1()DLBw#8)CqZls~0!Ix6 zm5a+-2vXGmRU1L^1}-2)CGa58{x9U`fPzXJLKm=3sBH}XEUxw8O$oGY@XDz>&vP=B z0O1>G7~lubfc~!__dO2saLPcSv(Rv3CVm(L@ljclU9$0NveoXfP=@uvClrVmcMZ7w zyE|HPm`oLbREQspwTNs3%DIPJ6a?~Je+#E6I+R0l*HJ~m4M;AE8Srwv9_&ZNMEhIj z9IqE4o>PDDYnvhL6Tom*a?v`C0Gj;-2pUKsz-d^2Kx9=?;efRPAuBLHqp%e?QOxiZ zN5f1xgT2Z;5@+JUCY0U%f`97YV>b$26D%}dM=O*^Jy?LfSJv_!K!HI7Mt8z%N^4z6 zpCGw;f>2`=TnFI3k!2FsjI6HB@?4ORurF`>ThaXaw!*7q;jRV-xcdLR) z4m5;|MJY!Br$YRMW`Vn79scovUk~Ii%bzB=V|bvDctC`Z3nwToj3`qP<4qqk7FJV= zUn4$FL2Rw8#AG7Dj-)dT(oW>^Zt$1DvcW<}|&4p$^H2rBC;G6)$8JnlWohWBFKy-TZ=8WivRl6ZvFpvbIB7t6c6hcBMP z1P6Ta+*N+%h5|Bpu|D9+zMCB1Z}i>Z_}={oH#xo=-LY&DROqNaCsjDzgyKoejZy5AQnhVO)aNwcXu*r8|Nd3y;;@R&Wv0HAulV|_) z@%mptB5`?9?Q@JkwFzBKcvx3UMIcL{(H{^>&hijXounAG902A?f%O~EsQhwAP3^Zo zJ~fTKNrS!O^Y~Nf>~dzy>{mR-#GpqfcpOV*_&R&|_L5lX+8?u*3@LEwyY3kSfs(Nj*bX&KUbcmM zOvja2xwXF{yqY&DsW=fAP%8pjQv^S%IjREP)3>|@s|<0{7|sv?n~K?{F~00i8rWJ) zh=l`80G@(PEdn$IQha%@f~j}G0Iw^Ko}$Jit#cpaRG~TW&9YIysbeEHWqsv`7-MZ8 zw728Z>oZggf(|XWw*y5`Lcp=JLdMHbt5jT(bZ-w0iJJ5AskTK#agzHk=$le3K(Sfh zZdK51o<)1G$DM}8?MMUcPe2OGms~U@Lr~1;zo+K{5HW z+pyu1z&8ZghkcBw5ErHl$R0y|=el*YE;K_QPV4v=Ya+rOV2qr~q^xU98?kc%!7)Gh z6aoiLGd5}TGhQ~a+jNx?Y;3W;qMd@tHmJm?AHW<995}^H?DCv{D*aE2Vh^nD2XP17 zLPh44-0cGgu;sSg855w1w%SZ(Lq$rcjvrS2lhHLY$^a}YzUDUPl?gLYMB`*wSNl0` zAMil+SxuIr6dmMK$-SL_0ef9r?{3E*lD6srR7Gh%WR<*Qh8Z&L;J^W;9zNpuxBkWi)9}wFyzS5d1 zMxa%~lR(lM;w-I>da(d@@dlDQ-hzGOjQz~5vSfW11s}y~e7>eOsh>OF37H216fQW< zY>%t?IkqGm#a;raEQzcBPQyav#xzLgo{gPA&Az>z24+}IMMd0`?U&QKpD7-;Yib|R zxT*0bq6cpBYh~}K8P#~?xDIv}^{54aR?J{`JK+h2HX^VC&(eN`)#1+Bz~_IbMKP9u zUWL|R{R|8mR6$6p3INhdT$2+FcDZg)K%qfaGN}S>x-o=NQPt#b8tn=Y_I7jH4}oTW zyN&TnZkt!v<4pcBj$t1puX1yNGw!ut9|qlAjz>|ghC$#AU?uLlKz)=@Lqz~QQ=#Y` z0+_9;RB2HXqo3ij{RBCiQ-FK@5t%tzan&90N&b3?QPiicc*mIcSIYH5IV(RwENr1va&4%^@HA zd<-o&aunl$w5T%RB?HNT!i#9M68x;Tpe;$X1*3ygbQI<5d*2<0Z6&t`Kj6{x;K-W5 zI*>V(w!ELB#Ka)Jh+L58J*{8u(|SFK1^{qE7h%YJEP$&dHmx=+HL-i#B7?seb zZdk(|50`6!&ET>C$NDlx}V>G=)(QB-joK$6FKl}?$q3&hM9KF||f@1hiK zG#jvG2QY{$ZZXufs<$WzFpSYr0XmG6&Hz1i`aLyfqE#?gs%L?xT9r9N))n*nQ+WOF zJH&tGG?X<8^Y#1RFVidYfg@+5xN@uSWmYkCz{CM>ef+n2;7b57tH)|m9LKrwY4sIQ zjiNXTZj4dt+NbfsMv5W5%@w0+^MKN>ZTHc=WJ3Vlri2*Qi8&q!37FQVJ5{U!@EI^U zenA>cM-QnM&&w6Ah@l#3ObZ!Ia}ZeCL5jBfIWK@DqFBEEALM+26M*b6ii;!MopZU8 z%=$0-5{JTB=!**B1n5g{^~aE!58j7WpN1AEFTL?A(&O?#8xnfW_g7mZ614hT>n!pj zf5d}vQ&aXr-1R4ac^k61ddO}qB>-@sltQa5Ou`$u94!WgEf2IP31Q)hMVy%nVBNF& zy^pU~`(srLIa)O!S0o$%?HcTZase3~J{Me#Yh8ub!sm*ooB*ahAIVQ>4D%)$DNa#B z*Fj~{l-xmk#j!)Gl7H&}q$;op!}A5^S7VILqAqe*&4r5T+3I%xPyG&8Q}7TM8-Vxj zfZD2BwHr^=C?vtsDdKGPva_@yNS#b zj+|Cx0o*(rQy7X$ehroJfBsteoA3RaybuXdbYw*CXCT6YyMtP!2vCdMKo0t+H-0cK zy0@VZ$p(pE0!jpV%LQI^@c4@WQs4anm*59QL4I!BOI~p8Fa9wni=`^z1-V1QJ-0ZU z&zhZFpzu;rQcUP~)X7I+Z3YFKQ`f)8ThFmk=$~#ZX zJNwE-ep;rgABBlz$!lLfeEZEpyHPl@%tr9N%;$iQvdkGUy4)zVoQd1Xvt_Z|>>0QX zzIAP6$;H|Ke3R9J7s%ir{SkhaPzk6Vsd-tvU zyYY!zVg0Z%h{@YQ)=8*m7+e5gZ_psrDaVs4Ug2aRq%aE5DkxX1{(y^tV#=EtZMNDr z$uLfYcmRDtM?(gvTQ!Aj5**{av&AVg2@hi{{O&9vpDxpljN$No7mvbD9`D`NZ;+n|N&v4U&)w#YQ&X0Q9Oxy#++IFIB(bw=Bm%nM~ghFb)ASktp_O$Moeyboa3RZ5vdZ9D2dLi%r z<(tMd!0V>`>Duwn@16V#eKr2@fBxjl=WixtLfpLbQ_hx3#WEeFxq=(Ny5Uv|a^nU7`Oy>cjdUUX z61zgj2)W88(;MT9@w@m`JYkbAZZeht2qVW0NCCPQP&ylp#o9xU(c?)+nDimW)!CUX-~H19gj zjoV{0*)vCbW-~pr=}o+MsE5A-6Mt^Ky7*YpH6B_z_qL($ zvX6j~_o9L58Gn^~Og|4(f?#89@1)t2QzwYAF1(&>q53xV^K^V0T|_F@^W+!@m?X31 zAX^OBCF0HSb(!cw`VA;zbWYN3!1Tx1s)|%kgO41;A4*W3(7wQ=laB= zng2yHd2jDMy`#I_e%-0KZpe7H9XrvZ5SJQXxqGpCMa&YzXrE2DT_SIUPo&qgb?ifY zQ)Yc8iqy5zOJtCA4)Tze06K<&23l7_G|7hahgr7m4e}IQ&)TlWC(~Qv@j;5PV^%tW z`oR{)$M6WVRI&IYsNXKKD}U7bl&E@y;Dx&{^!Ttc8DStjN|R@%aew2gkr{n3S|1|T-V07~g~@3amqJ05Rmj#iwa~8984|;gJ8Z7y_rcdz=0X zr@Y&n>%G_MJ%}RkFiK*HBW13<*?5Z2c15nTD~Z27$hRe-15)AJDp08Y7~l19=aSny z@9r|40e7JPs9s-cZ=!nY#^wK21Gk_I^Xjxd0hJzt9pZYr4btct=+~1+`55%-k%s|} zr41SZ+CY*vpSa&A<3iTVw+7r@qJTbAGQJ`%wGB4DMD?DZlXQ56 z(oN~a9u~gTRmrr`N4bU~W|+gUj6tM>jpQs#&Suu9H$rxM9XeRsSY|N1iQlopc`M^u zLNm>I*}yPg3B5K*>R=RKLfFMh{MGopv(?!cd7G8*+If{O@~zJ9ZpTa%n0cLq8CH#ydY~k4fvbvXNY& zkcMI-G_o8|Q*hZyIx)zT3vmo#Avug8UbqTU_zc?$8t=OFdeT~<8_14>=+S!eDU1)M zDSMO86m%2JySejhBc+pQPU!HdihghY-u$QXy(=ufw%aMDPCGiEcZ>I81XD120f(xJ zIclWl@=oVf{@KbU{-*QUQ8XrYue+sp|7V@QNDcjos1FzG4;7!Z$Mn)1P8S$;(5BFdF>YbLk6a8Mcn=*I4Bf^X4@tzmfJ{q4UYMd6yM8 zyC!O3b-94h5-n&-kheeWxO4nd7^JsVoF((q4?pI7*1c5Gr|^xVp!DlQezR^Ajdxy- zU?mMu!DzL`DFPGW_O4B=Ym6^v2IF@ecWPcq21)eLCD^$I@7AY~(E?>6G>% zt{;oTBV%<~o*ii9kYbQzE0m`ybUi9ys@&arML$@+lzxoui#Q+RyXW2BId``iK%&vP z)GC-VoL}LOIg3u`FF3!~*~+)Ly-ViDDxZAJ(O>0n?{-{a+rn<%P5OjTuU)wkTlQxm z?fwpF^HVE#q}xiQeGfN2kiO$!{2*69$k#LQB~aX&Y?hepj0nLPbcK=ya+OZeZJF70 zYbCRh4`#OV@E}9_WyN41!cdfh4Ghx%3?&XZ+!f4=>*H%PYr8*X-=*LB@MIiAs?+)Z zQS~;^aa>n^C(y!Z6x*5bRaFDs_#p6JRW};ns%n6rqJSzCnjl3|L=(f%TCHsqKuGb# zve86zGTDQ2iF~3? zy&m}UD)U5me zaClS=Jj?}5Rcdwy7WDel`Qc+qdlEnYfB%_=MZEi7hG`iR*I8Y>z<+zhd=gM3y1Y5s zek!CR^^A-}LPxXOO(O2&Zk?zx(~ByWX|R*)#+{$vdKh)Ux>0ZsTGUW4Bs2t3lqVqSh^xTX=;8&|OJW+P*N*^0`ip}Y|l z$$X;5xRMu?!wv`IVmp%KbFwpPurnF^MIhv`%0&)`nSc*`hr~WqdBbRv_RQPrp0h7# z3%bU39Oopi-}(C3uyZna&Pj#3mZ;;vmCE9kLPHgs06M8=vY#m4cV+EO(co3DiLA(U zo9n6|*KALfp{#xZNf_h1YqQc+ABzj_HmFv$&dX-A#%NX@vK$EziKlc3|I8ho78$NH zE=Ufx8mmq&jV`F(?srB%N%Q|H4nvnStnA4^RcTHmVGs$XD~)sZHShQ}VA5Q0+_A2O z=L@;KI&ak0ChDy({L!Mt9#ke8r+@W>5<=JNKa$n|Q2ylsnr-ULPC+UlI+VSZ4bI5; zD9DHh(v^5VeX6onN_`LxZPM@aB!kMjkGS!?`NXSYmW+NHq-mR|B6P1Ms0B!TMzFH_dHkrc~ee>^8ivxnh678RFYh!SVd>m!neOh|y}yD;L8N`@Cx3Ons<=oghk0h7Z!t zz((#tjzjz~2)-99!h*sBWM2LkmHi{dr#PG=#YWM81%N4KB6(MCX6MB|+-Y}eM=}_$ zQIXsbq{<?8Wd>vdy#TIWJo5V(mH9wgDpg(Rv8 z*eqNM9 zXTupDe<~as(2hv&L)D(gzWMOcTIlO#FpbsVCb`jgTMC}uYIYA!M@Azz54A_EKQ^rm zh|`itR4;Re*MUq7u^W-LYc{*RYC12{aFDVuNT62GU(CU6os(880M3qdYSWc|XXJq` z>w+4q(ORQR`|tw>m!7n>`L2lVbwdLU#(=>I1XLuN%oA)EOVLb(8&p&j6W7fXhQO8fwe^&)fQ&If%-|WW$0wwV< zl?f=Xk2SnCl-w`uA*0vuRF~oh?^hhyU7v|l;Fws+yCT*gl3RjM;q8lLW455~X7gr; zvPjOzF;n^JT?)!7LmxBNNe<_1h@BC?EnQ>1AfFEoD-8Y=CUGh_4wcEt)iJ0wmT9FS zMQ5L~kY86@`0z@Zzx%J=vMQOs^G`*5Rvc*5Kc`o2 zE0NhN_Z#+>kr#1^z4Qe*lJZaBhrG-8y7l&b!MSaTWX}*#v&QT4BF`)+)}BT${Wy4? zYw?Me*D-QdeaViT8b{k-4MRfj8B6lb+(%B8Cdo9NhOKiGr-#kdz8w_GxmUWhlI~wu zj}DxTLcX&C$&-F+<_!G7_TSNlTkFrd5LITWpScOE z`iiLD7P9_hgKIO55$PQ<_uZ9TsciyZw0nuA2J;I%GDem7gT%^;65um^&XCn z9u5!Z$R7%-5X=QKD4%6&JO^}+0$ON?#^}g*HP7+gOHoOEq8^4hvYAi9use5&q%o}U z2e7ZNr5?9xUCRKJj1)V`XY1sXqIOZp9n;<~B+Z3T4K+NH&V0*W(jZDzkBB<^z>RF3 z+X?BCdev-DqQ{dBc6{5`I1ON=;{lMN?`xh&V2ma4= zpA~+eM$wN%wne;bTyW*Q;)XeqEEsDhQGCk_7G+FUu&!l?fQN^Bkk!QzSR|5`MU(&G z)o4VVde1iJbRfXoc5Qy}i^ZC`3{JAZr{2i5-}4rn@kO=ZsJ5VW%sF0F(Znwup62D$ zO?ygmBh(TWug0A&wGjnXoRd@GiH-5$v=jCXzkgzFa5>?>lt^4HZa@6e4N*M^-LO|Q z9P}6%t4X-M@N{e5wxQbW8o&{g%l`~vwSMB8<-~mKTogrvi6;JuThX$ z`M9lf`jn=D2D#@1q*iIJfH{+JTO-P97%`W8{H9fqv$8E}3xbyJpruNGG)SN8U^9tB z3vd@B3ZS`!lRu@>9$CwHe*FA{T<|rZPLL0|(+Gv>oiM>Dl*`*+zVa3Sqauk&Lc4Hr zXvtGsKUtIksoDd7H^Qb8M-q)qZDnRE)*6Fv zq?=F`qILBm=iCdQ3!YZia2mJMKL$M)hBGII2Y*~#yR3h0C;kh!s}MfFFRFi2a6cDy zGIBiyZMba$AA3GlJGR|(Qyszk^DgD=MI)06;?=0ZmUN0vX+pS~+rog4jA_6CI!@!d zz}Osv5^n=oh6Lg`s7`gt?})4?f^8)MZi9+on_CLHwKLMhKa=ejyryZju3*znsnk+L zsB78E?F$_^sA!Z!TsZz>ID9#r8MJigNAbWn+y1tHx&#rD4A#UD%v79-pCaWlYnAD? zaiMVKtSKK}K~}F>6@O6}Ltg!aIV2wk7cVQE4_|DNUiQbh|LP5nPy){Y#_3rIx-1-u zA9c!8wrH4aITJUEny9Z@KcE^*^ATPi`7)J#63gwK%UW7A8>F9vPQ)#G8wC%lQm|1R#lrr zoL1ShCWA^14Pv+EDRUJ`u()cWxGn;4o~mEBUyQ)0_6v4zx-hz0E+iZ5o4oM91(wh3y`C%WnKE-!em_@^toi6N0o0JV=ADNQ< zL{OQI_?EuoWoJ_=%`CUPY;4W#WMsW3lk4_mv}Sa(@P3Wy`POzoXuh51}V zsi}*_X%6wN=JtC^@ortgWbVa~fR#Htelp;HlG>IAt|dyxFmpsF_rLyS^1^Be!r~CA z)orl}0Wxp4=e_m`!IbNI!*mI_I%Mgi3Phm7!jdMp8Qad8xG#-n8NY28-idqLU8`#_qI+Ymjj{Vg?k@PQpQr`^WtIa^Y_wDt09Ov%*{h!izH0wgoO6t#t& zQ3t^+^;)LCbs{@)&-86GUotXh9G55t3OuInE#NZP+tL|SWoyZDA!zr1}w z0KjgF?2vbuD+AZLn3!VqF3l0&>$^QJ@0b0ifOds`b5eYvExDiT{m!*W^`pL zzaU{oG{bOucE&%DsWHqg5MML&PNSm4U^$(U1>gyCd1aTt%Y1ATOM_s|UXW9;DCGh{ zWD^^jag?Xv1#_Q_Sq}$;_lAF5yz}gdf#KCZLU6X6D1Nyi#@KTlKh5E_6Jp+LG)7ri zAt#gz0`Bs5Y#d=LcC7tn#V!K{@~QPF#E57GY#7Qi7tF(Quj;V7J76Umq_9DnQdenk zHMmV^=CyLziciQP+v$i}KNR1Rjn$L>sMY=`O!Ke`2HV+-gwaIe#+2sP;zi)*n?qf4 zL4rb^bwz%DY$-h%ZiK_Z(R=T0taP7PUM>>E(8lZCIPeFVs!RScKeL=*j9P>Ij=>1~ z+hSC9H@ZWfv)||mbcze|AxYOZi@GRLuT$JcV^hpQ5>8EI#jH$;iypZNba~lN7W?!C zUT<*``b*$TNLp8QSsUV7a6~pl@tf(IYBx>t7o--#+zK1fg#S69ZWv6M@H(TQeLiY` zCt8ZAi8)UN1J%R1+^~Au=^nf@e06!|FHWqTSgzmQi7WSe|3k&zMBn=f5G6ybNpuet z+-2El_h%WJnD^?}<$`KdF=RXC6#a&n0=&r@kt8*&<3QJCZTc%3-5mjbgJM`wt#fv| z93BEA&}2D9X6~uxV>ATfEE{fDHBQk@KD49swhzM?$>8`kqA+Jo5)|dU)PU7!y=kNu z^3AChm``>5-uQ>%RI$LXG;<|M6dbgPO(5kj`tDClcF< zM5DQWg*b1{xgXeDSt3$AxNGOL99o@E=@Uy#!Zq;&jar?wA6gen?ivY?yltN`8qCxM zJEqd+gwmeOxm9woDoWAp%T=H%w7QPnD(dp?Ig{Y}H`DP=516Dp1x_w=SS|2aoO5kl zl*(i)qgoz+sJq#4^*Ni<3JK(WW?kqn7h3~WLkG1r{p0O zteNJT*y8!NILe@FUa7Bk5PXfl>Z?pn2eJTj>ZyRS)cez?Mtd#8V`I{DLHjBRS(82` zQ+#X%#TcV@!EW;ps--ZWKAFp5k7KJhhrj>cFm`t0r1i(v(>_#Ov3UQr z)lcgotu zzORpgB-YHl*)!^O*ry@Z3DcxG`W?_Wl&pq~6-UPa@7vMe+dXM-M?o*-`eIN$+b`vy zeJf1G*bn_8TqJ8x%jwFt;V!3odR*lu$2P{p@$fl^%zn^1NA-o_lN%^wuZs66?)`q_ zp0Og}s8oGysF-|D)aHfNKoID81kmp)?(tYwwnnJ|&?bnO>*Q*z?^96ZWT1Sj(*X9P;9xjGpmaR5))<;u_5b1qQ+kTq^Ump}bki@B=9Xg`48};-% zWIllJG1Qv@<${)~6T{<2o%5W7@Ph#Q^Mp@&13P(nC;soIbcm?Mw=N%u`-^Tt$7wg& zkHuvB??ct7ZjmBK$LniA00GC7^J^14dZ2YtS2WCfpEAF|b3(4R7=3~Z3fRj>vF)Jx2Ql#38%V={us6RGm6FkV>(8rPX=r1 zo!|i~gvtKJ{s$BU6rd?+P6H+KYS76kJS!9y)g(l#gR(6&T0(H?2NY0u!r*C$x5;qW zIjz%y_rv9Z$AGDSLj2n^WF)n(CG1mV?RkUDIci=Nzc&$!lpl`bgF%7Q=1xHL?y z#Y++1imwtEp49hnn2l!HZhGAbamN0@)R-t9c$#ZM6C?1||Bt-q#-0cwfKx(@c#5%5QDc&x?g4xbzQT5x>wcX!^w2Q2d%4n}l2mC&N$1Hges;@!^mjxtYu2C#&K*$wK1k`OhO~ zfmo&}>cf3zcpH+12JQ%gL?3dgZW+N4uDa~}IR&^M$u@8d4#7K`+n5r2(JMce+omwh zeoxwY(aL_Y1-mjVE0YXn?W>|IyUbzexohO9!PFbs^15;qK-<4O#Up|oqtTo|7{ME4joJ(5guJ*e*UOR@ z9qanafV)&I_06mJb+AR9O0TJfptpNrtkJn=MBOjY+|oe3Hz-#HR(FrF-V4-e70|v4 z?>crOuTJJrkDb^cbyyFomhTMz_$8)-6N6E%T%A4e#me2Iz$n9_)sRdUFW?(nwhi-$ z>NQquY?^YgUQ!-P?=*6KKt-Kb2hXJw=KmISZ$>F{nwEdn(;Q zy7U|2z&dVeUpNR`=QEq@9A)|I>_wvMD-$COkSy(x*CIQn*?G> z7SvpShu^C{bl>TxOngdG?2F|T$9Gum9*ayn4(NZz~^A`D?r4~}^ zSZ6d2I?X;*0Tq7gBF?%!#tGk0rKuNlx$%LsV^2HR za{ZG*nYiX(_I}Qh>W!3BJ1HsDXSLYTSA+JaA&**}>8bV!PEJ zi6T+E@n2M(w2l@}>T=mj;-!|~RhQ;2nwzGUKs6iHx9z-Z#q-(p5a5k$NM{ecu(mC| z3+8>v>(rV2bDIlgM%|M%T+OMT;+!@wy(OQOF3BL)6ZzST0X_q%g&fb@ZMk0KMO!Y} zB@3KqU(@n~vba}aVh%gAfiZz$C&O?lELm@dRlYtKeJF0i1aOr-*#4{kTn0cW&%pfD zIWB7O?;Q*Z20o{?ETK_m0GDcLdtw*L*=VEC(BGWrs(~GYh{BNuXXMQzGA?AS93QnE z6>(1$AAyu~!7Nyl;p|Ay1$#S?ao?X;kQ#s_{+!f>V%C0Y-p$+)hhoaG|9SpF1g)W! z2_0kM*E!)(10A`i!hzpA^}Q!g=yd1Y;EzQA;;v?>xV?PvBY%i-UGI}2yp;L2`BKZp zIjJKuETrr(55tZj2`Z@Kx()KH0DkC=sF>Om%K}p{m)spG4rC*F5F={#z**Vpf^EP- z>OCv#hE69)78>U~i5$Vq+ugm^hsH+sfvq}6TCTxm%>~#IuhU(wUFzyzg2H8t^521W zlDhUyNYy0@Bi#YlQT)AYh+Z}*g9kwfc0F+?tY=5iI{yAM6{U~3U7&hinuKnIfepf3 zQu4m(nr93O$k_(_1C%My8*E6~Rp}$tS1f9d_omUx@d1*Y&h~&Tbj%aj5j&E~XBexZ z&%;b*jgje;X-)+$ywguU98vAD7D7m_IG#Su!M^8&8XBWxqAP`@`oIm(*c;ey2OAtm zh@!WnA3CYA(CNsfZiQEdgPE$Zn0U#8TZ7%`z4W<6KOvyDl1uLXQXcp&w@kT$WX;%X z>=)HLw(M^8Y<{|SQM`h#lc9AmEFMPV6khix{;X59&!Ik$ZqFIv?ul`FwDBSCr$!7U z)Fs6Rd~nyka9w>Ur#IYBsv|?9ZJVxwXu>DeR`LiLmGRhsw^RX|rAUvC#Tpg99NXZL?3o63f*@Manv&yDx^J|8*x%Lt zaCFqX=gdi|4+ZB~f4EkN6))0UADfyj*k15L(0VS2Ba1VatrA=iaeHurO|Y=Yp2f{CHbr?~6Ldd^VvY7`+v?cZVo;beOKvjbHz5;&VK6_4CDq zRlO)y#G!4MJg8Qz8?&<6=$S=NDK<4zQmzc>)1^g3)w8mm6sFj#l< zf@cAA>%$9~R8dUkX~Ye*0DHRXh~1Sw3zf{DHpPK-7$YTP-C1_-9VyCUEJGaucphOc zJNf81c>JDI{kF4{3vfaF`SsBHFwl~N=}%?=L`s;3EYD*^88K3%BDp$L)^nwaOd4x&)sVp>AYK~ZYZ58X)D8S zwAFJx?mv`*K?n*qHA**j8?OJ=N5>b^?UO13KMbpKzR#!f3ap~XtPT(PN}Jtmb8fqF zwx@z-6|_Y>{}%K>`47LMVxS7~)?!-JrH5X;tRC}%^U_+2gYtGgcZRbATzT#(RXh)qnL0sB++a}A~*0$z2cRff8E=(S=7}Kh!i+P(iP6B zOxX85v&IE*iDtu8TMCW>@5rLFt2zvU7*Ij0M1$ybZ>W@KkQ$qLyiB~viO|8IsP$Q_ zX|f!nwC+2;sqPsY?#_rj93mY{Zy5VV4)c_t9*kg+?}bI+YhGqDhi-bc%yw@JDV@@# zPl4GBJJU#v<#P^@v~@B#JLrdZR!MPcXRX9k@&3KU)P(iZBC{qKxBr{&_q{iaMYp&n zc7&1MG0c5upxCXrIl@llae~@<%GO!2SD2(}7sQY_RC%yp2s2pA=8ZjPI2mOVCQ6+a zCcajv={W*VKTjRzHp$IMLy^Y~tFLHcOZ#}D)Pl?ynM3xhYV+-Dszt}Ahl+tP6hxkm zCc|sFkz+`;KHG!P=h~qw+duqGe22zi2^>THybbiM9`>)sGDfpExG|BGe+q z%KvsQ_LMlOTRSQl3RpAyo#K5C0&JD4o`qY7T~j!>T{G9F{ zAHwc4CJLHS6E3b`28bY%c|#`iwhbyMgDxFid0~B9VgP~ns!LbR8JAjS)=t6qPIErA zSHkeic_cp466pyk*5sBkX0=6Bu|3sbla(o(V2_Ir9uEQ?SErz)d1$W9#LQLoQdC`t zBK1P96M1(*y%?^-52dRAj{tpW)t!xSHc_pmi3eVeKYDD4@vyqtp|N;hwp@D^gx0#` zZfDh#qRYLI-7*Y*x;H181I-s3pu?1|-i(OaSeO+DsQ+RmmV(2M4N26qxN9%bCLh| zg0sqgTTA+U;D8oL>vh-Gen0iHj>eSuYjKqr2^f(ZAv!1sq?Rbq6JFtWdLp!vF&%Fb z1aB05jdayShB{DZ(h{=fX6>FOJ5t#>ndM;cZaU}x%-*qfCDQ)vNcyfSt&3s9e(2kA zF{0poa_mrh8Ib7*sAQ&6YwW7Nx{c<}f#`WR(gP&^MnrEKgpgt|h+EBC-a z(rcyG%tAJw%{Xz=GA&ava74QFjkA1BGtM!@tm)u_|EeVAaN2@;gTxSFfnE!2MMIed zRnbafX0&hFpQKk+2M720)FdSCYVQ1SI&~Jdp}gco)9aZpa|a#T{!fM2w=7z3yQ2aH zs}>}{o_7EN;*ZpOwu7Jy`(^7vU{u5DG$EX>poTW{vYyKm_{Wr3gKls%4&YbWPEHdl zxPApSL^|5npz8P8*>FYGFWKG7wgQ$~3n!a&aH*im&Ag46Y+nv&jcRtzaatGpwSE)UT*``G>IzziA>dA;e?xN-BqTwNWrH*i;>io-9Nm+BYD0`2oHmCh*&R z6T+|DcSfWOQs5|JK!dVcOMeSDv-sN?{N?MqbtkBNVs&)C(E#RaR)^Ecl>h)2InFCV z`Qs?iG8tsc)|yFvkUbWphtti$0L~A974=hxuOB|4!TFw_4~_1!_2^|A#FX~L#aVH1 z*?eM1_MOR!KEma$;*n22Ed=ES%j(Ii9#+(jpK;@U4A|~C-;0%ha(r1*J;_)%0;@ae zjbQEeB-kWQ9yiz&uIxUZ{!TtuYPbD%V1+?GeLfuycmB`!?pP$D;qZxm64#wS`r$Vc z-4>;)D~pM>#F@nJdcO;S%(VU6qF^iv&p2XJ=u|y-$p$n=Cakla^mJ7w4Eh#eH@P}F zn?jx;`iEqEdX9fv7Ru{UD8aTyvSXO4Y{EL`*;;hUbC7_|$ik?S(7UzndD12Q!T>)vL(7CV zgLm~KlWC$ZS(m|?Y{O{#x)|@S-?CzAa4;2X*OE<8aKgADr|gUJ)k5`((dI}b84rT! zgYkSw1aY2rCd0_-M<)AYYdLYOa;oyliMK3zoQQvWMe@Gek|sQiA_HsiQU&v_w@#y2 z|9z!6bFscyS>?+SGl;kKk0gy*Y;t@khJw=Hz#Tawai6&rU7%fLUPJLjS+9=@d~$VHshNPSgczzA&qA5gx z%vR#lNR9b*!=UZ2w)h~RTW?Wy2WeQo;9h9lqpZM-gux$U_RD+fuh(<^CZj$QnQtEZ zwa2-{qE!9U*-gZo$XX7%-02N_*p>B1RSy*>O5nQ7hX@hVv01|ejkKgsr;WSp)@KR* z0xh$wOtHj-9_t&@!`14tR*V{+&ezs-bw>%6T(Z63_=d4MQWvE+s~`IEa8z#g;5ByD zo4Qa=#|rUK8T5SY4fY!Ltr1jWN)mZC#$fIUh$nM8X>&*^h>3&b$_$aYe&A#)H-KF# zGVbp3%+C`omuA14xpG&mGq3P4D=o6feV<0g3S~%c^a%|w8Q)9P~ z$qe4PX8q_FHIRAnv+G~@V_3;M`iEYh`SZ(#mMyT>nG&2+#s4=9iT_SI$ zlMF^|70EG1#9N{`PbWp4Xak+mb+=->9XJBFS#MM6vsd~XZ}r71FVC%C_gdm|I#T01 ze*a+7ST{dZpHv5Gg^Wl}5&p{{w48?}4h37%4O&-KS3355|9ZNRvp#VsLUac+wdbzR zSl=O~UbGhLQDktn5>=t?7yiW_+5x$(jksD!(yFAh*gc`6F z6m>N=DZdX(Xh7sxod{2aNbFmbWF>8Av6tkIR2I3abo!q8{x4ssxchF`U&_ql|p&#Ij*ZG;5H}tkF3P70>huJMOUiN;k zXNAZ}IB@iv5sVc4>Kt|a?S2H$Iofv=T2HpB*&#b2nCL@`JlCzAw&k?+x12>foZA-y zds3Z6b`pf=u~Hw}eC%|HtoXzt*P2n9&<*J24g2-~qCcPlq=_ze2`^R+XEbD_CU9H( zjd)gN$Rw0*!Pwm^-3w_X>X$fvVqP_fLuy3Txceb#(vj)`5R;?x^~`V6;(G3~o`*s4 zj@%b|qHjC!yVS6(@$5GtEm}WuoYFPTR(9)i#43Y?kmz!?QLF0T35>SU=5%N9eAieM zj2$DX%^e>DrT$aL8a@%y|8>;YJs6+de99rP-OqgA`0iYy}q;d|;BP zh*ZBMDmt{OX@5FZiIf2zM5}B>r>Y-upUAuEyvSJa&7il_-)GE<#+*EV;wQG>NGjYo-*ERydL(FnR`$e>}I(`MSzSl;Fp7 z>G5p)-|rsWbHW<)AGa=YKo|d)M{piZmGtvgnm#@@=@-2BK+N1-zh-+jxx{A}m@rn6 zuxiM(-EXi(-VLM6^~r1PArkiwRDkz(ZaGAAMynTfeg)KqdX0?wCH3gx@Y7NIbhg)c z2ub@Ei(SDw;zTq?xM5c?xN=UlhD+)JC=`wo#YtdAV?F@18Ait%93HG5^Yxw@zw!KA z37_s|u3cJ80vx|>yuKw|S%*SC^)XnJX0C2Z*iHCfswnzruq;ie`ew1>2B}MouI#c$ z;Q8TzX${YNHH@0z$T;$r^F3Ya;H#ooocUsMCYdC>*cdM~rAHU7VHNCA%S|tYc8M&p zT#VZ#FLhg-q>tpLrw(+PQL+}zr(S`Z%)oQC}6Z(9FiGr`e+>)=2N54vXLl*oY*;)mnN_pk*p}n~t!~bMN zGS2PXeA9IISmvqVe16OyobEzq_}4U8x8C{U{Gb)Tetm+1T=jlAljM!i~9Ye!JQiwcbmw zE9aBIm<&D~M>0T3ixlpJW(BLT_IdetH})`ejOzqP3{#Dmme~*7H&f_SMUT<|Db`19 zgV(M6KoIxvny74-+!eL&qOPTy^%~(~J{Ob0J z1oTJk&OiA!{el(b*>O1I#Gbs}Gi0XLjl2h!q`&l{^Mya=q3cwqtCcSI8ByUqp`$Of zOru(2iI-$SJDOj_Y+jbGhk~4t5{5>#mnQv9?-s%m!qoVhG-AiYg|Pg|`j4q0rSOzk zvrSH(3(ijl4?-x{+*mR7k4~Js>NAtp2T=ar&lojSvByVeOM_fbVBBR!gXK7)hZX+o zA6;>P-UXi4t5dB!nTnv24-*=f>>ULJ=;Gc1YHrDc3Q&^pfL_O71@R=5}=w&Uab%|jd<{!{d zaArGsls$R?2eFE;(>g1kSM}Py0k->&>(1t#5f$h4EL17e-2oX-Tc}kdeEJkaruh)+ zfc)wrGgDvPQV-#})0hajiy(w_!SSz52LI^9v+su`n2>}{*MIiUbW1x}M+;=97sZHK zP0lVSj2**!BJ#4d`q{6*(7Wow9d}C@`$0_9>Qp&k=FuY-lDA9 z!%TcVhynq3lD8d8a|@ht*M6uFV^y!)({!@yGG>+Loe0lU3$pbh*QeWag|99fEiVQu z>iBP6b2=b1+r#19(__Q!@;&Rsa4FQJP-*4|Pkn(H)3hwCI?4m{psWV@4W8hLOwZcg zPoPpMC%OUd1s_fuUK8bwq&csW_L^E(6XtY54P_Yxqz|l0GfVK9))_qbu5Zz4T_q_r zZKx~3sgYB5jp{&r^k6hn`$^L%)Hw3^YM>eJrb?h?CF7|X&2n+ejmD;wY3H21y0qL`f zZ}p;hiGYGz z7WMxyjoNNFH#nABe|~b%g6IB<50GrCe0k+p8Qk_B-69i-*ISt4lNd_W0Zv4ABpVNq z@!oYcKku>b+JR3|$Ta#eF5Dq)AIpdyS=8=cFV?fIY;(yjD6J{ikN-Df>Ps2x;=0gM z1sYuXJNjWZM>>KRR1bx!l!h_QPA<=R*4R!y%PbG z!~yu8XcgO@$G>9Y(xSs_3%U zm5&IP47ffoS~Qo-8~g&jLkwy7{$0Z0OIp96RfP{Ds%zfJ!4J(3vy(Q^dXP`2HYm$8 z954tjCBgVBYwsJuSLFs^uQTc-;(ef2aw+4(kY=9FRN+Kbalqnc_;F!ySsO-}CR_d~|u36kPF3@JQ*FEjUC+tX3JJ-FV z9CBGoX(M{9q`BOgzxBHcqE#y$sdcGt5{i%1jxRHvQL_Rm;>oo714mhuMZ59<;{({O zAW|*tL6q}TFDhda7CL%w_@|-oPYr<>ihC~ayr14fLw=%ELv!pzlJ)_Syf z=GJI<7{8hu*^d~3y#5_3p^Fm7FzED^`3W7jD%2si(oU&Ix&S0A&Pk^;eZD#vc1Qrj zkl922o~lws@tZIIimwsLOl4g7g8YeRuR!Ix+XtO?F`5bG>QGc7x~CG~05-9yFGiFz*sfumnk!#dic>l{?F^?;e6Q$++=r+Jrf);?nqoLQ%60@2@2Q#r@K{K)99l?~iub`E4pr*q25bOpoXGCV)5W^&eJ zA_ ziUe&+4Yv0(>H?DFPR6J#8AI9lT{}iSfpyf$5*7=V$9r*Zq`xRGF3CBOhO(iLmu6s7 zE0Mi|^zYL6AY*W8&O8d0&y4#ztwk;AHFOiy)l$J$_fG$4qc<6_N~;ptSa4eHwncC> z4IP}2HQkU0m_#zv5w(}z3D8-O1tUiTKXq1(EYB1|>sf5Pe}v1{9y5yn?cZ1SYm!hF z$?tw3k=Iwx8#SVh?7n`eoLFpm9)zDtBSXQASgNT?pr4*vc;InyXhC+G4cT57+TV_;kUl^Lb^ z$+^gB3C44b_hT%TZokZVr~aViun8Z8Kjp*)>KPg&BaXGUdiDRMPJx4sD{;9fQz*C33c@| z?RuJu`Vk>M5QtV8aKiQ3Iq`?nVRQtH6AFx2n>rbEg%l@_I;peMFP&JOsR~1o<4bVf zUn$n!KmM1m)UOU?{2wHiTV~TgKY+L9kY)WfAiS}XOib;Pc1WW2i0!Cf;1gLgmU zl%Qx7w?T0&l(*M#7^bzQR-%@-)wi712To4fV`Hh+!I@L_j}6eXyIIsj2#t?^{n0=2 zpS?=tE6!|A-%cXew(Gnax!0_Ajf0*_-!+XQL>@cIW3xPfVRBcaljaEOzQK^{5cF-i z-A_btlxYr$!oTv0Wy9fyC-GgG#Lwe3X_tL7Xc#%Tq;j|W_wfct)M+*NZlE(=o&DgB zZ`iH&JYcvj>d2$Sg$bq#F@9{_`6L<+QiYtN1pH4zN~8>eTpf6Em72h)8Apj5qH?DO`d#& zx(xy#l!9e&K)V7D&$An~z}p=u%z3+hp0ZY6Ww+6A=gl-6f?j!)Ej)~_FE$WJJbrU< zgIW2+z3v}^9`+j@c3R7(DEu?oLpD`akO=eS84fN9R3vRLzgJ1sLE7v&tuHzprfLf^ z@=+h@hxP2Lj||{XFOU=IQzGyHTZRi9OmCYApDjHOjyE^vq+6DK=uo9WUZv6C>MTml z@&in(+33)?&|JX+h_avio;Guhe#(vYL|L$7lv;2aHR}%bZp+^8H`5)Fl3i%F=Q!gy z$ciQutWydt_>$qO)Rs)Is~@V?>S1+MrBFYg9rwSd!_#R72{Dc5A0S&rV8cirMx?lV zL11l2MgUf^ZW;|l4UfX+Ya;=$S4?dS7)di8yv`nuN zkiHEg1v3?mZ#q$TZ(7}}#!WV;*3vK^Y3u60o@%a>)QY`9%Z93sRQpm8rJv4m-ov9~ zseK_?s`UM^58ueBrYF8Ivk@*L1JKMyarD*Kt|uDl*OX$>8|a6XSoe zYyv4FGWrj6h>TANe@(q7WO?ik9BPl8vvoqdCm_j#cB5xu=3Jt_Ab)asJ!x#xz-LG4 zZQpOOUl@f)a}KK-tCdcevK|E2xXO}G>H5zUIra?!PUv#x!)A0u?Kzsng0I0w9;NIt z?(~PxUS19d&i$BLE$4IQdZPBeKYDubq}A`AyZo|Pb{mU@mUA?rBjn4rOc-~;??>2& zEshIbE$b=ZwbYq68$rE{65yyvyDli+T$5XJ*+YQq?N>b))DX0o_Dr%g!(F8O)^8@R zf^v%JG3HhKxOXaQh`Q1bMj7<+V&INEADz$4ADh;DhlayzvEGQ$rAlimI)NzLi zDg&#|z}X--Hujuze&xg;mhOc5wN6s|t3G%6%DnqVPfQPUwZ@8CMaw~ z0$ui+yGbU60-f1*_&xY@ND%BrCth0k&#h&g7#P(qbzhk+YcOu~b{oNvO6%|Z?_Q>U zYkDWsQl!*Q-q+b*zvV>f;}1thOva0sG$Rbnx*LC?2FR3SlxHeh{<$h`ItwAD7O7W) zlY#U1N~=LCKRxs8pkJD){|jtucW1V*{Ot4~!tPZjX3R{8A(~~rjT_3C%f`OE(dfb^ zjCv^#p&tp`?&;9C-<9XFS%;>Ffa}>!V@M_Q=6=sQVsnOc0`|<`urbQ-nM-r1=_yLg zjhyn2L@$ig1$AmrH-R!nw=EoWGzX}^nqsZf;N~bbr@jKklVU87>Yog&S8}<1LF(D7 zGgSl6zR%G>4`1Geqk|s|PB2!kq|rp97@3|qm(+u^(yn^a=*efBy;PRQ6>=gRBhR)Q zcy%GUvOZ!1>P+N-Hh$kr4WZ!4kQ!lnGWFMIB=Nqinfvx!QLBtUwWAmMkKaqb?LQn1 zdYuRTqcznB--O&a{&t}M8r!8ZancfNq9;S1<vcR}%lEHR4(hOmtK$N>Gr zV`fx$wdWpOmwCYboIJ?u@*@BJX=f*Rl}u}1unGN*&@@Y<4@Veo+-TiG52(99yPUV7 zxjEcrdWtNdI4v2^Fntl2wc|ytRW0N);XsaYMB!O&s^?CeUd61ajPJh9=H3`28(VUz zc!`#`xt9)Hyx`)IY8Sl3ev!H$&oDC-aAfOq3(n+Ch-=*Wuvv&YEDL7`uVSFsn`;wtIsB~6DleX zF#GJ{bS%B3Mr6uUT5_PCCJ`Qp4Q!-`$NkioetgH`j2C}-#>E?d_Bmdq+bXdiB0eF1 z^7{P*Q*H!N8J~naSFW2zrQ_`R%v~`nMZ!pEF$LX<27q(ID5y2Ltel?rp!J1IfF^hU z8@}q@7LGRV1{PNl{j8K&|Jcj})F^^TnUrQ`ii7vHiLce`Yg6D~>;!(*~U4ZZV0B$ zt%~TDmi^_@0JBkw-~9Qneh^kR6&J-_*i@yPooC&BTTrni$T|&d$(sy9(q~pv`-EBG zcf$I}fPKC1y4(h7qCd8=*fS=|9;Wl^ovP4hr$X1?tP0AW4S_|?x(^S4|J7_Y4om~x zCYq|$p@nP{R}z@j@O2u^sn+#zIN5=)Iwl969UQ1n44+u#w#AvBkH5WV%qN;uPY6-` z*hE3mDZS*1K`#u1lUIP11AT$!G{j{2rl18mza&<3v<(`rk?6+35V+riKZIjKN)wz@U666&;K>^F(uy@J zdrr;}!!WfUY&1tH6p47mv|#@N#1mwa&F})wbBymUKQzy*pF2M5pYq#64rl)ZpXse_ zVbl@XyZ~((9RYq*XO4U@{V`vQ~_C5`YrA*_0 zrWcjLiV)8YvUYle6PdJU>7?rk?%OtkT)UpR#3WiEP*zZ@yx$Tr-6Ue(r{{JV^~Wp` zq1!Yr(B4_@X#j1oF~59p5%((@eb+5c`HlOAMMoe8gH+_?3PB-Q2!q|vyq;)w%ui0hj!O~} z*=1oK6lbsbHI^7;I8Bb$*bS|x=Zo?k5vg@SvRB+ij3113I7h?3A4?gG0`pUh7-4eX z>K-e+>|ehBwFahueMHMklF+TALLCl9x#CwraRaCq-l!y!87qkAjKVffLx5D&dV6Ca{Kn4K{ z36_^|AS>Zg7`CY#`>u*4iZ^&;4iWs>m_t6LCxli#4jj{&?9qu7DGwqnJwH8Gdw~gCXd30ata$pi3q-F`g3b6uD+8258ZwZ|5m|5=w>~eEL!b=Mdh^DYwQr2uo<=3S$%jxzB(voueH4 zTX9-lhQz^p_~ZVzu-AGp5_EM_mwFfP0S~1o(CG817aj+ytz=#$K2_ekMjK@Wor0^( z)2fiR5Mc$*>6O*e>HxQHgEsy56EA=GYsb*Uy;pfu+@`wcRmDXtXtGq9e3~kC=L=t_;{0xCg;sjKj$8VhAVUOPX{ z=n7)w>VQtJw6RPie)93J^7zb`z3l&a(mn8oF_El<|1cROy~tK{$SgyNZG(A(v5K;i z2~v(Bt;^guQRkBV-ZX0LeYcGZ9n&~f-2TNB`S4lc2W?`;6y#21u6>B{0P82mAk`bH%3~3)3 zF4_q45I2oWBC*=0kz6+bpKds=(YKwpV*{9gBl3t;RX zv)nEn>btNZT)m@@0-w(&$6Dn@`=+h-@+6dmRp1;Az8>XKRh|vQkz31mp8YX%5&(-& zX-%)OH}h`>-?D~Ef5>2?OU2sRKv# zFCZrmshe(k(_S+s^k8PN|81r%W;i=IAOM2i1zaXyYp>6tt-TodLU=kGZ0sI$^h~K5 zt2|~o7i%Wy=<}>Agf!jNF1WR}Ch|9>mv2*PO6?oW*mu$aycokXNL#OQ zar=M$pKgeO!N>I2*$b46;AOQ; ziVP76*ca6+%^~#!s=&04F;K~}?|Auwl~U>2%$5B0zDn!hu-Cx=4!6TU(!bxTOY5nv zBve}7_n97tl%2U`wwLL^oQxGP!3PncwU0^5sj7kXX{J9y>L5pe#=Oc5$hFJcuO9l8 z!4IXYI?I}EXt_G?)$cIz$Efx^gs!$p%5g@TO0$AxQ41cGGr<|s;|^LMsS!qY)O#Wj z6B-(HKVAks40AcI#o?$DPG3HKJ^l|fe?FT}3h~M)PkI+>Z5T@S!Dv5mZZ6Q|0tV%v zw8WH(d^Qbu3!v*PHx%i$P%8D%L3Kv!j6U3{Q_q&}JbU$y_2c?u%bJQEDgMde=a2dW zZ`X5U8S?7ywvdg?ym%y)pn1x zcax_#JGwjh27Z>)p?^vxEHj$^S`o>vROJUePvAQP!|J?YktN*j^Vc zzk1TGogmr3x0&Wm^|)Q5+eb81iaA=d%e8&XI=agR;n%#aK zu8NFAM-t48&Ee?nt{C@d+!UEExhX5#9E>&7k=}E5%#r6GEjcp@&iQKM#861a%UQjA z|3CiQJqSNpb2x0x0qq+5)DfFX(Dc>8z>L=2!JIC;d= z9H=Mx%gh_K_XT{cJY&{tQe1;L4WxJzeb%|lr!@2Dug`Hg)bHS$ld;oYPC8Y+);+80 zEuA&C>lg_-(%c#3ElIo1QoHO0qt@I?W8eQjY40B#$9dj)_6)~1>@W_xr!j1RATj;U z4>pEBXFyRP^@G!m1~jB034pL%SgVVPAw<(kEDIpl>*S9MdeAU|2#N@ba_HDO6CkBk z_OcfNpFaYEu`3RJ^XOy)y~vd`j-Ne4nR5J6ox(`{#xfND+gc zx8Hu==g0T?KF_0WOG9Jo^#-%K#0OmTX6t6?$1myz$^VZFe~jtAW)-dJ{;6%vGwXJ9 z>j|9zQPD&Cf%kC9WT-@%GxAIKQbMa1*LJCdYTdMz(w5R;eXMkzRBtAt3JO*viOt0g&T2{sDC;0U@q5=G|_askP*7b)tA!U$w_n*O;19CcqaFVm2q0 zAlUGR3v>yd;85uA+QhM4&C4#+hkBmEjz=KeEhW*dbUYd-(Bn)98)JN~M!CJM}+vyDgcglWv z)aV+^tWmOcomN3?F0N4|N;rV26}?1`RpK68ZH5Zu&g+MhW0|KqiaAL{M@oSkq30+% z3&^HlNNrmc^8!)DKEZ@sIFdvK4QccUY5A2-?Xqr}5(iFKA7hC0v^!8pVP=~(37 z8u12tfJs;L3DDj!xH0UW4JL4-TGqeuFB{+I$xJqUdzNUdl_T673{&<|RgaYNr)j3& zbWhoZ0S-26O$!~x(stFfQlv)^ zSk)Glk4`E!4Vl8q9*0V9%uzquJckpqO4)g4K;Ke&B;yu@?1%|z zdgpcCHD}PQjrN5*l5jT$I-n$b+ zN#P}4d2N8{#j^4y_w)LzF)iD3x+@M)5B4xvysMCtqh>9*SMV z#kNy0#LYc?n?n^^!?!kAcmL)8(nx!YPNMkj#iqZv9a_Va&fVJ4X4|in z_L6Z|53B* z8|Y@A+OfZJw!*^}JuC7oWsv_mY;gSam0w~>r{dPh>~r=Y4s<-M&q zFNpYt5ynxa-996@GOgYMIU11Noy7yQnH?0Wk-4;+$!_6p6D6bhvBGRSlygX`Kj=F6 z4YwVSf+0To!84RCRVpZcIXI|HCioaFadn8q)RJM)_pnCEjJKZkAM>8=NezxXTRHZ2 zz0tg84!dr-!T8R9*wixYqMiW3XBX`ys>O=;C_>R6E$v{GNymq@g`!Y%2N^AiI+1cP zl<|PivCNHj{IEJ$ZR=H_&DG3kvA@_#(1}Y6UW;2~+YnCJeMvzATj|)krWGXs6~^lc zde8EgE~d!bckyr~q{JYCH}Q&axK(Y=Zc#PcUR9$;ygffqbx*{f?K#%->?iGRVU5c) zB07A2{J;OH24QA=O)nMo*5TyVjyLULsuS_7Iix%QS}mi#QI>WT@F1Oy3zVv$_ZN$c zwj|u?$WDB{FVie#D&?nZSA-NT3uo!yG~8IzEPg0~nncZ8{U?C0dS;RO`@s%pSD-jK zu0VNO`m!>N!lvEI*y-kOtJ)Zr>y}^jo;~J`FZ8FI+&;I#p9OG&?TFX7~o&j(0SQw-uHP1jZfVSM5{lCvyp)vV}es;F?bn`{x{(0Dd z`hr>|j$fyNLOdr!Mt39pS=!)KjUfNnD>~FefsO`ySQcfW2nH#EU)-L0* zHoOMwLD)*N@YaEg`nQxRu;d4lY(H^W{iO7R;T?uv_^MhWJV@X;;5pc+%JCo`A>*~G zD$EMvVqecc=Is!@qfnS&cfL?)@j>agApIGB@#mj99?)?aLv?ocJHhGp-*K#ui#D(= zZdvnaCLrh1@c_*x#oWd@#BvPSH5t%?@_~XvGmJ;|ZG^VljU62v782hljCO@-&Q*?z zvBF}JkL1tyFRp%b;NmQ(>K^J}(eVfDZ7#)SXWYf%btNHzmmyN%R$@jPU|3|~Q6pwbEJ(Cy?ahI;sPhBnws)PZb8;5f!wZU_>DRAMz&W}PN? z%~-Sz_nxZe?sZXXQQgn1rnc;&i;BxD101&h`GPoRV); zyKd9dcsKN`-tbob)*FM=1igLp+pRB|;Y9z`#Hcm3{^)f1BePX@jT+BY76@6O&A4O4 z48{}{0i-G1upuuT#u(z|^GG7qgl1~7Nh(wAu3sh7#6#&=Kob`;E*|)f5}@8~enJoc zW2h#V$Boe73HMuonJ}0ZGx^ozPqIH(!#k^O*`FNvt}8PzJ$l?naSq2W4K^L?bkcLW zIy9$t`o9S|MN&)8d(ZbAE#)a8dEGy8#;2SAUjIz5ctm84Tq6|m!bd&$4~Qs|la#hx z!J^%d@4U0LU4JA><7Y_O72yEr}o?xE^l0|k4+J$!)ssD8KW1GBbq7mOh-aE!qk}m__|jdnAxN6tU&IM+U(8^zJJ3=R z*YPU%lijy*ODR~J_h?G!FIB4HbsL8fk`8;r`Bl*)U=aqhbPU5OS>OVhXLCmvtLxS3 z6Mk371Ncg`{GPr3HJ_(qHn_MSF#Mc<)zO&M>A|)gN)>WW1sANaogDkojuo{8Ap%4d z7eYW8ww90?*LsDa(E6bpb|K!zDw0hlrDMlIWSjIZk)iuEbshtS1aTdk2M$Inq-!oo zCUV?e8@5_@_?N%L>pcWxK1uW6;?7da?a&`&Js_5gHVr{YLq>Kfipf))V=2a6FWSf)LexQ0 zwRF2QW}jDdh%?ASpasIo7RE_&umb{q{%rP|T?y1yY-~3Zu9>7ss3vy1%X>s@x`%K` z{27^Y)Gj+khpkPQR4Kixa{6s(6I8X`R`JL4dDH0W8JfzOR`1|U_!lnqFGX@R&KFMo z#*4Z;!I1AsK-WKBC8mMY~rP(fPr4gQq*;J zfP!|L*vM$Xi-JrskVL=9Bg}afPpn8F_%VYO03Ti*Y6b!427ryhV^}^YKKHQS-S*2Y zadc-JQ~88H+F2^ZRZDG-?1`P47uD{m)vA$rw&#=fNME=-S!sQLxsC~ZNv{90xv8t) zKO(hJ#Wn!df;x?P-Zh+L!hkTlNeO1&1(1>D;Zu!EWrIOmmy|w7a`viTqic2PLEiL8 zrWxyRCwY#d)^aTsgZA&36a2wu-Hqu7c@mNgJWTed4Iy)@k3`Qyo(Yr?DQu9PBA=4p z#M};B?Nt=C?pjqw&HMUNe%S3kRt;{Z)vRv6V`qpAZ;nS3OU2!;Fv`GH*BfpowpjeOqwObW^M z5**dYs~9R*o8^9p%yUcG$Gnlplns^Q_OnB8^}RJY6#iA~Uzu;qWD5Z|{gGo2`DCdbwi+!>)VU;=(vMRtdHvV zltJP6PF0YpeDtf+2&wvrlyG?QdYk%ZaS*Yq`3)}bdaqhNQGHewD)fnynUKS`HHykHm}AYy`L)N)zR?&z>eO?Mzyua;S^)>5M@T3u^7qa_9j{fvY z^HbI|lcXP|!QS}}`iR`goR5%~-SiF5h$+D?peki}ZtHCUE1aEskh3J-}v>nSAYFUw}1J` zKyaH2-w8%LnMMAs4Evs3;2Qc$5@s*@nRc%dtV%e`ndU=&P?LyoN4=~0wtCq{9 zLyGc1g4^1vijO>={UWd+2xm6D`SkC@Zd;xldh4b?G<9Ft{^z!HG*X#0@!8ykcB-kW zdVZmZ+e&6TIZU;g&TCj zBaon&7AALs@4(eKhmAxTa}%6@;kS9NNotsR!4jg27C_YG@@W)ux@Ln))n-dOGr6j| z3&cF)dEEwR`OuZudWWLh2)f^&qUR7g`knos`b*ut!9zK#x2$*4oR4Nt_){Hrin*wE zCP$T1M&(Y3Lrk<~3!!zK6NeiK=r4}JEIxDdte#&i&4TpMfLmPml62S?1A{~YRmoF< z8%E>_KqN$!Ty_7B{md%K-In9CMegRl>5p!4gH$E{Fi}^*=B^4|V@B;2xWr2BS4YP3 zbmqz>o_+et^774A=5z&(ot7~%Xa89V4bW}U3_}L7e@j^)A{hS%j8$XKet-rI1DQQQ z3!Ie*`-uW~gSc`0YH@{ULB57k9lhg$m;`7KFcE}zMo%eUZJhg_ z1^1fwbI%RD`BYd$A-XXr8<7K`y+NWczzQ#Hiq_wEt4V z?mq+Mipxi0r8`zFkd;!y8MwfZcCi4jWFDnbGpWW-oEJyhg2UOZGDsn58T zQv!dt8G#h5?y=j4A$n~o?nV2_sd!Ic#G=6KjObzb6y;!)!jV@XcW=!gSRLz(T-3?! z8XjzvS^6MA74<6QSw$0L8nxDVlWW(`i~4=Y=TvlgJNCDMISX?lx&_o%6oR0zB)WnY zv?(1sw5npMlFBTrJqVH-?BRI~{-jPu?O%WH z%Wff8pF}`P2K_UOX_~yn4l6-qZ8_jFN?TZF!`RKckn@I z84Oy@_v}~Xi-)_9Ij;?plnif5qQd$sOP)gbizh$(66TPOfD6{F_07@dmFD$MojL1! ziVxZ(xJFCKS^EKor}7{;5{)QbZUfs+co<8bw^OqqKsqU>j-9B5U8_bsLKGubC6Xup zmPMNnkaO#sa<=LAP<_IE;zZ_*H|h?X8A|H!OVUPsa$iqrMC)MDY7Qc8B29d`G5S_u;Q6-QSmluEMN)Eb&-#WPL?+tuo7_#Iq>~DLzG*jVoj0PxLq_L-3nq28HB9T z24E+014_ukM}aHu>rIT@2jqh#`3PMV|09x|4GT9e!2siXAP>cjogD`}C`l(*m9dyz z%KBJp^VpT#z%ngoLy$zC>CfKT>>6FMaeY|Y`rfcr)0}EwNdg{X0G>iM=4Gol@?1m# zv9i$o2$hnf`e<>~RscRaV*XSTgbP}Lyg6Iuv1r2A8aA-Y=LBw!EEx_INA!bi_JSLk zGFdTu9(l46_Ni(a@gTOl9aCm6R&3@3KzQ`Eq|l>8^jQ=@J$n9o>9aAuA>Q9C?bi38a(N#DP# z9HVY+ax?R8q$!d_Mt|`hY@6+H3SQJF`U&_(JKvu*=91L$ChsNT9F6Lkf#l(maT;n| zfXK)1+hZ)V9ovrop;GjmyPYh-n`j!NL`JWwBr%fB>>vtsd`k#i7h7L; z@0qPFG)x*L=yv|E-@0p>-OofrN?vOI!--da$0DJvHx)YyqlS(OEj>^z!N%aA30^3N z7FB8{hjqN3)>wW`4eJb-;BmnJc+kKSmJq~jpTqOGA4gmW&2ZK<;V-&mu}Q-w&{#6#k!h>&e4)pSg525&V^G4?DyhV7l|xc8OnSeAkexLbeaO-i>|Yw+!^QFCY} z;zF!U-6?GTOS+HW{Mdqs_VTRzJNo+pz5Ql&>SFfq)E_K1#b^}cqIE!@1csKEsYfY0 zqv@$qliM%td?fb^Iyg}HWp9lLeQv580R$N~BubEg4$saV=A?UW&kE(sC{;|D=%|g@ zF1mIZiy~IVAfcD|Z8|Xzg}J9g)T#Rzzcy%qRKR@jDV%={-vn0JGQNqs)>>pz#|t{; zYxI!b#8SCZbVbQV>qtbu-lraTs$@Ul4U`&n?kF2ZaYQ42V*hO8=PgtztN=21)Q2D4 z&_w9}Oti*-bm0UTxc?$57vr7v0sDu`1fP|GDgdTW?v8Wi{F(ZM;Yu*bI3ztLtH^m{ zMt`Phz(%b=^gQ z3^y#7L}lxzRjf(ZDS-0ga)$vLBq*;$AqmZ_ z-<3@hZGHu4f|48GYnB!Az(rm+xbPc$C{&CJpJ8X+?i8HcZdP~!A?7X8p^iei@RTz|41D8eYp97e>j}k=50wmQmq!DMzGOYnJdCw zNT(L9B@-9&HpQHKbN_DOb)QO>eE3oIewa0)BsV4@0`F+_YC@9^uL(pIrw;y-4)Wh=d5?W_z8h>LFTs= z56#n-lom_#$W#eUr@?yEm()JOK%0laQy>75bS@Y%4hZBse2$l2wl@C zc1i?K0w_XS&PJ>c$2za}a{xG-AUu2}*+83sTXbu#RHDgbTo{oCB`uK74SRd~dbt?eMw=c=lJ^*9K{U>ob3uQ9$S)A>3KpJ70e0 zQ;(aEn@83H@WbY9PX7Jb4{2VaQeR^j89kiDX?c2l z&9#9zpqR$D6%VX1wQf5k><>$LltP6}K8RQ|mlnmsF<@8IHp`bLe!|(dTJ9w8bx?w| ztt0hb$8CWqsV03uk+#G;W_pB}Dml817!UT8< zZz?lix|9*-aXZLLevFJ%mvJUPn0Ni$-&`3ahfN{u(Az=ZOu!&7=V$M2CNZ^OE?72O zZXGPO)z+o3>kwTsXuS>}tO&G0LmB&a349jplaLAf=Hld=*9A+xbD)cY52a}9)5>XcN9C@BL_zl)pyKu*N&mPV&QdQCh zC}HdzQV0$1s6|o=9|E2j2_l@g<`Gj4hL~qYI6+g5PI%AlY*g19UDi?KbGEW}ogRoY z+qb5?vFu>aiGeKbe*JFmSTEI!1U?{x+K-=acv07;ZAQCBiOn@*zPN>$0~|K9k{K|- z{b(}8q6UNtDasX{gANfQvT$(Mi*|liZ?7g;o)Mndn(>Opt_C0lVt3D z|0Zv;$!z|s@1>E5@=x_q{a~^6jxkCPoJAeWlwajEuj;GC+v+y!X-6Az3^)kn3)ghI zUINcD|FCwoV^OWxPi1z2J$$HWV}YY@-}gGfXmKYS-N2t^sYkX`r?;p3iE*kceH+F z-@r8Ot3}R%QQDE&20{QJsPdPUjK+zYo>3Vx8_K6& z&-Pr-_7vR?9Qx!LK^QjTzM~gBK|>_jqNz(IMylEE9hB|twa=^Qq!v~gDNPfT!Ff_t zy}iDy+u9sxkFF8y8C|SffaE*LB_{5y>USXG%t2kI>lPdNU@+eqBuD@R%d#?$fO4=w`3f`ed>wlZ(%*aUHy^V5XHI`GAqyYrk)Xebk# z{==vvZqO)F!4?zDpZC6oD&hr{6EHByrWfS%z~6&7&?Dy25vB>_LVH!TKOMIa$AHae zW76?MwaYweaRBzAuWu{=ifWH{Lw_^}|EKItW}3F5B*_m!llz{v{-uNEEDO@M(83j` z!)~${C8KKRmZ(-4gI8Br&9I#;3C+zm3HQf#aW#!uz4dabX|A}pV@XL7Tn;H;7J$TRXNUcb9e`>#G@0xE;j|+yeo; z#Z!S&BuWOGs_B) zAZ5-`d_Z`8hBYDbkv}KehOj6TfY{)Bs9`&IUY%39uV!!gC+Q!465xZ7YPOUd(U6>@yD7;3Tu4J3Oh&_t6C6NTW zN+hq^^9qf}D_S`o4Zp3_Xfe2KB=5kYYqPJG`jMO^JGZWIXto&4&B4PA!<=M$?#C&u z@O}lDCrpo$(FsbJ%pUI{YkZ$aH z?&%rAubG!9nxJZPjs8RnRM>U4&BaoKKFv(%t3TR2+C1C&o#cl_$|l!4j2tlvjUY4d z!;{-=hTW(*@+Dq$I#Q=b^FmQFJE~<>e@Ypdd!`4oB$Rqn9RC>5pb+bh0_Q(OKE3OM)c#?d2I;uM!KlcE zN#k}JjIE!yjlAKhnrEEP3XHGH#+fGuek%PBZocoYKz1T=$Vl#g@x>Qf%?s9qY`^}^ z)1CcHlsXt^~w>j9E0TxAz z%CaZHqSyfJZV+P_XIGF60)VQgsEilNj$P!jWTTztixz5hV~%3oN^Z8Rec5dd>8wBN zRyB=n_QU|fT--!^dTsZ>xTG1fj_rO~QUBWWtUu_y_TSSZy4$*7T5oe;B|H1!#Mkyo z#^)jphDdRK*iJ{adk5jLZg2=#3E9W`V|&_Yt`Hmw@dY8-@hFr`#l3k$&=T4byKWz-TA#gYKWM0WT4iPacDY80rWc7 zOUYLIH043Gx;F;kU*aVQZp%*7JM+4@Tg_C3sAh%uXX0B(Nh_)Ms2bu7W$nIsJCwDT zB>;?p&|Y(I>4_{=k18R~JTEzpYll=PoYlT?9`L@>`Yr}mBtyjOVHZsM~{1gJn$4re%SdK0c!~iYC*3X zyOSAWLg9T#`)-kWJ9}j=4CGftp$vnj&o^uD+7U<`i7s%qduDh|oxv09QKAVWIhKo$ z*Cr-Zu&Cyx!$*7E*~1us+@L2g_Q{)L-e9GXJbnV3J+*#y8+m`}5I(DOsxHeC=m?te zo+{=^3-h#vqSvJGtE7%e&Iw}pV|`7(tUBBDrwF`Tt`^6P_l&V50n;8uA?lkX{As-+ zvM*9C)Z$k`(7=mvzq$b9Kgedk>t=D=k?W1$>^Hs!G=fgmdB~2pWKNfG-l1)xzCWjq z2##3ty9dxnfM>4D!+Z9VR7*b=pwRkBt~w0OWY_N`=SzF_h2%2tJ`#)-UnBSvN9i1{A1sv^o8zhOu_*xpl}M)^~-Z0A)g>0nqIVX3|bw?^qh9} zl9$;pMGs#GBW3L8lxQ#?@sy0VL^&3mZb48S~_{h04*-=)n{=V50|PX z%1A`qv3gOk1S%bch4(AcOPu`DmdstF2)*b*BjeRUNF)AJE~=4?{1`IeQ0ikzHSawK z%DTth+4GS1P|qG$F@^L3t^N5AlOuf@S%{;xOw1WAC9DM2UW(R2>qxep~x+<2`VFt2Va&B&SZ}7z%g%Gps1d+w~fj-TzLI7Qb6o1J0z-5 z9u}lDfs7S`Px{YzP|vL3@|4)93}FXvkKQdtXR_aVrPQ8x^*Qf(xAlUH27JUlnh+=Q z{%_=l)dv`Sc#oMwpfdJuDokn3wL?8ugK$&Tx(%b3wEd)1FeEhX$)En3B@?ylR-aCs zQ$!^n%3Mv}qaiW6S@;hFHghSUl;LymV&OP=Vk(>O&iNS?ck+d1R88}Ocx z4axD-9) zC&{!TkA`t9>*fXvVcqQ>TBc|W>KU(<+GpM&)oM-%xtXFXn%aKzJqv%HHb_^COUQJL zT0Ht?mY|;<6sZ>h9T%k4!ns+rOE&rx5AwiTrmjDdq+m=yH2Q*I2yy(e_~Q3(*!+v_ z6RXzwc85W%>bVcHUv-(pex=9M3-dik!{x{q9#oMK(UX_1*oRP;cWf1&21E8%y`^lg zcdUx9)jhap65yC8AZ@5qU;D);de`bq)(Ozrw~gAEevhJ6(5|+OyQ0sc{T{K~OE9y} zD`5)B$rYoG2uYf&g+lluJpc|dLmqqq+axUl#xkhQ!T<%{@DOtM9WS(|2@S9*CMs#X znt!6&cHl?4w?2I0dFD4M39Fkvgx+i^!EyBe?-@WVdfm zel`f}M`l|eher|l1^4cK<6RuF7xe(IVAgr{Uc3G>4zHb@r#8=cj}yFR3^47&CLd^^ z3&mKb(VemDx-`96OIE2>+>55z4i!WiMed;tbO0+`#cql6#1v~<5KOK#mz)WnLw?j= zv1?)WntOh@^}DVL^CC_?>r%*oH1U)p`VC}xhl-32)pA2=XyU5>Ipsd?b*BdN^+4!z zH_cXovcB*~4J-!=)-Z_8htzXkE^bX0mH@Ds4L)k~FNXp7V8fxJCCQDJ<_xFlw5-o@ ziqFHJBZX3YsFYjR4LQF9$dHWTi8HTf==Y;cy#%z|n8$eGO#$>xJ^MuU30L2BJNvrd z6U_GjOmdtz41kbI8E&Z^nz*CrdMWz`m?|N4U6D| z1(D#ETHt~UVzV{#V|%SQs^7EeB!p-@Vw)M3!}<{+ZuS!IzC^jdNsTe#Z*r_eT+)_V z=k4Igi}0lu?CAXx%SKF`Z;m;m4pZ#FofcS)+x&X|O zFibP1cgWh4CBYExt3}vNaYp?l;Y8y%BGLYcE3PG zLv`MQ`})b&uYcG6x$WlJnF1y9alz-=6Qmv*p5`2i9l`=2^cktaH?yI$JKLV-vAy_g-_6qLlAYrgBvW z)h>xQ`=L$>0TsBT)WMF?*hhB!zSco02%TrUt&9bT|#=g$j<^ZLmxDU%kq3bd6wz-VzRR{Ve- zDbr*%*Bc_%0eN}4B@<~Bsn-Ar%Y#~>dFa4Sey4Q5t0ZPbJcjLhDxlSqUEFRTBE;TW zIu>J1OniF@N&fTig3CWvKN7f=zt<_fG@uty zK_&f8QZ-NXyV~WUGdq2vb8H5=p#FnS_|2}W3|Q}1Fj zh&f3M4CbF5n1K-owfL>c*4~JqPWJER-cL_US2-N8t0bO=lSnZxRpxe*=Bv0@k5FXt z5Lx9oTPZsk4HC9-6ZF)AJu3d)c5H11*E)GKmt#S-d5P@6_Afr7Fl!*8gn}ap^v`{A{HqDv?F5 zRtt&lGv)=8MbpHEUJt{h=?kZe_aKOtR*cMPdv-&J3_C6qCtEZm4nDO(b)6VS@Xh!1 zA~Q@sR7pFzVtXe_jvVQYQys1NU5i+xeUS{$m>oM+xWLBmS~}4NNgL!4Kqh0#(j#Ys zYa=o>+V=(%^U3yq2H1g@M_vD8RU&v5PFf7krCjo*R=TipXr(aV`#)#6)VbDx=DoqU z)E^gL?0|@9oYx;Bz41_SPv${#G>44=>2MTDdGUIvOMH?qdfVfKp1`~BaM%I7AGmP|08Y?(`1od>{bfI`5W9#@YkcbJ6Q z)LH*#FY0D;#C^>D3mP5{P0g(T58*kJIE$K}dJ#U*nnBSEOwYCq-R(M7ORF99M!uIJ zBZg)Mwn2`lFbje@;)cKlH&B!NI`(Gj>R~LpL(dk2$sWAyNp6>O%gJqYWB8!s^VR1e zMcXKye2;XQB5hB``&U7V%x$%t(l}kECaRg1Sz@)F3h3t9GwA#7{hmKLQ00QXAUO^1 zzWNENLmMW#TEzRkLt&5Iykd9V=xFO01Nvpaa~;i36*MMRJj$5t`(2%So;G7aU)1Lf zondxs#XCSvEEv_U#F~}kBmx5txCY&r^NQ)E#w@P%!tK<2zAz7oqLBY&HZ2B9ie6FI zR4}y6m0G}H7L8Hmsd;5%p@2UId;IR+qrHA_@8I%dQKH`Y&cBSM7t8>?O=os@p-3qV zYUVV?o+;W;-&aw5DSX@7o6rzWkCSu+-k9ZCD(dnD+|=o=l2HpU2#^9oTE zuQJ+N=5!Qlgc7D8CM-DXw51m9*L%G5NaU|=Tu-A*(Ok*O*h{5-%Asc^-c0tZ%xnbG zd%DWCd|Zt0|H-BsvCrufF*I^U@M$rjYsS5f(oW-GfASHPzX9Yy+({52dyIk+#5ab$ zOTl=;R&9kpPu7R#mW)vAkk*`;gH;kLl%sBVKE^_-^ftvwI* zJmJ2nuJj<>5{82xARFwqQOLwfoyS2VTjIMs?<1mxGs-{HGmvfkB(N%5POhHDIpgbd zhttD>m1+=o@DC0BB`Ao*G&(_O36AOxT*vlR)JVaIZJf&uv>IoxZUb5})r3=cK6zlE zNOjU`azM``4ZEsHKN3Lr2zQ_}EEW-`OBJLv~r&EGv z!1_s5YEB-XEC0nRK5r%gTLG7smA8%r#`x`Y_zUv!8Kw)nHt)YMfUi^d~CiU3d74SL(S2w0GZ>kvbE3 zTol^>^{I2FTQ^9_fU8oYzZJ1Ya3BjbpGb-{=+r9E1u=Sw8bnU0RnYS=oh8r49KNL@ z_|z)-VLDUuaK&QX7wu1nkbnAglJG#NSN!Mk*|+wboRfV9!j{bz^@qz#@B*m}1xRa@ z+jdbJq!=|!zh>tY?du0;+?&=jem$7hr|vy`p*&K@8iw1O@wgH2t(az^M=lyyDVIGB zLbqT`W(a1MM4TezV#+0wNynNfRL5P%v7F81M~yW@t?C4arKVZzP@MN>Ig%LtcW2{e zWP2?l;>!Amg$=jWd+xr7+)riTYz1*z%Ceqp=CXc{P$JX;dE)RK2~7}{fN z=?GX2kaL69R)J!&g|{QqS&FKle&i4MCk9}1n5mv>lsoBL?taS(!|m4I|M02pX15Hr zfRlLP(e|e4JBC0s_8#LvO-`p|C-FRVTcS<&H1c53ooE;e>Y5qIk-_nzS17%eX}fG3 z2FQ^KnIb$Se=3-s$;!&~qP_0G3K6--llTda@9=Z4pKMFvf<5g7wnCZ+cJDTE1F6dSwKD@vZ!K5jSe^Mn3ZV7x_g&u+{nuRIHgm>eGJjt+|4cZA8o{7%M+a%44&ZEY| zLQZ&(#9Gxz!rS8D06599$CD&VlBXf(m=ekAb1ZI{K^G?zwZEN=;O2lU@b4^3z8)X-+WWYoRvhVmAz}@qLTPFp;adx^2gO&DmoF zA>ZkB%@G$rILJG(86#l~ZTB@-(>y1bjF(Sk>zdJP(<=;V)wK3lB|GkAOPry~xWE3> zt?!!gP;R_2QT~Khc8mtT)7e+i%5i)ntv7buWj=uNwSDZ50n+Rx#`XPbJQgmaXWViu zUrB_$y57)}I1=+x+{`{l)2>%21<~@v6)Nj_=~z0UX{s!pZ2xS_27@5$eX`t8Ial#r7ky+lSI;-bK4&)0n>HU+ zPJAxwYPp88nU9sD$vaLuu6fv><6gREB(xwMe)M1NX)?`rfUf#FygEK>RV}c`B$%ff2H9V#8t3wSD^VX7!9_SMu11^L37NmH?D*+ z-F{<6Yik(LnFIx`Nvnf^ta5e z*{pHoj^S4ZujrWJu)ROq^Rcgh{!@u^7^|N;UOVDV%~rJRL}15N=ppu@;Tq0NP>XqW z)Oiga$cR)0(_&l&5C1bHR9#j&1s~W2BABTc*-Oi=1dfZ+*Wu zsLV!d3d?-Xa8sQ{Bfnr87Yw&-nqOM#3hR28-LsTc`%KnlHCC50u|~6!t?4Ghd?VHv zdT$u)5^44NM8a;2r*#f*7#Nz-_R*(Yqc`r>8)MUk74!F5xM*ff^WU}HIA?Jp))zWQ zicUa}vCRmr8$jtV9}B{LmZNpYDQlf(lTZ`WvE{}?=7gKI)mJON|Lv|LcC7sS!}ihI zk34->44v|3#apZxiG4>k_fKLf9lxG6#*HaGoK)=2QFmr^f92!vFQri+<9dVPcg0+b zLvbY5J8Ss{o@0ohl+7@R72Gg>Bt8=h!|_;osFHRQmepv5dNvlY{N9>A7=~%X;Rss% z1EEx@+>kz6Y2Zx_$Ct+A<3>ZOfvJXZM|(TwGwv%LV{^z@e(&)0?2RDM6U+NrnM%l` z>#|*w!x*xvzckLeY5lkB%kH`TM$p)6jRf`XDZPQz>cFe-~Z!U-D#}+bgAgf*u%lT zPJV1=f@u`TgD`y22qxlbx==%C%U3@B`vo4J;WzrHT%&F+TYkBcIP1P(US#b1HPdK# z$(#gU^54wb`YyM%a>lG!f6D2f31V-@jG$bhqQU>R6<9N|muLrDaA{NKMZ8c%gycUZ}hWT&$|8_vW_6ZKBo*uP;H5RP)EGjrYwr{m*+ zJ!gkui}&%7e~z4VR|YG~lm6y%e3F^3#t-%0%H#e}n92sO<5s#mvsz&mydQaLtW+*Y zwkAyd)T^7}gdG!em$DjuD2-os)vaKH9!XC54Lijf&t)%Bm^Pt*&#JmXV1>bq?%bK! zpDozzCQVa{S@)>X@S=Udd&`<04vbRD37}I0GEc;enR@4osZt@RE*Yv6{CB^rS?*a6 zeK8et8+#Mjjh;@<`7cJ|FJ}=^C%+}BT?$el$a)XQY zU>7QtZ|i74Yh0g#ZHu@zhz&INg_VY5)6KRtV(My;aWM7_AqZO20{n2+u-on9UfETP(^V^niVdGLC`a0PeAI@8~SQ^ z24!n17EIf*;CStLa0zF?m`)HEO$77y-EVbc@+(uZ#>BGr0^UG_Y@fSX3}}Lr=(7pu z5M#`ufFOS8vkjr6SY>@*Has4va<4OI_~ogkESJ;*Lc_F*ADD`zoOrsXJFM1lE*aCC zoRnj9(tmXpx6~Ss6AK5w_i7?7u``;&w^#s`Z5(33?s#NamV_ZsL*v9VFH~cb2a?Yd(ajZ>)8a$*{%#%WxJ%H}oTPE5znIr7t~smxL*J0?GW?(00`Ml*~x zW@B6})Q-f)-Tf9k3AV2{*4VI*W%Qzd^xg&zL&8YA4ccVl94^oJ03HqdZg9~sjY-kC z`Qt9qG?^Xd+wwHUlSs3dQL*rE38ILzQvER%6S~&}P-Wa-xZp%vGil9RMh`Y*J z@U_NXI@XmNj^Hn)TEkfA`rMuEIt#K2a*6X)}0m&TvqOr4p&lh7*j(>!BL2 zc~%2%A^{y|)!>1RR|5nqn2u{dI}OalK8le(?xt-!HsLmmBkv&+Y;ir*aASgFvuwS~ z>Kf@2YtXV~A5YBp!;)dR%e~4-unmE;FROf&R&uPo1|*st=4O>R0Q^qZ;)*?%G0vs% z?j!#eM@p3ZeyTt)$O-LnmdA$59;WpK#|P)7v6Z#)Ln6$qhJWM+G?vZ}1v5*g(}*}+ z&z2Kz=sLZGfXFw;o>Lj;edDu^9Jtyh?a77Da*;6f5z@pYEH3`W%u~5_pNCz}#tbfP zr4jP zE4D{&Nkqud_E^Vja)(4qJY!CEaQE+qI2!g!NOmDHLVYN#_qroNI4$FQUNVEut`hIPQSS_V z6_h4UEGd-g8^#Y~`KhZ`)$7c6I;m4`aOA_RwS8B*!|d&^Oiy?X)74tuQ45waRkV!h zd3&bhOm|oZE_P0DQfSf)fRM$`?IO~SX)BPb$$;`@7<;bYz z?{7t1x+}jOqy|H)S3JJuX}2LA>*}xkP*2pE_hsFP1y=XPR(BHX-Fm^I6~xpqq*(f& zJD+2KPGGbc51W%0oUVC$Up62J*u#qEjFz#^u*2N$bX9|}Fzg*U&D|H-scf;eu0Cg| z$DJ^>-zn{}2pnFtaZBxD=RT*DIyHgOok=>IfPhNY#0|@O^SRIVT8Wua%gn-pZgs8H zP~}%&dVl#hs}c^^>*K?2cVgzAWx6nl!`V;2*yPlu*{47imh6*khe_-QzXB zcVdDsYk_ewTj0I7{CR_qIZ_)ntttN6I$SE4>)-)-gyACn2NspUwvudrvn*H z#yc_c@BHKw?($u#9xV{O8Mh^-Kjv-Mr=Rk>vny|m_CDk9cOZlJzM;Qdj}_<{5jGCJ?K9r|ZDwU` zTs?T#kH2h>`hTi+j=mi9_de;x&rVHFy+ON(?knmL14Puz6Q>#cM>*(Uncaz(gQuny z8S71C>MX-6EUMS^$v2?4eS3({QP!lhXvM?AdS|D0*Z4dPdudS{qo52=*zXQ)7Z&$f zm?FN#+*}e6m9T$#vY~}LNm%c=IC=oOEwP&kwxQ4Oo4UFAl790U|6T4vd(w5o`HrrB z|GIOtHPQF>rH+CzgeUVtHXN9`IWwPR{mZOB2z-d+{k?_7&iQEh@A>`yCB=mcw`m5P zzK2DfS4MD2we(M2D)Gb{3h~J)#c*XxPPN02#I+v>1R#y(722@8-F-#3CVQ{wGyNfd zZRwxkE4uA5mu$70c)|1&eak!)%i;s5TJ&3rmMm|%o5+ICYGoT4&pW+twst3+?nI~6 zoj^J1L(7F)$>QGnrsxaG=Liz0y<8h(=6#`B;~U1Ir=~9P+3YTuCC%MlvciHI!-11A z(DC$QXII1Bzsr=f4bond>jd2t>+plPZ8-cxK2w4SFv9Vbw`20x@&093W07nvwP9xi zmKyX=btj_DPc@9s>D^&m#M}wG`QoNC{Q~c_Y`XdFtV#`WLyc?{8{NSGIg6%#exWwN z_H^uV!t^L5PgJ(I=x?Y?dO*-L9xZbG_QWRh?*I6(%oBKjN>3oy=uwFLF?NyX^%j4i zLs|$KScb2$u$PbnKKQ0DZ_xR&N_mWP}XLvW>37i|qMit`P-9uk0Z|%h~tBEJ?vY0g|I$l z&ZuhOV)3;?e+8%3?Bq_3b0?7n#|nFiAsmI1Tdf6z3&@~e2{JK9tVVl+w-ju)SK$XY zI4sJ1=kuRU-Fozzd%K4BaNydJYVEB1<n``B~>Rmp?=K^LFi?6@I1j-?`P=%kIZt?}{$+@%@YZ{Xf0P zB5wA-?fMtH3TyR`|DcO}>6#n;xyO3h{fDoAZfiFGF;_cu%{?*k(zUNR*WBTWmj`4i zYr*Q!$CK*CU#;ciLf02&Sj3FTz7I6@PhWR${`>LD1@nio6vTQhIA?}#s$x#L z4FFl3QoCr?Lx0l0VD`q(x~kq6p3C|HVC==#TTc>8csM32B5|R`-U|gKVHjQr)t5B;efxr zXgd;^rW!gC(-7w}J#YM&sVr*N{{DaZw069H-Et=rb>q4jVg}rb-@tK7!)w)B8|r?q zo=EwX&66^cWS8#5d?)X3cJ^5*N4NZ4o|Ux;%Z+8Xciu2&h$8vr zIF{Bqz39XW%Y;0cnsOT^YV$aH55Kg<46t zvg2KG-Vg+^4J!4Pfw1hvyY$vh6a8V-jgXD#uL0crrG1X(gwAknJaGW$x}nQ`ChWvn zb1RP9nRPm6hHKZYi8?Eq0sBa#8m4P{1qGWq_sDY_*=6(t%uoRgK_ra=$TUl+QQ` zKkdC`2EL<+#mWy03^g6|Wf2!)iIsK%hfEQ1GDt(44)m#bs?v~_NIKMb5|%^UF|kQc z&sy(z2?ARqB)0i7A;z#VdB*ZDwE8S&!fj2^0*x?mA6)=18IzQI5;&tEI8X%G z)^JVcaTyAa!XX$JQw;(gyZeV#(A=zEX_)+f+j}1-50JA+bH z>S#-2CDF9BrV&}v)l*});_`@e5}${)xD*Y zdTZFz+pPwQPS-Dc#qMLuRN}4FE4EHqT8V2C_{{^BRi1FV_6L2ckFBtAL%N>sE(W8H zUsn%1={rH)EGEQkV=tba)~sJy2~-7`=$ggiNc}!#v!CWypM5(+xZT-xk7gyJHN3&u zl*=@?LJx|xcARLO4yuWO(GIWF#)Bx?{h5)83$c_T8 z8ByjYl+snX$j;P{I^|Af^j90uP=QhypHTNGf6xPP3L-q0bx=qFk5H^3rdgM82^{nK zQ3f$T24(@|WM*O|fi?%w1P=C6?g2{`gQ@rak1W=tf!Kh2M#6ODlo=;*7YyKAfDgd0 zY`VG*H-1=qbg49!-%zVgWxx&TZD>c}f6Ce9S2A66jBI9gA!Yb(Eu^1!2o^S4aOqnr zu3@LebcCLCY+~a=8klskHxac11na7lm-GsB&MqV zJVw!90N{TUxfh1@{97?+Q0T|Mnq6td7rIV zL@ieb(mXHAVB1i1yMXzQZdy(g{{#xg|KrYTnq^X8Jd$UCPcyN~ZLcBXO$UG`*EwZ} zmDhB{!cRJowkZcDz!vpoHUl$pJq%fU>i*A^GXvnR>HY@Us0j0{ib-fPJV`sDI;y;X zZC|az43XWgLWK(x(RhXv$$Si?>PO7ep)o)YK=|q5^axOk(G^qz)7PZo{(u525Smfu zfgVahyem4PQqR3h@Ic_YGSeim8jodMM2fW1Kq0kBg*M|#@*vtB0I|v7g%o?x1dUi2 zOHn{<25JvL#I(~1O!RWiq_!FASvN7*Gsc*ub+ZqgD&zQAq=E6d!RulaL<2v`sgx`MfV9wi>D3zmR}vJ4Q=M1hf*U|!>>qSci_I!4ns>3Z4%(3|?BpT>fs zftUgM!n><@Amu_1>2zh>vw>{{ngyTEE`a$)DzUP%Rc)5Ekxwa#fM5}C{UJx2fXdvJ z&5SeMS+SQYAM$u815?bZ7r8P4@teN*(6?_4IU(?`6sx=zh&pQ*SPB7O1`K}|7v8m4 zXRMApn-~|wlrDf(qaB6H5Hq%JtpdM8c2|}APQPe)7xz$a!s_8@(wWU z8hX4yuW)4SH8g7tUP^1!9rl<@!^*v_Txf)fwf3{QLIJ-1zJi^*=}{jbypt1Ynmo?g4F^nt!(r8}&F zgWerX-+mc#KYnc8!$S$`FmUTC$LgA@)x4TlX*}uh4j*{4Tdi;Y!`r$hSTDwq4IP&8 zKqhyD!}qIkCSTPLD5`dZcQT;vmsf}Omo_NgDq=a$QtSac_*D0)qg(sJ6MH_;_4VpQ z8@Bg_`J&T0ak|zEE;mwp3BTZWOd|(zkV*Zh&2&F$-#Y2s$z<8T-%(6Fz1=v9tkLDz zsb#ww-hiYKTi^YCSOv)Keozf#H}1Q$>v2TLZtgwdU6AAv0>%Yajd5p|C%b z0E^))S~wqEtcLlmN+oDv4+WVA{^fxSHxv>iQsBaU322!7#f5vRmFpZK{WwiK4~JwG z5xkIp@~qpH8e0S_#+Ch!ajO&5LZE_eRAB+Q_!Jc22J*Ri)cfkMq&I^E0iLB#Mg&0* z-nsf^w(u(T+j=l~W}^Sg*6%uDX6m!f@T3Mtnmpp{v31Yh;5juIvAs((cWA}PV1NJ1 zxjjJ?=EH}9A=i99cl?z~>Y2u=N{`uJfc@1UY-!wSkF5eC1Snkb@9(eJ!SPa|xb~re z4-{_MqK5yb;-6_a!>?2huliayAiz^Lx$mz3@d>jCl(4%#IC3iYe4`Q^^miZd(raEu zjr`&r&Z){5dUt~18Ai{R#@MRo{`&e50OCoO`Ej`?SpBmgG)H+>T3H|yq_F7%qWL>Q z?BZyww+rY?hMuQ> z`1^#!dsizbC}mF2Dfwp*W^+$ufqDt7r;OttY54g+jsRE$Hrmn%Pc~KndW|reY;MFL znEK8F;~j`;5NsNZg59+jCVBdnf&RjQUc_Kd3>@rr#tSUEYy?djZXEQVYvuI8Rd*z) z=igx`K~Q6LLIY1##e7={0<>{ULkEI{Nd*KS70BuA{XN-FXtHD-gu3;oL7P@Ox?huy zyV+0SOm}zeucEA06sL?lWkmFca+{kF&4xcwI8+?YxNznRe#)&p;$(Ur4xp4B^5IuF zo11;mGy69b{LRgt8ug;ugD2b?E!A~6=T<1AKxeGW)6T9*YX=)CJQ$}GkC!F(oPOdu zV74yY?~uX_fO69O!&T74iO`~sVkLsx@VuStpKA%&d)z4i27`oW=s5SB0N6bK&xOJ| zpkC@9`G)I1i3XxnfQY_nP{fqccaZAzq`sjiWKp0?Sh@}^(TOyNf}Li>WiF{5?3 zwH3^m?&D^M$345{hma8ZniN#9Vfd6#Ubgc3Cr!cqyrd&xqbfQi#nQlu%!-HyCBsr@7F0me z6M{7YlA0eqv;t6eW4%Qy0CM{IzD&>Q8u)1ma(g9Gt8x@3zojv?`u-q4SOrpypDr9k zyAS*L?Se+rf;}l4NHhR?#E#LVYhYN>|A^xK(YrTC!dWUq7pCddDp}cDqg5{Lwwjbo zM}caEohbo3wathn~!#_-dA zfsukZ$cFD*^pji$rL%4TCY8Qr|uq1%I>SplhM{WXN{7zVqb*+zs z^R0eFa7ID(bQ{&%HT>wB&jaQOs0YsYpP%`U?`6iDfd+r4?_C1N%|U~omponr8vMaU znFRl3yFi2A9qti`unkiJ4NfDBA6}S^z?1E404`_B^3a9^?EG2#_5|%becMC!EZq5> z<1+2eB9*_>_Ze!`hB@cwbLfG?f>ctcVCg#T6wnk%F{#r$i1Bm3MAt=SW)5^&oT0=k z5>u7+XR#7}Tr({C_7O%i|6y+nNF`P0R!$KXb9j|YSWWWrSZJRo+d^!#UjFh+2^JDOWoyHT9pZV zb5(W|dbqa`Kr-y;s>1Io#;Mf}z@Yp#<$6b1ly)&BJFHP>WUu$!AH6MWf27(E#k9Ji zyK9oNVjrcOxky+K-8(&_&m8cf<|(7kPq7XyY>43vB^KIsJ>~ZYtaFFehM#LFbKDM| zHB}If2YTEwb`^?%WBvC~sHVwEdoSxUm8cc8bZxx>x&Bu*azb&G6z< z(>kU0mYQa>W;NgzR50UNUkQX-XW~ZTX^hl5*l5pcp81XM!eueC5PQ%UmGEAeHBVLt zam17miXcu^1H5@beE|@x30i=)H~`vQA!Xsc<6U)W-wd2cLF)0PpZplKG38^I;5+ip zW>Xj-T{JXqcmR2$rx&pyFn@LC-ILTA*JIOGWwdTrd}pSP;#|Y?lwzSO&33oB>ir6| z?&VMxLv=rd3PY`)bVA+*v_EK_u)tzpshCZn%IhWst*%2>Us$py?hHoutR1y|hp`mU zuioq6S}=$rSZ8Hb?et)tx<`ZhibiixPt~7tYL)6Ma0r~>2&6EaJ1YDk=}c(`k8iLg=(95Rj z!klW2m`*4pnUmEH+~2H|*0J(U0OEQW={>SpK?zeYWKP^&Vagw0iw!8_qYwt+JY`lg zP}WlhlpAL1WPOBg<%8C1oa2~o=tDSmoT>l&_YD?6D%lKc$WS0@o($j}s>ax<%Moj} zzB&p}*tvrN5>}H|E(n{z6QC%YfPrga!|J4aFx2K5D_GSq-HtI2>|ep-@}6W3fU2>; z&?|$PjNWmo4rs$$=COwv&3x;%-^;T=3W{k9PmdWOLeMBOV==~@mWnk|6h*U@Gog=g zV2S}l0msCqn;H-DLbDHLC>aSGD&?AcK|WFm@WIn$1tY`aM@$)ke5PL61S4-0zDfoH zRmK|a#wEgBpeM23U`Ct4Wn|sM0KLkT8-p68HN;hCV$fkW?T2-hBCrCG21^5|HbEV> zDOONnHv{~YS$p+)BEz~%&obg#3KL-z+`jx8yW4u;n}C>@n|-viOZKuU0#AeZ)N9jM z(r6=|j1F7iNKrLCp)@mv9k=XkR8SQs%{-Sd@F46P^_pVV^Mf&uA%hA#{t#=PR5b2o zHAow7u0fASoW4C}{h*O;@JuR}*05hA7am5$aLXg97~p91qGsIL6c$W=LWUN3mGw3T ze8h`6gh-|E2os_(1{j!O45pmEoIDJEp@j)9%VZ7AgtgCx&sIsLqF2U4(!s${jvq9EEf-d#7T zX*NA3guHRq8n_CsB`9pUL9;8vP5BJU`P6FSY2p^or&YJsiUy#d^mmHqyHEX?8CiWM zU4-YBwLo|gN)z)%&P81Xa~-h%a9Yv1h6`avn3dhDr7ARrM2m~O7-_)RjDB!|I|&*< zVOhlJ^TJLm3rkzX+@(h+Ke-s0%>Fx%ooIy9aUckonA6CqGH z0dyH9O)NG{dhBrV3#j&U8%* zNL7?t7x;a9OB78iIaHIW%&mEQOJf3vN(OvT)npv0uksIgqx6;zCfMq0kNkiuM8wZJ zEk<0~AQV8Wn*bYQ7vWy_htT8EVw{=setQTK+#{?j>>xY?I6AZ^Y?yo{?&)Ki0cRZ4 zU8U}N$a@w;7QMpI*z~Y-KV3JN*aQ!;zQabdM>-Ji)$8;QE zHcZ4-z0T@}3b!k^nm8siPi@tGYBkf@km_Mx8nd#&6IN;Und67t>c_%*Z#Qm^-V|c? z9qZ-6eOp;-n{WnH_zBzD*NtgFXJqNkbhI*Bi4&A>KNNZXcI&>}hHh+EmFs5x zQd{+{DuRVv846cNg)PjfeWp`a>zU|0C_br?%Jy2F3D6IQYLuQaFa=2@`*gsh-N%|J z97-wW`<#*9687NM`pD6MfB*tzSee-A)%TR99(&|e*ybQY3R%b|ocpQ7g^RbI3;Znt z7X<_C?o1HHAEx%<44p8jy`(I$ffM*I;e<^8VI4>4gu!YjGfg|3<{2^_E|KnC-e>*> zY8b$on|pBpVxVG6>HB#XumMVB-DdBrA;lRv+_he-;JJhwRQC0!RU3Kw74N$}+AgY(3B;p53VJ6&wxQqeFOjVxA0V0Qcg9 zzA?5!qcA`eR(!S;z_IE%dwjbT!YJP}5E3eJi1>QalC?mDz#|kp!}#soX){vw7kYUJ zm<$+AKUkmu6oTH!KcLK~N|m&~E7%;t3{-~H)9`!1&w38_l9I8p=U|b6V2pCC=az(( z1`u>`JpkSlLem7@fq^EZPUPx;vG=;Xmx1FJLRWNK@?`j5(Dyb|VE$)zKyF)^RBjIq zPGVg{d87*9l_49JGQCN`)N$dxjrq-7+7Gg@_JF0v$qbW4O-l^Qpn#)2ZHbMo-(3UF z6$%>sGPt8K@_j&2U!W|2njQ5WP`7^R|6z|Abg)}sOi@pW;XBlDXO=xwE$euvU`C8# zItHjV?h1ulI01GUhD4-8CA2_`K-mU>0Auo?ARmrmfGqcg#ui{VU^52RazHo$&>G+= zbP#`I-JB`~2J}mkvtWmDg&x7(1A^+!=Yo_WO?ImGE!y>k2iW!6*n9%8jxH*VX@IdH zB1Sa5K|r#+?Dg z&gx;Ck2)YsKdT>V;b?_P&XpksMMe#fFq+NMCD5R+Z61!Du_jG#H+D54bBgtrtiN%= zMoN$?)tc3CHv!O~AsaC$rE40`{ltx=#Mf*g@BZk3$IPlfTG#`4tj!Y{=R_!UzBDt4 zq580KK*%7NHlj7m{uuhCp#DQLvC?-lP^k{&AobEy_E#hpWD;@>^d#WS)vU(su9pf5Wos6H>=Jx7Xa6>^x*ku6g>B>3Kzu>5jIE6< z)?5en=Xbq`_rwqd6~HK;`OUu_3jZhI*;07kd9bgw^YFZ1xhN2~W@!LzK_)yO0PPHEI<1+x(~d+jp2*~1agSV=?oEgD3L>H&|fSJqHR! zkgnQR1qMmOV1OS0lS1?BC8oGFiXcTDYzO3JxBR! zSRW-EYK#EN(I8G06IPey`=ceicwF2OrBbin(jk$2`)$=<{kk@Zc6nZVdmN+Q%b2v^ zW(gix4oWv(0S?R_yG0=xi43ij6J;l`co}IR;AH%gwK51tZG50HC@-ig!$E+rwCaFW zPvN`x_^0E+Y9aE-1mKV0OXIR3o=V0kGOQi8rXJbIjdf+ZTd^!~nbM#QGz4&5+OTj8 z41C{wE!=10xe!dPc{aX?q6WkxLf>kHx&`Km;+a4NxeSFwKVzPaE--zu3zCEEYDWWL zKC9{bKo>ENE?VLk@BfYKvV_QX5yQT{C2RRvb|%s4)!pLYv%}RH*JHz;m$E`z+SKz?c!`o>pzzVo; zqXn5G);Xb-g_}{|)2(#Z3AJvqr<}02)9bK+ z7}yC*ThMN;{d}r=hgJfDloSY36E*}?-uQqQcZ}?Hx=N*yv)}lF5$W;-QkIf2wUz-d zw}oKGEGuC1mH|ctPXZ_)2JnDq01_D>qXIsGN{|GW7zhDe7#T>wL2#<^)p15?Jcc_4 zFg*JJw@ipBcx9?)ey;l+uBla|qt-4P?pLO68p@?R>)}YI9pd_`5NzYraC%diR;s^5 zFBlhn242Z%-zlvX3ZmmO z-xD zK>#|QJ4_|4GD2eMg1#7?096>bbr=nW6BA?%}P3JZ?9;eC>oK{ zG1O^k(V}A7Y6;rK`qFmA00%k(KHni6>{yu9_Q}V{q^kGWG0Z6|+Jq9Y3{349jggq) zdRs&6Ct_WxD6mP?c~T=h>h7j!TLWCf1u%4~8K7a~)fGnB&2&wgm9Y(7up$meF6tfMlh=rDM;!g!|T>*i|2 zFCbKDpW$>w8&MLlKG2_X8un_WWqDNA=3+BKw$RxC!;^jjCmOn%=r<@2;rSq_#4x`49Xc*85>d^N`OV(P zQm=`t3nFZG(R{S7^a|-rt{G8fd;~5<4!~47Ezl&;YYGvHKv{JN%<;g*HNxKS7?PfE zbP*3vd6-!(fZ~zVPT#Gjv1O@aGQeOuN4jN~yF0-MsS^uiY0(8yZE6&Y%0UN)NKygXYDMoOBBOl3N3pF(jue5i`Pp{NU#2F@{P=IL z+XpB%!O8`Z1NGbqXX1pX*uH^y9bz$N3>rEaBNN6y{VTK!VUHbFIO1UVF-tQQ|_~N7(UD7<}mh$ zBe?;L7Fp%m^pL&Z?&~eEm&qrbyQ}QT(amz9N%>_?)|&TY`yOKswZS}Kh!Ben!$g&K zdif#?WZEbax(jwzTOY_RaPJzurMgViqgbj9b@si#ek!~C8e@M2m~>8z7X_Ra zU}JJ_0ozU}6vX|u(~WwcyZgEjl&qUTPhuB0H~!?4g_m<`3rw)WvAd&NLcG+SyL(Llm4 zgXRk-!u0OCwPqWj7xb^)o~HrTG6A5PIdHgFsAflqXd@ms5HM=v7G4ZBwhG8@2=E2; ziW>?~6@OX{2M5lrBxkQZ2ocfrS^I?k=O6DrgefXa zw+4a386Ww(Y?%n!0jtV|9ya_MT@;8ZK7%F@? zCj2~+r~c~0IT&qQsuA01Gd}xBA%Lvc@Halm;|_WjKp)(p)AfX|CWzZA%9#-S*6#v$ z12+Pz0JO=Q%FowK?$1p9$fuE4H9K833b|4cqvl|P4RIp)J#4fh(A}Ng{h53V0F2EK zFu4(_KspV?vN?)PXkEwkL4Tzk?+u95))1j`JsnJh0iX?%`4%z_0&vT1N=R7kr#YDi zF=yJv+d=5(3PBEu;Xh=S(6JwQ301MC|Dp zbjT1sCdgIrf_QW8-vxmpA_?6DWNY)cHr8N+GDNeo{&0ZY;Snv)q26Ceg8_n3?LPls_4-1DM{Kk!Wtlc}iBg{VGR%+Qt zNJ=A7%nF$aKFHZf;$00YPdO=!@ZN?A$I0+?j7$inwh6{Y-{`T@8=qLuqbLB~p6&@y zy77-2koAh>V-VX8P)hsC`!t|qBA;?*V+xse(0!B%oEN-$=IxjWvcS+EL76No0*g{9WuKj%7vS6w#ERZAgaX%Lfr0m7{KZ8Y^@s0F_WTe9xLZu|(Te4S zvAIi&K~hcEF@SI%1c3v~x(y1F`x5hNhFP9c*9;kHZ)(76}z>LATQ zj7t(hxl16r(1;|aH-X;_f_hn!VL(H&1f~FC>SWqjBg_j!5H>ss=8>4D5?WonYDEhWn7+IMG|bqR9y z;n|?u1^djO7hy{(;UAA7+M?7 zo8|aj5QtkD?0P(jM1HO387eZz6eM7`jl>*6Z?7g zIQg?T4P-{U+3U!FTqWoXEB0{FHrOnjQyyoX?V9WW!yv+%coz|=_p@7EV79;#0Dmk8 zJ80bp@Qnxz8iAid)Csv5w`SP5$*cQb4m_*quJTNGRmw+ye4|WkFN6j<=V*XA%nnXI z!Cppg2l#-Y+2^h+DyRe4@g|<6Z1Dp%p>L0KYX;H{raP8@W;m*Tz-Hqb7&lIz0xsm} zF^krC;E(vZ^gvC8ji($R%bS&Y(B=>@4@950iR15L{q{W z{dVmS%ITq2D8_oZy1@ZEgN`9Y4)O{4hjouo_+3%>9P~R8ChjY~3X=yO63z&OIGh~Q zXKfq|qJw9;00UzlRXP&vVLVz_!ao@4Fam5w@!Y3=>v@{8<~NM7n!%93AtaOYABne} zG-xP^LO0ESw&rhWB;V7yN^G+?=TP*)|CQ=)1uIr~dn=nK-&r{AZ6!{BC0lo$Dw*CL z{>Q8JO!waYP`&rF|3>LGht#PTR@nb3m)~DGe#l>u3l7@N4^ zf6{tUe>7CxFRR90>pdGv;lTcCZuefR@3gn7cEj#{(N7VFpj%!}|7PJHJNV5gn%rmU z{~YEsCseUCIB>WUZ>bNT_U?OZe>o)WX-B2P_k5sfZ~v{REJ;VcZPlO!!sZ?LXl*M0 z9L`tn^ZP2B8}D-bwcGW;4fa|;eY?{aG1RrdsIv^h|6rmS$_?d8nPFZI1xOONLK z!fliL$}PV#rE|^H;)IQq_GeO#`#&|CGSH)yW0K|D#(8~4{^hVy3xgFeRmd`Ht}Meah&=ofBl+F!uphH|yyhE^fpg43MI#{OxmV#S5 zUWgb_*t!TVjAo>vkFuF18pj56l?)vgP9WOJ=6sAiuqh+hu2gFBp7F&%?JqlrZ=q?j^KF({xOf{T%PcCbpB z=`O|*cnEMcWyZ|Vao7RtQ{W5Cz`zUGPff}fGvUE~foB7}^SOTjh`U=;5fI}pp%d|B zLUYTL1)fvSrR!!Hs8_mJUq$x4fZo-_87WlgcUtKkm34O34qA9@p)VsYVU|r;8$bZS z*pS8;#XtpG0`t)mv$&nmKGEhH{@T~L0kc-7fkek_6MA{qFahzw6Il2tHd(Z!xu zX@(2-jFKuz0CFGXN_=i98Qd3p3`Dbw(L-(Wq2{G@_US4%&gw}v$7AFHcrCI<=_-FO zHX=|SQHDVHF|Gs!j%&4$1xz8&TI${Tj1eY)lanFNCK z7_u-)Vs5r@pbKFBE))|=X!w+yQB&1Z=$SN1Q$b6j(F8nV%`ZcMA6uX4FCMy)6Jnsz zcxYOusAaZMWcdZ<0D96`3E*CR;Gl}}6lD;_LL{zlGHlfu)Ip{d12b@!;_*~jQ71uk zH1-8@6kLhqDdF3G^OtWV`Kt%+MA*}<-)uXJUerB&lS>{LNT!x#gS zwH%vG5u_z42UDjGSw*32IMd>p45132a_Cz?)@{g6vxx!G_=57#5)AopANvV7$@lRBbFo%ltwk^FBv`cOYZ_qjRY{4?U6waqgF%&HjToP zJ+w0ySqk38;DZFxO4gzoC1AMO07CMy_-W9d)tS5#x?E-fe^q z6iw>**DqkhWz(VVPdbGm9WISZ zprfdfLxH4Bs6L@{(CMi*1`_~iHr;CG*e-$knE}@+Fqw)`L*tRm^*mEKN3c=Q7`g*+ zE?>wf?#cUc@6Rd-Hl|JL~jwa1q4eE zM<20O;uIa1xD5m=St)MCBx2)B#?7g36x>XtCm2syeqdGVZXVFqSScl1ihQa0PzXV_ z8`weWErl^!A`(9NP2Z+~E{muZupL4U#yl11m`c+fh7>)Cax=!UWVhLQ^h4JfpzgrQ zoxrV`Y^UK2K!t?_FJe?|9D>fkMFC^pU`xH$fzjQqTYcv0f++!O6cFD@iNGOL^Fh}c zlAfNFhQj%*Nr7`SV7cgynzDaunj1Q4)eCv6= z7{V5NYsQ|Z2+07K?gHP0oL!U)Og8Y;TP0oJszzD?ZvcbmPOADg1q;S|60(Q*TXxhx zX@@F&7HpR_J&;mL$L5Uz7X46VxR4u&K2g|CYyc#5dIHTt3t6%nsVR$dE1S5k>MddL zca`Y!tl_zPnMzryV8NIbNX0!?^QD@n*ih0cQMr-(RG0JGKm5};j7;%Wfn_D~EAdz7 zzO-Y5=VO>8o5n$B5-$mhCSWIis^FaS{|Tfi3wSKuFf+`*GV@(hG@hcLB`#}j_ut>R zStx$}h1@+SDA=8T*Pc=oZ9e>r#1!A%=+7MaEbN!@?%~W%K)=C>BhHhKkhH+I)Z?El z+@A~jp^_DDk4Qe8Y_s=F127>EpcIUNNR6#;0V@TyQ12~09#mdZTN;279tfxP4HP^7 zaI-q8;pMSMSMYG@X~!(?s5Q-Eeanb%k3io3@ZlZWzomjj@Fbwm`*cyWHzC<&cB{H+ z{q(oNTaDv@npzOX2<#D)L?T52h{hRc`Uaa4H9Z)Wsbg9Yjm^!-(Tcf+O$WPR^EnW| zEY|Y2g$Y;{!dG%vtstR*gkTlJaP4}iGYBP%<-P%+3N++C8~|c&tqJ8SfWdVSF@HOA zt`E&8IA{TF9t9pIV1(Vp9=}1x2k3QW0xP+d7g`TfLJ%d`Zy=BoquZZ>B`3h#N*jvP zaHpV86AAJOWM^)UrhrI6J_Un>+vocOxkE&3MikazKg2UI;0;J{gAMI(6b7DOC;F1o z5=wg35y+TeMm^@`D;Y9x9P}XIHEN(gjT($TAG}8@2WhUPj7R^fV;!<&SQ{oW{6=uy zh%yPmQu9+$-hshMsCtkEbI);cbE75LuvCqqHi_fTg2priIc(H?h;}RN^iIEg$lI+f zktMk@Vjq)6!`+S7r<=Ooy5grRaWk^pUkO^-s-$OesUG06H+9#*DoNSM!27NWgV zU1{SE!J8qIfkX-TI+lxl^k;KJk3j*+l*C>#nv{2BOCuJD6c!)I96ZWT0eEA2jjb?x zB$EHGM{a_w3N$;TkJOfp?ucBM2Bm=X&Ij$gDOUvQw4)_9hx8>DBV#rcgjXn{R$#B# z8N_tUzu{^DTa;NBWpvb-5Bs$T^9IBmnWr3=K=3gOEK&erA7nWtY6t|M0`3%|=57M? zjMsBFP#rXeu5M^lNkBu97TBi1+GDw0GHZ*mnGt1!!Ya*qiiIzBa*U!pT)PaAyXglJ zV5wyv^4|wO$OBxHegBH^7Cm^O&_TJ_#-rn>0tvOJJIOzm8yW!%7qY$~&AM?#RWwk8 zr;hpT2-wHYG7xHIfdO~z?qIX*qqjyHQx*Wm>BLxo@FANhj&9^a}e;8j}umTf&rx7eA3RmeyHzn8@ZIn`s*TcD{@Cbliqnv~EF z`3e9?(hSQQ;MY)8Kl4x6!>AHda`}KK!os;myV#(dxSUS54+G&BA|y~zd4Gl3*x7~Y zHmqw~wEL8EUl{tBjQM)X#_gs5g+tSisK$*vqAz0>6xS3*zMX+ z4Fm_hYy)P2e{070qL*Q>LXF8ih~pu#z*@AScM6yDJe=4a8})S z8%#xEu|rPm!aUSsEsi@;i1lojglV`& zx;g&w^HUFlrC5XCm;u6qtV8b8~NBzW3WVvf(J)KN!yLp6)(#7-mc}bV?Xc1$Zw6$v4eD*imd1hIx-e z;}XQBhw6QvIVvu}aN%eWNf@VY77MIn73;kv*DN0f=IjmPFuV4RgRtIsJh$%R#Rb@(O_moiu&}*05ezz|0rZeAtKf6my5i255po)IlTtgC6g{ z0OtwtrCZ~_F$JS}7ocyp&~s)Ls%m@J$-^$z03 z^tzIQWf&0L;idc@mpyk$zwy)}2YsA5DgRk%z>%ckr6uUrnxG7!tv86`5qO9nH7K^LE z5@!+LGKNbJc$4|XpLT(~5Ty$Ujz^R>CyG*80>{N&dkdoV`vJ&yk^JdRR0%1t-8^m zEOG{1AXZP~PGYvRT{uBiBhV}vgs`4SK*JI7h5OT|Os}q3JNvS;x8QGDwM9dGt@(Z1 z6(b|aTi755wo%z%VxxKdt;1B+-C8q7`t}D!#fXk)i1W)%m=rhV2T)LzF;)E2Ec+=c zR097NqU10*5N@38YqZDFu9sq+(n+JU_p1rTs~>XsP8v4uc9xQ=`$`&Q$gv=)#tD8f)np?hUQqnOliilZ@4Twgjf ztQN)*Ni$pL`^EkH6X+7(MvkAKF%(*gp~0DzIf^Z-V} z3jv+md#VA%0#S^Ee zG8B|MHA^Y$8a~ShftVXP(@&zajugkM*b5N%Z{Rbg;0-!*rmf`DGJGEevD}f zsM%+q7i%?mCT1{JI_Q853-F8)xHv*GM!KeJT1P%{y;YNjl&aB=QgrGiO(|#TjZD|* zEU=FV2r!U!$e4j{b!IdW)QyvZgn;oelZ`50b)xFD2L+$PvhE zMgs&=C5fwuYmARI+R2Z>#NdkiyjRCpsgh!^d^<2p{cwaQ^n zz4}31h#`?JvZ2WmF&oAN^#wpnOQ{{kI`lj(ujr(RV{C^^T)7AOj?#ek0SMMW#HeM;px5}C+<2fu5iIVb z?o?ymwQgv4dv33EopE>-M&Tjn7m}BQ5Ua*M zetMw6-e%R&pigiQeBH5CyK8&xaO1b?A67%Tkrb4)Lj90`%eK6{2*7`4M7{5jpbQEQ z))Prot#58T&3>0-#f@@D0Lkqv;orLFsp5YT-rK6@MgY_f!T-@mSO>{yUWxt14c7sw z>~dgLfui9XQVHJkAsoTMfdsP3I6D{);oVJQHDLGQY7S6z_V2SKVPPwZQ}ASZaW-qW zk|stK4}VyKI(POa;f5QT@q~`l3qHzyGsDjM}DNdMyPvq3t zdYt+xhmhBMYd7Z2+AtDK3k7YMP+`Cf;k5}<3)&y9KRmn%)-~hjs|i#Yf)v1aW4|%F zX(Pt>?mPvsFqUf_Pxr`nca;|#-~jz;KmXwdbc&!R7=|D)fC>utAF7pXE+*u$_Yqk7 z1e7k}1VS$ag^}&;C_5pXRKz${li&Bg>w2elvO#m;qyzgv38Y!`@_LQwVnWH2XyHhT zxko_1<8b!b&Xy7qBHZF)9TW*$ra#kj)b2kd7$lPNjrqD+tr+En8q7OBu@(=0{(31}pIPSZIYUZ9 zk)fj|J1$1dY~2N5PB$Frgn?r9^NJSP`=`GU-ZL3lo0}mMD5@v1BAa2!8arwl1W3Y8 zdwjN<14MHxJe&4p^OJ2g1My%F1NQj_=?s4}h$A4Q1d6lS+tj0nu!^KCm?3lw0)Row z0C0Cgj-)*h0g49HJ?cR46jWCW4Uen56bIx=^WqU`uLw(+o@w&&hfy^jkPuCisg!w? zDP8!EBc>4G5WNP~68&O^PiTCx#Hq7pCxQdb6ZLxa|Ly3K*f7lOQ_2+dia6!|eYc^} zvDf0Z9bp7LRq=;FR2omZ$FKMD?jCjyZSYPZ3SgZ`CdCu-iVT3)m_Br1#W0AO;Y0Pn zMz68?T;iWHA5sS7sybKzB?J{A`QsYI5|v`!WIOzy8AoAB7N(ClVKiLhMHwTx{kLJs zSRiE7JC-+m!Pq64RaUF`(p4q4mMIwC4U4RV4v=`L1qP^W)LZH$+x8JO1$j`sU11K> zBe5X>r06}eCzD>I_X;qnf!b(F9n;3aT|fSP698UN|KxQYfLFxino%1dlZ3iuaGlr_ z;SZMCaWBw}Vv-<=ld#*U1%ZU+5kNLGq}IM^WcP1le&PuO4a_lr8}z>%qgcX|EJ?jH zYaWv=T>Ta+ac%gF=9&8IuU#fQwg^v}1*I0lW0!(#&5#O##d_rJ8Dy4VY}4EI9eUu0 z5@zCbWG-*=_|^8CJkAHQB}g6dy^D~#_WM8<#P>o7TSg(Mo%i$BD7Kl_ewL2Z#p^(LCog7`7`u4= z0zmgODd3;c9SoL zX>r2G;i{$z{c%4$Bm~RPc z!P=BD=4pIGUQFVWAca>}4j_5qrl4>*G78v+m+_gjqqt}y7@o&(^VRotmeb7mAT|xg zHG{}w@&Lga*z^iW^DGficn*)bMYoGd7s% zsGbZc94a<{^*%mD?L`n|ns8;BVk4KU0Y*CyLxJTFy&gS9Uz6q*J)qaZL4jk2;FKs- zDA{TRRFb^pnK3tV&M@9xyUv|{sN|ifHAR+#EEOM;FoAE9lX6C}fe4SIYI(s#To1q~ z(L-v0a!NBvd&Qn--ustt7pN$ynP{?P$$zYsp>>>QuRF*`+|F;ZoINQ%g{e! zN-+)vLry0rC@sSZH$3+O_eoh96agFQvb=Ou7AP3Dq@{TLI9*TrHvPJNpkdrf3(23P zBm2o<4)j3Z*6pYpu?UC!2PLk5%rmW6UXekb+tET`B z`O%h_rm?t`Jl>&a$iukEz4AZm`8&MjL9R+OB-J6cq)6~5@{rnU#%QgTnC!`eNGy^P zNLqf&_+X&T@_rqRN7SDj$zHPI{xhHdcP_1L$SLN4w#+1pX^AERVThB&NuenLeMloZ z4mZJ_K+zHumsm165ldovCQU;;uJO5lxSnDp$&>Q6Rif2?z5qJ1_n~B#9JGj!W*{p$ z0v_K?dV`1oT$Vq4Nh**?#<=&<&Kf`v@5Gk%UEm23g%<3Cg8JWx(egz!N1?btb@s(_#Yci0Ziv zdA_WoG4|6pC>vdbh;s}GvT_=p$NUXm$(|VAO9~DP%YMuUsI+uA*jhf_k}nVZ)lCgi zi~0W#QDn-U{PV!j!HOUWwryacA|+RlocwQ;OHA0w*O|X^U)y3%NK5zu8Ru46ewKUb zEYttvzr<`ce)=7dVQ}l9mN+p)j1j-PRZ<3TKCNcfypwkN!<+R$@Di=ClQ^w)Kozha zgxm0Va1<{x01VcRbV8sm@Ef@CcaN7GI`v4CuUnIh)1wx2)pysYkous3%z{~ z*bPaJIG*H;QZ~)8^^zxmz)Guf#44D^9mIl)BffK0p7#j&j{DMcZxcV3GC(eXZzLfk zvSpbo(PFST#&R^7EAFL`h%(}YB^@t00ZBnRjcdK4@EJ4EjUc@>T%3M^O_X2E9`<9h zV8(=F#OT(OBHu(>Z9Ps<3y|u%k_ z_GIGr(i5cWc*A&khQrM`xr}5Cq=Xp4f=M_xj3BX$USJ!b9fD!Rv<$cggAaTn=1S@x zF#=ZI`9wcn0#75#8suR)z%$|}#z5Q5d zU_$mC&YVOJj2ubjUxVp|T_@$^)eCA2d_b@%s3EkHR6lt&X`*B}^kX?OVrZ1H93w7Q zfwi!0UjOf=C_+*KX#o=lT|Pi1c%7R}22$O2`?p6*#Lwen3!zbM0mY4gBvc#h3f6{p zO`bu6f_(9;cAa@1cOiPW=79x`JVT1zidM~%M!*;n3QdRtB7Olhw5SY|BO?tXsq~dZ z33x$NL$Vs95&3`yuZSy!yK|V9Pk1vb0a756I&I+tZS4uDt;~B;3x6LGSCPk zppbE7td&2>Ji}E61))4KZtl|jVK7a|p4{&kaxcTA5R=>%ZWK?WPNzcXuQ&C2fZS&hFBG-j|YI(tAMvnLYmJ z#S_lFc>qXbAzkQ#c*r*vk#uIZ2b<2L@}aX|sk&G~^N*Q9q-_nfjf(l#>5R!3weXz$ ziqVAUzAKwkUBwY&k<1)Z|ILYSU{Oqr9W(`_GjR%u8^D&t7-|;|iwxfZJc8TAT=Wxv zJ2tUr9iJELF)+z{-l&hoo7sG=adQQolX7BkfI<>4BJTE>^`L!|p~b#bjDzB-U<>2< znXC@+aH$_hnEXw|6SMu40I7^!j8crkEQX4aMt1@~BwmLtExPb&8A&NS>zb(&shr?z z4^So^FGvDn)BMBWkU7kdGkho~X4q((fkr>IN`^s!8k|5}JOm*lcnl=Nz7C1#DIPPA zH_^!A!!L&*X6wbv6N$ zCi%Yl-Rnq!ry78!CL)qSK{y{|h7c6rWQ!65q-Z)Tri6AuP(zmRAuMr)XES0YRg9IV zm{my48S$F^&wcXk$-N@jxSg>GRt}LwqBJwPbFMA_!Pv7**$xR72WIA^b z{q{VS{4-q{78ro61f`pI>*BAAO6zx@z4Ie7u^>5~%Kwr8P*<{&aYtk!{%AXESEO>j zLne>~$GwN&(cpyChIW>F$#(YtWK@+4)7KWaiUsU3b^zdRaeh!H)IT=M>Yyxa zqoU$gO*@@jM#b2~WkF(zW8lPGQl8?T9h4XiITqeBF5MGFWL?+i^I}eDTsTbH3rM*4N;|t%Ow#fassx{r2cc(2&CY6P|vwXhtp%=E?uot5S4P>yD z(HsFMeTYVAAA$<;@<*?qshQ-RxLLA>$570Fl06-a z({p*WdhVRezHC0%$=F}HY@S$ z{Pbe~FF5A47Uy66ci*?*>bXD4^K+Z;ugxT#r$t}<()kqooJO22?Q}CHxg{qP9ZG~S z^-yi*A(!&m)`yvt=REPNFNlx2Jjdm>=>?zq=sVkU_5~AN;>BwPyF@|FCVP`hOuEFm zwgG))q0w=kS)N)ho%GD$&(BKWs=r)Q;L8=^_n5@y2J0m%s+Ks{J~g%PZ{}Ysiw&{p zIRDLy5*o%=UOng36`xone|Dp}isScoT*b|cZe3KcMOQEH=T(ht$t*nYc~iGNKJV96 zeqHWbUY40~fwGs)_y5}YESL-2cAiUDCI7{FF1N@Q=YPe&->d~IpZWBjE3VWzH!f!_ z?FVkYVYxKcFuwWZ+Z*Q;_X!EN>YY&E+K|HXo5F8s=Js9hO~?idwm`lJ+2DAaY{18oWP?lM3H<(> zG?UyXcmu3kImsXPtq`GFLUqCoZUP5B-B@cT`<}mN%)c60^ykA%O6@^_k z9TU6yDvL9BJ0iQ-Ofr}FV&6`FQHV#^Z1m-`(cdxyikK^J450jmTG3>l(1n+VvM=3_ zSi0)358o(!;Ap zc?NSCzy6+!nfr5TFZOM@3?3mt8ApERJPmWPQY^gA)?*yM_1MC*SMzIW`CnO%izSxS z{K~R|9{MxCf2Fscd*5=`a=Ci>TL<(yw@t3}%rdv7yDS}3Dq}zQ6=BRT&#|n|!*Z7_ zUKW{^8O*Y0p8I8}`U&OgGU=@6$IH);%0ICC#^q@qa#=juU2(=TOiq2ebqz_sJP9KI z?_D$f4K4Y<;NC&Y$}@c<$f}PKwWt64p>eM+GFGVlTx#>J7mP=t12m0inE-PYv zo+4kt>E)7GLeu+r>k3M+f>4^d@$Difa=;bI=l1J`=cV1)BUY<0UYl@Vo zzG?O1EmN>%17Gc_)6ZU>B3&r;H6^={be6jIuU=w_4fGam z`Orqum#?c`0=w~|l#tnudUEwmjoBYp^F?5ksXuzd$u3J3@giLJcFC3v;JGvmcd2qN zb?z-=y)ISxOFp-N9P`ybTsC0onpbnlO)!)2n!?UV;!;1aN$gT3HIq&xhM{#Oq!rk> zmrIR#Q}SFy6mMobc&4eY`g6H^$M>#*{)U$P8iM}4hM>2pBvbDZwOFQOSq7A8ii`0R zgBLB;(r!qbm%Z@j-T8mztISf}X`&(S;HP$TzyH}h-e`M-#Hz7(VT;)|AXdQQuy*8auZkE{LmhRz-{cKf_S zUIh8C%q2bfQ>mFB{>+yv`IImwW9r}h=9S#L^gZ)r_C}U$0Rp{rNfw`-nq2&nnMGf;x;m+g4d)KZKId6UU(AnDX|k1ks+uL=>8RgvXc-I{ImN%kZ;0%giGJ>DMz5LZ&-}-= z^1}0(?H}LZaM9&A(U;5M$)4Hv*O%CrE+LtiJj+!wxDv52 zbk2J$AWY4o%SrNYe)P?_Jr91_$rZCUPcT=pg>NjMJKz2m%|Ef=$JBc^$+dDu%};Wr z-(Nq#>%*5zYsG<>F4d(Hc@|V{K_wpiqnlXT zIU0)s-?5B-T}Y4RYs{xjYsb-1Ezgg7y#QHa8lz zYNaPNq*T;r8Wx$Qf9!XEvxBt03_3dIanr|iRVuO@NR<~s&77b8WXonZwQ#6Pc5&8{ zc>3))) +user_io( + .clk_sys (clk_24 ), + .conf_str (CONF_STR ), + .SPI_CLK (SPI_SCK ), + .SPI_SS_IO (CONF_DATA0 ), + .SPI_MISO (SPI_DO ), + .SPI_MOSI (SPI_DI ), + .buttons (buttons ), + .switches (switches ), + .scandoubler_disable (scandoublerD ), + .ypbpr (ypbpr ), + .key_strobe (key_strobe ), + .key_pressed (key_pressed ), + .key_code (key_code ), + .joystick_0 (joystick_0 ), + .joystick_1 (joystick_1 ), + .status (status ) + ); + +dac #( + .C_bits(11)) +dac( + .clk_i(clk_24), + .res_n_i(1), + .dac_i(audio), + .dac_o(AUDIO_L) + ); + +// Rotated Normal +wire m_up = ~status[2] ? btn_left | joystick_0[1] | joystick_1[1] : btn_up | joystick_0[3] | joystick_1[3]; +wire m_down = ~status[2] ? btn_right | joystick_0[0] | joystick_1[0] : btn_down | joystick_0[2] | joystick_1[2]; +wire m_left = ~status[2] ? btn_down | joystick_0[2] | joystick_1[2] : btn_left | joystick_0[1] | joystick_1[1]; +wire m_right = ~status[2] ? btn_up | joystick_0[3] | joystick_1[3] : btn_right | joystick_0[0] | joystick_1[0]; +wire m_fire = btn_fire1 | joystick_0[4] | joystick_1[4]; +//wire m_bomb = btn_fire2 | joystick_0[5] | joystick_1[5]; + +reg btn_one_player = 0; +reg btn_two_players = 0; +reg btn_left = 0; +reg btn_right = 0; +reg btn_down = 0; +reg btn_up = 0; +reg btn_fire1 = 0; +//reg btn_fire2 = 0; +//reg btn_fire3 = 0; +reg btn_coin = 0; +wire key_pressed; +wire [7:0] key_code; +wire key_strobe; + +always @(posedge clk_24) begin + if(key_strobe) begin + case(key_code) + 'h75: btn_up <= key_pressed; // up + 'h72: btn_down <= key_pressed; // down + 'h6B: btn_left <= key_pressed; // left + 'h74: btn_right <= key_pressed; // right + 'h76: btn_coin <= key_pressed; // ESC + 'h05: btn_one_player <= key_pressed; // F1 + 'h06: btn_two_players <= key_pressed; // F2 +// 'h14: btn_fire3 <= key_pressed; // ctrl +// 'h11: btn_fire2 <= key_pressed; // alt + 'h29: btn_fire1 <= key_pressed; // Space + endcase + end +end + +endmodule \ No newline at end of file diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_1H.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_1H.vhd new file mode 100644 index 00000000..9a0ffdb7 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_1H.vhd @@ -0,0 +1,278 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity GALAXIAN_1H is +port ( + clk : in std_logic; + addr : in std_logic_vector(11 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of GALAXIAN_1H is + type rom is array(0 to 4095) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"00",X"00",X"00",X"0F",X"1F",X"1F",X"00",X"30",X"34",X"6C",X"18",X"13",X"8F",X"8E", + X"10",X"10",X"00",X"00",X"00",X"00",X"00",X"00",X"88",X"8C",X"1E",X"1F",X"63",X"70",X"1C",X"0C", + X"00",X"00",X"00",X"00",X"00",X"0F",X"03",X"03",X"00",X"60",X"E6",X"76",X"1C",X"18",X"8B",X"8F", + X"03",X"03",X"0F",X"00",X"00",X"00",X"00",X"00",X"8E",X"88",X"18",X"1E",X"66",X"70",X"30",X"10", + X"00",X"00",X"00",X"00",X"00",X"00",X"10",X"10",X"08",X"08",X"1B",X"37",X"1E",X"18",X"8B",X"8F", + X"1F",X"1F",X"0F",X"00",X"00",X"00",X"01",X"01",X"88",X"88",X"1C",X"1C",X"67",X"63",X"C0",X"80", + X"00",X"00",X"00",X"00",X"00",X"0F",X"1C",X"1C",X"00",X"60",X"74",X"36",X"16",X"1E",X"08",X"0E", + X"1C",X"1C",X"0F",X"00",X"00",X"00",X"00",X"00",X"0C",X"08",X"18",X"1E",X"66",X"64",X"E4",X"C0", + X"00",X"00",X"00",X"00",X"00",X"00",X"06",X"0F",X"00",X"00",X"80",X"C0",X"E0",X"58",X"38",X"20", + X"09",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"30",X"3C",X"6C",X"70",X"E0",X"80",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"06",X"03",X"00",X"00",X"80",X"E0",X"60",X"6C",X"3C",X"20", + X"03",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"38",X"38",X"68",X"C0",X"60",X"60",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"09",X"00",X"00",X"20",X"64",X"7C",X"78",X"30",X"28", + X"0F",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"38",X"38",X"60",X"60",X"60",X"30",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"06",X"0C",X"00",X"00",X"80",X"C0",X"E8",X"78",X"30",X"2C", + X"0C",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"3C",X"30",X"60",X"30",X"70",X"40",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"02",X"00",X"00",X"00",X"00",X"00",X"30",X"60",X"60", + X"04",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"70",X"50",X"60",X"30",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"02",X"00",X"00",X"00",X"00",X"00",X"20",X"60",X"50", + X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"70",X"40",X"60",X"40",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"60",X"40", + X"01",X"02",X"00",X"00",X"00",X"00",X"00",X"00",X"60",X"70",X"D0",X"60",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"20",X"60",X"40", + X"04",X"02",X"00",X"00",X"00",X"00",X"00",X"00",X"70",X"60",X"C0",X"40",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"07",X"0F",X"0F",X"00",X"08",X"1B",X"0F",X"0C",X"87",X"C7",X"C6", + X"08",X"08",X"00",X"00",X"00",X"00",X"00",X"00",X"44",X"46",X"0B",X"0B",X"18",X"18",X"30",X"18", + X"00",X"00",X"00",X"00",X"00",X"03",X"00",X"00",X"00",X"08",X"0C",X"1A",X"0F",X"CE",X"E6",X"E7", + X"00",X"00",X"03",X"00",X"00",X"00",X"00",X"00",X"E6",X"E4",X"C6",X"0F",X"1F",X"19",X"38",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"04",X"04",X"00",X"0C",X"0C",X"18",X"0A",X"0E",X"26",X"24", + X"07",X"07",X"03",X"00",X"00",X"00",X"00",X"00",X"E7",X"E6",X"C4",X"0F",X"0F",X"19",X"38",X"18", + X"00",X"00",X"00",X"00",X"00",X"03",X"07",X"07",X"00",X"08",X"1A",X"1E",X"0E",X"CD",X"07",X"06", + X"07",X"07",X"03",X"00",X"00",X"00",X"00",X"00",X"06",X"06",X"CF",X"0B",X"18",X"18",X"0C",X"0E", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"0F",X"00",X"00",X"18",X"18",X"34",X"37",X"1F",X"18", + X"1F",X"1F",X"10",X"10",X"00",X"00",X"00",X"00",X"8E",X"8F",X"8E",X"8F",X"13",X"1C",X"0E",X"06", + X"00",X"00",X"00",X"00",X"01",X"00",X"00",X"0F",X"00",X"00",X"10",X"38",X"F8",X"70",X"1E",X"1F", + X"03",X"03",X"03",X"03",X"0F",X"00",X"00",X"00",X"89",X"8C",X"8F",X"8F",X"1E",X"1E",X"1B",X"38", + X"00",X"00",X"00",X"02",X"01",X"00",X"00",X"00",X"00",X"00",X"18",X"70",X"E0",X"72",X"1E",X"1C", + X"10",X"10",X"1F",X"1F",X"0F",X"00",X"00",X"00",X"8C",X"8E",X"8F",X"8D",X"18",X"1E",X"36",X"72", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"0F",X"00",X"00",X"80",X"E0",X"3A",X"1F",X"1E",X"1E", + X"1C",X"1C",X"1C",X"1C",X"0F",X"00",X"00",X"00",X"0D",X"0F",X"0F",X"0E",X"1E",X"16",X"3B",X"70", + X"00",X"00",X"00",X"00",X"00",X"0F",X"1F",X"1F",X"36",X"77",X"7C",X"18",X"0B",X"0E",X"8E",X"8F", + X"10",X"10",X"00",X"00",X"00",X"00",X"00",X"00",X"8C",X"98",X"18",X"10",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"03",X"00",X"04",X"2C",X"6F",X"3F",X"3C",X"18",X"C0",X"E0", + X"00",X"00",X"00",X"03",X"00",X"00",X"00",X"00",X"E0",X"E0",X"E8",X"CC",X"0E",X"1F",X"07",X"02", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"04",X"00",X"08",X"1C",X"3E",X"1C",X"00",X"00",X"20", + X"04",X"07",X"07",X"03",X"00",X"00",X"00",X"00",X"20",X"E8",X"E8",X"CC",X"0E",X"1E",X"37",X"73", + X"00",X"00",X"00",X"00",X"00",X"00",X"0F",X"1C",X"00",X"00",X"00",X"10",X"30",X"18",X"08",X"0C", + X"1C",X"1C",X"1C",X"0F",X"00",X"00",X"00",X"00",X"0F",X"0D",X"0E",X"0B",X"1D",X"3E",X"36",X"18", + X"00",X"00",X"00",X"00",X"00",X"0F",X"1F",X"1F",X"0C",X"18",X"18",X"1E",X"1C",X"0B",X"8F",X"8E", + X"10",X"10",X"00",X"00",X"00",X"00",X"00",X"00",X"88",X"8C",X"0F",X"1B",X"38",X"0E",X"06",X"00", + X"00",X"00",X"00",X"00",X"00",X"0F",X"03",X"03",X"00",X"00",X"1C",X"38",X"1E",X"0C",X"8D",X"8F", + X"03",X"03",X"0F",X"00",X"00",X"00",X"00",X"00",X"8F",X"8E",X"0F",X"09",X"18",X"0E",X"06",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"10",X"10",X"00",X"00",X"06",X"1E",X"1F",X"0E",X"8F",X"8F", + X"1F",X"1F",X"0F",X"00",X"00",X"00",X"00",X"00",X"8E",X"8E",X"0F",X"1C",X"1F",X"03",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"0F",X"1C",X"1C",X"00",X"00",X"00",X"60",X"18",X"1F",X"0E",X"0C", + X"1C",X"1C",X"0F",X"00",X"00",X"00",X"00",X"00",X"0F",X"0B",X"1C",X"1E",X"66",X"80",X"00",X"00", + X"00",X"00",X"03",X"01",X"00",X"00",X"06",X"0F",X"00",X"00",X"D8",X"F4",X"6C",X"38",X"3C",X"38", + X"09",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"38",X"20",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"03",X"01",X"00",X"00",X"06",X"03",X"00",X"00",X"D8",X"F4",X"7C",X"38",X"38",X"30", + X"03",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"30",X"30",X"60",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"03",X"01",X"00",X"00",X"00",X"09",X"00",X"00",X"30",X"E8",X"78",X"30",X"30",X"38", + X"0F",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"38",X"3C",X"0C",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"01",X"00",X"00",X"06",X"0C",X"00",X"00",X"D0",X"B0",X"70",X"38",X"30",X"2C", + X"0C",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"3C",X"30",X"38",X"1C",X"04",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"06",X"0F",X"00",X"00",X"00",X"18",X"78",X"70",X"3C",X"38", + X"09",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"30",X"3C",X"6C",X"F8",X"1C",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"06",X"03",X"00",X"00",X"00",X"00",X"F0",X"78",X"30",X"30", + X"03",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"38",X"38",X"70",X"F8",X"08",X"00",X"00",X"00", + X"00",X"00",X"00",X"01",X"01",X"00",X"00",X"09",X"00",X"00",X"00",X"00",X"F8",X"70",X"2C",X"3C", + X"0F",X"06",X"00",X"01",X"01",X"00",X"00",X"00",X"38",X"3C",X"74",X"F8",X"1C",X"00",X"00",X"00", + X"00",X"00",X"01",X"01",X"01",X"00",X"06",X"0C",X"00",X"00",X"00",X"80",X"D8",X"78",X"30",X"20", + X"0C",X"06",X"00",X"00",X"03",X"03",X"00",X"00",X"38",X"38",X"6C",X"C0",X"C0",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"06",X"0F",X"0F",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"0F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"1F",X"1F",X"1F",X"1F",X"0F",X"00",X"00",X"00",X"80",X"80",X"80",X"80",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"03",X"01",X"00",X"02",X"07",X"00",X"00",X"00",X"10",X"B0",X"E0",X"58",X"70", + X"05",X"00",X"00",X"01",X"01",X"00",X"00",X"00",X"50",X"60",X"58",X"D0",X"80",X"00",X"00",X"00", + X"00",X"03",X"07",X"00",X"00",X"00",X"06",X"0F",X"00",X"00",X"8C",X"D8",X"70",X"60",X"2E",X"3C", + X"09",X"00",X"00",X"00",X"00",X"03",X"01",X"00",X"30",X"30",X"38",X"2E",X"EC",X"DC",X"80",X"00", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"00",X"00",X"03",X"6F",X"DF",X"FF",X"00",X"00",X"00",X"00",X"C0",X"E0",X"E0",X"B0", + X"3B",X"7F",X"7F",X"7F",X"3B",X"3F",X"7F",X"33",X"B0",X"30",X"60",X"60",X"C0",X"C0",X"C0",X"80", + X"00",X"00",X"00",X"00",X"33",X"7F",X"3F",X"3B",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0",X"C0", + X"7F",X"7F",X"7F",X"3B",X"FF",X"DF",X"6F",X"03",X"60",X"60",X"30",X"B0",X"B0",X"E0",X"E0",X"C0", + X"00",X"00",X"00",X"00",X"03",X"0F",X"FF",X"F7",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0",X"E0", + X"3F",X"7E",X"7E",X"37",X"FF",X"FF",X"0F",X"03",X"70",X"30",X"30",X"70",X"E0",X"C0",X"C0",X"80", + X"00",X"00",X"00",X"00",X"1C",X"3F",X"7F",X"7F",X"00",X"00",X"00",X"00",X"00",X"00",X"C0",X"E0", + X"37",X"7E",X"7F",X"3F",X"77",X"7F",X"3F",X"1C",X"F8",X"3C",X"1C",X"F8",X"E0",X"C0",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"83",X"CF",X"FF",X"7E",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0",X"E0", + X"3B",X"7F",X"7F",X"3F",X"7A",X"FF",X"CF",X"83",X"70",X"30",X"30",X"70",X"E0",X"C0",X"C0",X"80", + X"00",X"00",X"00",X"00",X"33",X"7F",X"7F",X"FB",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0",X"60", + X"3F",X"7F",X"7F",X"3B",X"FF",X"7F",X"7F",X"33",X"70",X"30",X"30",X"70",X"60",X"C0",X"C0",X"80", + X"00",X"00",X"00",X"00",X"83",X"CF",X"FF",X"77",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0",X"E0", + X"3F",X"7E",X"7E",X"37",X"7F",X"FF",X"CF",X"83",X"70",X"30",X"30",X"70",X"E0",X"C0",X"C0",X"80", + X"00",X"00",X"00",X"00",X"33",X"7F",X"7F",X"FF",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0",X"A0", + X"37",X"7E",X"7E",X"3F",X"F7",X"7F",X"7F",X"33",X"70",X"70",X"70",X"70",X"A0",X"C0",X"C0",X"80", + X"00",X"03",X"07",X"07",X"03",X"01",X"42",X"A6",X"00",X"C0",X"00",X"80",X"C0",X"C0",X"60",X"50", + X"AF",X"A6",X"42",X"01",X"03",X"07",X"07",X"03",X"D0",X"50",X"60",X"C0",X"C0",X"80",X"00",X"C0", + X"00",X"0E",X"07",X"07",X"03",X"01",X"42",X"A6",X"00",X"00",X"00",X"80",X"C0",X"C0",X"60",X"50", + X"AF",X"A6",X"42",X"01",X"03",X"07",X"07",X"0E",X"D0",X"50",X"60",X"C0",X"C0",X"80",X"00",X"00", + X"00",X"7C",X"1F",X"0F",X"03",X"01",X"42",X"A6",X"00",X"00",X"00",X"80",X"C0",X"C0",X"60",X"50", + X"AF",X"A6",X"42",X"01",X"03",X"0F",X"1F",X"7C",X"D0",X"50",X"60",X"C0",X"C0",X"80",X"00",X"00", + X"00",X"0E",X"07",X"07",X"03",X"01",X"42",X"A6",X"00",X"00",X"00",X"80",X"C0",X"C0",X"60",X"50", + X"AF",X"A6",X"42",X"01",X"03",X"07",X"07",X"0E",X"D0",X"50",X"60",X"C0",X"C0",X"80",X"00",X"00", + X"00",X"00",X"0F",X"18",X"37",X"2C",X"2B",X"2A",X"00",X"00",X"F0",X"18",X"EC",X"36",X"DA",X"6A", + X"2A",X"2B",X"2C",X"27",X"18",X"0F",X"00",X"00",X"AA",X"AA",X"6A",X"DA",X"36",X"EC",X"18",X"00", + X"00",X"00",X"00",X"00",X"27",X"2C",X"2B",X"2A",X"00",X"00",X"00",X"00",X"E0",X"30",X"D8",X"68", + X"2A",X"2B",X"2C",X"37",X"18",X"0F",X"00",X"00",X"A8",X"A8",X"68",X"D8",X"30",X"E0",X"00",X"00", + X"00",X"00",X"00",X"00",X"07",X"0C",X"0B",X"0A",X"00",X"00",X"00",X"00",X"E0",X"30",X"D8",X"68", + X"0A",X"0B",X"0C",X"07",X"00",X"00",X"00",X"00",X"A0",X"A0",X"60",X"C0",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"03",X"02",X"00",X"00",X"00",X"00",X"00",X"00",X"C0",X"60", + X"02",X"03",X"00",X"00",X"00",X"00",X"00",X"00",X"A0",X"A0",X"60",X"40",X"00",X"00",X"00",X"00", + X"7F",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"24",X"00",X"00",X"00",X"00",X"07",X"37",X"33",X"03",X"0D",X"0C",X"00",X"00", + X"3C",X"42",X"81",X"A5",X"A5",X"99",X"42",X"3C",X"00",X"10",X"10",X"10",X"10",X"10",X"10",X"00", + X"0B",X"03",X"01",X"04",X"04",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"80",X"C0", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"3E",X"7E",X"C8",X"88",X"C8",X"7E",X"3E",X"00", + X"6C",X"FE",X"92",X"92",X"92",X"FE",X"FE",X"00",X"44",X"C6",X"82",X"82",X"C6",X"7C",X"38",X"00", + X"38",X"7C",X"C6",X"82",X"82",X"FE",X"FE",X"00",X"82",X"92",X"92",X"92",X"FE",X"FE",X"00",X"00", + X"80",X"90",X"90",X"90",X"90",X"FE",X"FE",X"00",X"9E",X"9E",X"92",X"82",X"C6",X"7C",X"38",X"00", + X"FE",X"FE",X"10",X"10",X"10",X"FE",X"FE",X"00",X"82",X"82",X"FE",X"FE",X"82",X"82",X"00",X"00", + X"C0",X"C0",X"00",X"80",X"00",X"00",X"00",X"00",X"82",X"C6",X"6E",X"3C",X"18",X"FE",X"FE",X"00", + X"02",X"02",X"02",X"02",X"FE",X"FE",X"00",X"00",X"FE",X"FE",X"70",X"38",X"70",X"FE",X"FE",X"00", + X"FE",X"FE",X"1C",X"38",X"70",X"FE",X"FE",X"00",X"7C",X"FE",X"82",X"82",X"82",X"FE",X"7C",X"00", + X"70",X"F8",X"88",X"88",X"88",X"FE",X"FE",X"00",X"0E",X"0C",X"09",X"0F",X"FC",X"E4",X"CC",X"9C", + X"72",X"F6",X"9E",X"8C",X"88",X"FE",X"FE",X"00",X"0C",X"5E",X"D2",X"92",X"92",X"F6",X"64",X"00", + X"80",X"80",X"FE",X"FE",X"80",X"80",X"00",X"00",X"FC",X"FE",X"02",X"02",X"02",X"FE",X"FC",X"00", + X"F0",X"F8",X"1C",X"0E",X"1C",X"F8",X"F0",X"00",X"F8",X"FE",X"1C",X"38",X"1C",X"FE",X"F8",X"00", + X"18",X"18",X"24",X"DB",X"DB",X"24",X"18",X"18",X"C0",X"F0",X"1E",X"1E",X"F0",X"C0",X"00",X"00", + X"60",X"03",X"03",X"1E",X"1E",X"C0",X"C0",X"60",X"00",X"10",X"10",X"10",X"10",X"10",X"10",X"00", + X"28",X"10",X"28",X"64",X"64",X"74",X"38",X"10",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"81",X"81",X"81",X"81",X"81",X"81",X"FF",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"02",X"05",X"00",X"00",X"00",X"02",X"A1",X"42",X"C0",X"A0",X"A0",X"90",X"90",X"A0",X"A0",X"C0", + X"03",X"05",X"05",X"09",X"09",X"05",X"05",X"03",X"FF",X"81",X"66",X"18",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"18",X"66",X"81",X"FF",X"00",X"00",X"04",X"03",X"01",X"02",X"04",X"08", + X"00",X"00",X"40",X"80",X"00",X"80",X"80",X"40",X"0C",X"0C",X"07",X"07",X"03",X"01",X"00",X"00", + X"40",X"40",X"C0",X"80",X"80",X"00",X"00",X"00",X"01",X"03",X"07",X"0F",X"1F",X"3F",X"7F",X"FF", + X"80",X"C0",X"E0",X"F0",X"F8",X"FC",X"FE",X"FF",X"FF",X"7F",X"3F",X"1F",X"0F",X"07",X"03",X"01", + X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"0F",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0",X"F0", + X"FF",X"FE",X"FC",X"F8",X"F0",X"E0",X"C0",X"80",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"C0",X"D8",X"10",X"02",X"1A",X"D0",X"C0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FF", + X"C0",X"80",X"10",X"30",X"70",X"F0",X"F0",X"F0",X"00",X"00",X"18",X"3C",X"7E",X"E7",X"C3",X"81", + X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"07",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80", + X"03",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"07",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80", + X"03",X"01",X"00",X"01",X"00",X"00",X"00",X"00",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"01",X"03",X"07",X"0F",X"1F",X"3F",X"7F",X"C0",X"C0",X"FF",X"FF",X"C3",X"83",X"83",X"C3", + X"FF",X"7F",X"3F",X"1F",X"0F",X"07",X"03",X"01",X"FF",X"BF",X"87",X"87",X"87",X"DF",X"FF",X"C0", + X"00",X"00",X"00",X"60",X"F0",X"F0",X"E0",X"C0",X"C0",X"80",X"00",X"00",X"00",X"10",X"38",X"F8", + X"FC",X"FC",X"F8",X"7C",X"FC",X"F8",X"40",X"00",X"00",X"00",X"00",X"24",X"3C",X"FC",X"F8",X"FE", + X"FC",X"38",X"1C",X"0C",X"00",X"00",X"00",X"C0",X"E0",X"E0",X"F0",X"F0",X"70",X"20",X"00",X"00", + X"00",X"00",X"06",X"C7",X"FF",X"FF",X"FF",X"3F",X"1F",X"0F",X"06",X"00",X"00",X"00",X"18",X"3F", + X"7F",X"FF",X"7F",X"38",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"38",X"7F",X"FF",X"7F", + X"3F",X"18",X"00",X"00",X"00",X"06",X"0F",X"1F",X"3F",X"FF",X"FF",X"FF",X"C7",X"02",X"00",X"00", + X"00",X"0C",X"1F",X"3F",X"3F",X"1F",X"0C",X"00",X"80",X"00",X"00",X"00",X"21",X"00",X"00",X"00", + X"00",X"08",X"00",X"C0",X"C0",X"60",X"60",X"60",X"60",X"60",X"C0",X"C0",X"00",X"00",X"08",X"00", + X"00",X"0C",X"1F",X"3F",X"3F",X"1F",X"0C",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"10",X"00",X"00",X"42",X"00",X"00",X"10",X"00",X"00",X"00",X"01",X"01",X"00",X"40",X"20",X"00", + X"20",X"40",X"00",X"01",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"78",X"FC",X"FE",X"FE",X"FE",X"FE", + X"FC",X"78",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"78",X"FC", + X"FE",X"FE",X"FE",X"FE",X"FC",X"78",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"01",X"01", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"01",X"01",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"80",X"C0",X"C0",X"C0",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"18",X"38",X"F0",X"FC", + X"FC",X"F8",X"F0",X"7C",X"FC",X"E4",X"40",X"00",X"00",X"00",X"00",X"08",X"18",X"F8",X"FE",X"FC", + X"F8",X"7E",X"EC",X"60",X"00",X"00",X"C0",X"E0",X"E0",X"F0",X"F0",X"F0",X"70",X"20",X"00",X"00", + X"00",X"38",X"1D",X"DF",X"FF",X"FF",X"FF",X"3F",X"1E",X"0C",X"00",X"00",X"00",X"00",X"18",X"3F", + X"3F",X"18",X"00",X"00",X"00",X"03",X"0F",X"1F",X"3F",X"FF",X"FF",X"FF",X"DF",X"0F",X"06",X"00", + X"00",X"00",X"78",X"FC",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FE",X"FC",X"78",X"00",X"00", + X"FF",X"39",X"63",X"07",X"01",X"00",X"00",X"01",X"01",X"03",X"06",X"00",X"00",X"80",X"80",X"C0", + X"C0",X"C0",X"00",X"80",X"00",X"00",X"00",X"00",X"00",X"30",X"18",X"0F",X"07",X"01",X"00",X"00", + X"00",X"00",X"1C",X"FF",X"73",X"20",X"00",X"00",X"00",X"00",X"00",X"70",X"FD",X"DF",X"8F",X"01", + X"1F",X"03",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"C1",X"C3",X"C7", + X"C7",X"B7",X"33",X"03",X"0D",X"0C",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"01",X"03",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"0C",X"07",X"03",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"03",X"01", + X"01",X"00",X"10",X"40",X"00",X"10",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"14",X"36",X"64",X"6C",X"30",X"30",X"18",X"1C",X"1C",X"3C",X"3C",X"1C", + X"00",X"00",X"00",X"00",X"14",X"2A",X"54",X"0F",X"7F",X"7F",X"78",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"0C",X"06",X"01",X"00",X"00",X"00",X"02",X"06",X"CC",X"80",X"80", + X"00",X"12",X"40",X"08",X"20",X"00",X"00",X"00",X"09",X"0F",X"06",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"60",X"60",X"00",X"00",X"00",X"C0",X"C0",X"00",X"00",X"01",X"C3", + X"C7",X"07",X"0F",X"0F",X"DE",X"DE",X"0E",X"06",X"C0",X"C0",X"00",X"00",X"C0",X"C0",X"00",X"00", + X"00",X"60",X"60",X"00",X"00",X"30",X"30",X"00",X"00",X"0C",X"0C",X"00",X"00",X"01",X"01",X"00", + X"00",X"00",X"00",X"00",X"00",X"E0",X"E1",X"E3",X"C1",X"81",X"00",X"0C",X"0C",X"00",X"03",X"03", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"01", + X"00",X"00",X"00",X"00",X"12",X"36",X"64",X"6C",X"00",X"00",X"00",X"00",X"00",X"06",X"03",X"01", + X"00",X"08",X"21",X"04",X"10",X"00",X"00",X"06",X"0F",X"09",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"60",X"60",X"00",X"00",X"00",X"00",X"00",X"61",X"63", + X"07",X"07",X"CF",X"CF",X"1E",X"1E",X"0E",X"C6",X"C0",X"00",X"00",X"00",X"60",X"60",X"00",X"00", + X"00",X"00",X"60",X"60",X"00",X"00",X"30",X"30",X"00",X"18",X"18",X"00",X"03",X"03",X"00",X"00", + X"80",X"80",X"80",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"80",X"80",X"80",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"F8",X"FE",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FE",X"F8",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FC",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"1F",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"1F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"03", + X"07",X"07",X"07",X"07",X"07",X"87",X"87",X"07",X"87",X"87",X"07",X"07",X"07",X"07",X"07",X"03", + X"03",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"C0",X"C0",X"01",X"01",X"00", + X"01",X"01",X"C0",X"C0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"18",X"18",X"00",X"00",X"00", + X"80",X"80",X"80",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"C0",X"80",X"80",X"80",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"F8",X"FE",X"FF",X"FF", + X"FF",X"FE",X"F8",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FC",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"1F",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"1F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"03",X"07",X"07",X"07",X"07",X"07",X"67",X"67",X"07", + X"67",X"67",X"07",X"07",X"07",X"07",X"07",X"03",X"03",X"01",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"18",X"18",X"00",X"00",X"00",X"00",X"00",X"C0",X"C0",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"60",X"60",X"00",X"00",X"00",X"80",X"80",X"80",X"02",X"04",X"08",X"08",X"08", + X"08",X"10",X"10",X"10",X"20",X"60",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"02",X"0F",X"3F", + X"7F",X"FF",X"FF",X"FF",X"FF",X"FE",X"FC",X"F8",X"00",X"00",X"10",X"20",X"A0",X"44",X"44",X"06", + X"40",X"A0",X"04",X"08",X"10",X"20",X"00",X"00",X"46",X"46",X"40",X"40",X"98",X"18",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"40",X"01",X"01",X"01",X"21",X"01",X"80",X"96",X"88",X"90",X"02",X"02",X"03",X"00", + X"00",X"00",X"C0",X"30",X"0C",X"03",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"E0",X"E0",X"C0",X"88",X"00",X"22",X"00",X"00",X"00",X"10",X"00",X"04",X"00",X"00",X"00",X"30", + X"7F",X"FF",X"FF",X"FF",X"FF",X"FC",X"F0",X"00",X"00",X"00",X"01",X"06",X"08",X"00",X"00",X"00", + X"00",X"00",X"00",X"02",X"86",X"64",X"B4",X"DB",X"0F",X"03",X"01",X"08",X"04",X"06",X"02",X"00", + X"00",X"00",X"00",X"00",X"00",X"80",X"80",X"C0",X"00",X"00",X"03",X"03",X"07",X"07",X"01",X"00", + X"00",X"00",X"00",X"00",X"00",X"C0",X"60",X"30",X"00",X"00",X"00",X"00",X"00",X"00",X"07",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"03", + X"01",X"00",X"00",X"0C",X"0C",X"00",X"03",X"03",X"00",X"00",X"00",X"00",X"01",X"02",X"04",X"04", + X"08",X"08",X"04",X"02",X"02",X"32",X"CC",X"00",X"00",X"00",X"30",X"30",X"00",X"00",X"00",X"00", + X"00",X"40",X"E0",X"F0",X"F8",X"F8",X"FC",X"F8",X"00",X"00",X"10",X"20",X"A0",X"46",X"42",X"02", + X"40",X"A0",X"0C",X"10",X"20",X"20",X"00",X"00",X"40",X"40",X"80",X"00",X"0C",X"0C",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"96",X"88",X"90",X"03",X"01",X"01",X"00", + X"00",X"03",X"04",X"C8",X"30",X"03",X"03",X"00",X"00",X"00",X"00",X"40",X"C8",X"90",X"A0",X"A0", + X"E0",X"E0",X"C0",X"88",X"00",X"22",X"00",X"00",X"3F",X"3F",X"1F",X"0F",X"02",X"00",X"00",X"00", + X"10",X"0C",X"03",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"10",X"10",X"11",X"0B"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_1K.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_1K.vhd new file mode 100644 index 00000000..50436b22 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_1K.vhd @@ -0,0 +1,278 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity GALAXIAN_1K is +port ( + clk : in std_logic; + addr : in std_logic_vector(11 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of GALAXIAN_1K is + type rom is array(0 to 4095) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"00",X"0E",X"3F",X"7F",X"73",X"E3",X"E3",X"00",X"00",X"00",X"80",X"E0",X"E0",X"F0",X"F0", + X"E0",X"E0",X"70",X"7F",X"3F",X"0E",X"00",X"00",X"F0",X"F0",X"E0",X"E0",X"80",X"00",X"00",X"00", + X"00",X"00",X"0E",X"3F",X"7F",X"70",X"E0",X"E0",X"00",X"00",X"00",X"80",X"E0",X"E0",X"70",X"70", + X"E3",X"E3",X"7F",X"7F",X"3F",X"0E",X"00",X"00",X"F0",X"F0",X"E0",X"E0",X"80",X"00",X"00",X"00", + X"00",X"00",X"0E",X"3F",X"7F",X"70",X"F0",X"F0",X"00",X"00",X"00",X"80",X"E0",X"E0",X"70",X"70", + X"FC",X"FC",X"7C",X"7F",X"3F",X"0E",X"00",X"00",X"70",X"70",X"E0",X"E0",X"80",X"00",X"00",X"00", + X"00",X"00",X"0E",X"3F",X"7F",X"7F",X"FC",X"FC",X"00",X"00",X"00",X"80",X"E0",X"E0",X"70",X"70", + X"E0",X"E0",X"70",X"7F",X"3F",X"0E",X"00",X"00",X"70",X"70",X"E0",X"E0",X"80",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0E",X"1F",X"3B",X"33",X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0", + X"31",X"39",X"1F",X"0E",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0E",X"1F",X"39",X"30",X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0", + X"33",X"3F",X"1F",X"0E",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0E",X"1F",X"39",X"38",X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0", + X"3C",X"3D",X"1F",X"0E",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0E",X"1F",X"3F",X"3C",X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0", + X"30",X"39",X"1F",X"0E",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"07",X"0F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80", + X"0C",X"0D",X"07",X"00",X"00",X"00",X"00",X"00",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"07",X"0F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80", + X"09",X"0D",X"07",X"00",X"00",X"00",X"00",X"00",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"07",X"0D",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80", + X"09",X"0F",X"07",X"00",X"00",X"00",X"00",X"00",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"07",X"0D",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80", + X"0C",X"0F",X"07",X"00",X"00",X"00",X"00",X"00",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"07",X"1F",X"3F",X"39",X"71",X"71",X"00",X"00",X"80",X"E0",X"F0",X"F8",X"F8",X"F8", + X"30",X"10",X"18",X"0F",X"0F",X"07",X"00",X"00",X"78",X"78",X"70",X"F0",X"E0",X"80",X"00",X"00", + X"00",X"00",X"07",X"0F",X"1F",X"1C",X"18",X"08",X"00",X"00",X"80",X"E0",X"F0",X"30",X"18",X"18", + X"08",X"18",X"1F",X"1F",X"0F",X"07",X"00",X"00",X"F8",X"F8",X"F8",X"F0",X"E0",X"80",X"00",X"00", + X"00",X"00",X"07",X"0F",X"1F",X"1C",X"1C",X"0C",X"00",X"00",X"80",X"E0",X"F0",X"30",X"18",X"18", + X"0F",X"1F",X"1F",X"1F",X"1F",X"0F",X"07",X"00",X"18",X"18",X"38",X"F0",X"F0",X"E0",X"80",X"00", + X"00",X"00",X"07",X"0F",X"0F",X"1F",X"1F",X"3F",X"00",X"00",X"80",X"E0",X"F0",X"F0",X"18",X"18", + X"38",X"38",X"1C",X"1F",X"0F",X"03",X"00",X"00",X"18",X"18",X"30",X"F0",X"E0",X"80",X"00",X"00", + X"00",X"00",X"00",X"00",X"0E",X"3F",X"7F",X"73",X"00",X"00",X"00",X"00",X"00",X"80",X"E0",X"E0", + X"E3",X"E3",X"E0",X"E0",X"70",X"7F",X"3F",X"0E",X"F0",X"F0",X"F0",X"F0",X"E0",X"E0",X"80",X"00", + X"00",X"00",X"00",X"00",X"0E",X"3F",X"7F",X"70",X"00",X"00",X"00",X"00",X"00",X"80",X"E0",X"E0", + X"E0",X"E0",X"E3",X"E3",X"7F",X"7F",X"3F",X"0E",X"70",X"70",X"F0",X"F0",X"E0",X"E0",X"80",X"00", + X"00",X"00",X"00",X"00",X"07",X"3F",X"7F",X"70",X"00",X"00",X"00",X"00",X"00",X"80",X"E0",X"E0", + X"F0",X"F0",X"FC",X"FC",X"7C",X"7F",X"3F",X"0E",X"70",X"70",X"70",X"70",X"E0",X"E0",X"80",X"00", + X"00",X"00",X"00",X"00",X"0E",X"3F",X"7F",X"7F",X"00",X"00",X"00",X"00",X"00",X"80",X"E0",X"E0", + X"FC",X"FC",X"E0",X"E0",X"70",X"7F",X"3F",X"0E",X"70",X"70",X"70",X"70",X"E0",X"E0",X"80",X"00", + X"00",X"0F",X"1F",X"1F",X"3F",X"33",X"63",X"63",X"00",X"00",X"80",X"E0",X"F0",X"F0",X"F0",X"F0", + X"20",X"00",X"10",X"0F",X"0F",X"07",X"00",X"00",X"F0",X"E0",X"E0",X"E0",X"C0",X"80",X"00",X"00", + X"00",X"00",X"00",X"07",X"0F",X"1F",X"1C",X"08",X"00",X"00",X"00",X"C0",X"E0",X"E0",X"38",X"10", + X"08",X"18",X"18",X"1F",X"0F",X"0F",X"07",X"00",X"10",X"F8",X"F0",X"F0",X"F0",X"E0",X"C0",X"00", + X"00",X"00",X"00",X"1F",X"1F",X"1F",X"1C",X"0C",X"00",X"00",X"00",X"C0",X"E0",X"F8",X"38",X"10", + X"0C",X"1F",X"1F",X"3F",X"1F",X"0F",X"07",X"00",X"10",X"10",X"10",X"30",X"F0",X"E0",X"80",X"00", + X"00",X"00",X"00",X"07",X"0F",X"1F",X"1F",X"3C",X"00",X"00",X"00",X"80",X"C0",X"E0",X"F0",X"70", + X"7C",X"60",X"60",X"70",X"3F",X"3F",X"1F",X"00",X"70",X"70",X"70",X"F0",X"E0",X"C0",X"80",X"00", + X"00",X"00",X"00",X"07",X"7F",X"73",X"E3",X"E3",X"00",X"00",X"00",X"C0",X"E0",X"F0",X"F0",X"F0", + X"E0",X"E0",X"70",X"7F",X"07",X"00",X"00",X"00",X"F0",X"F0",X"F0",X"E0",X"C0",X"00",X"00",X"00", + X"00",X"00",X"00",X"3E",X"7F",X"70",X"E0",X"E0",X"00",X"00",X"00",X"40",X"E0",X"F0",X"70",X"70", + X"E3",X"E3",X"7F",X"7F",X"3E",X"00",X"00",X"00",X"70",X"70",X"F0",X"F0",X"60",X"00",X"00",X"00", + X"00",X"00",X"08",X"3E",X"3F",X"70",X"F0",X"F0",X"00",X"00",X"00",X"60",X"E0",X"F0",X"70",X"70", + X"FC",X"FC",X"7C",X"7F",X"3E",X"08",X"00",X"00",X"70",X"70",X"F0",X"E0",X"60",X"00",X"00",X"00", + X"00",X"00",X"0E",X"3F",X"7F",X"7F",X"FC",X"FC",X"00",X"00",X"00",X"80",X"E0",X"E0",X"70",X"70", + X"E0",X"E0",X"70",X"7F",X"3F",X"0E",X"00",X"00",X"70",X"70",X"E0",X"E0",X"80",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0F",X"1F",X"3B",X"33",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0",X"C0", + X"31",X"19",X"1F",X"0E",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0F",X"0F",X"19",X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0",X"C0", + X"03",X"1F",X"0F",X"07",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"07",X"1F",X"19",X"18",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0",X"C0", + X"1C",X"1D",X"0F",X"07",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0F",X"1F",X"1F",X"3C",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0",X"C0", + X"30",X"39",X"1F",X"0E",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0E",X"1F",X"3B",X"33",X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0", + X"31",X"39",X"1F",X"0E",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0E",X"1F",X"39",X"30",X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0", + X"33",X"3F",X"1F",X"0E",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0E",X"1F",X"39",X"38",X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0", + X"3C",X"3D",X"1F",X"0E",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"0E",X"1F",X"3F",X"3C",X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"C0", + X"30",X"39",X"1F",X"0E",X"00",X"00",X"00",X"00",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"04",X"1F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80", + X"0F",X"39",X"19",X"0F",X"1F",X"04",X"00",X"00",X"00",X"C0",X"80",X"00",X"80",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"04",X"36",X"7F",X"3F",X"00",X"00",X"00",X"00",X"00",X"C0",X"E0",X"C0", + X"70",X"F0",X"70",X"30",X"30",X"7F",X"36",X"04",X"E0",X"F0",X"E0",X"C0",X"C0",X"E0",X"C0",X"00", + X"00",X"00",X"00",X"00",X"06",X"0F",X"1D",X"1B",X"00",X"00",X"00",X"00",X"00",X"00",X"80",X"80", + X"19",X"1D",X"0F",X"06",X"00",X"00",X"00",X"00",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"0E",X"3F",X"3F",X"7B",X"73",X"00",X"00",X"00",X"00",X"80",X"80",X"C0",X"C0", + X"71",X"79",X"3F",X"3F",X"0E",X"00",X"00",X"00",X"C0",X"C0",X"80",X"80",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"04",X"76",X"7F",X"30",X"00",X"00",X"00",X"00",X"00",X"E0",X"E0",X"C0", + X"6F",X"EF",X"6F",X"2F",X"30",X"7F",X"76",X"04",X"60",X"70",X"60",X"40",X"C0",X"E0",X"E0",X"00", + X"00",X"00",X"00",X"00",X"00",X"02",X"36",X"19",X"00",X"00",X"00",X"00",X"00",X"00",X"40",X"C0", + X"16",X"6F",X"2F",X"16",X"19",X"36",X"02",X"00",X"80",X"60",X"40",X"80",X"C0",X"40",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"60",X"C0",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40", + X"08",X"00",X"00",X"0C",X"08",X"20",X"70",X"30",X"40",X"C0",X"80",X"80",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"30",X"70",X"20",X"08",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0C",X"00",X"00",X"08",X"CC",X"C0",X"60",X"00",X"80",X"80",X"C0",X"40",X"40",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"E0",X"C4",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0C",X"01",X"01",X"04",X"CC",X"E0",X"00",X"00",X"80",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"10",X"30",X"60",X"4C",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"04",X"01",X"00",X"0C",X"44",X"60",X"30",X"10",X"E0",X"F0",X"F0",X"E0",X"00",X"00",X"00",X"00", + X"00",X"01",X"02",X"02",X"01",X"40",X"A6",X"A9",X"7C",X"E0",X"80",X"40",X"20",X"A0",X"FC",X"03", + X"A9",X"A6",X"40",X"01",X"02",X"02",X"01",X"00",X"03",X"EC",X"A0",X"40",X"80",X"40",X"E0",X"7C", + X"70",X"2F",X"18",X"06",X"01",X"40",X"A6",X"A9",X"00",X"00",X"80",X"60",X"20",X"A0",X"FC",X"03", + X"A9",X"A6",X"40",X"01",X"06",X"18",X"2F",X"70",X"03",X"FC",X"A0",X"20",X"60",X"80",X"00",X"00", + X"00",X"00",X"00",X"00",X"80",X"C0",X"E0",X"4D",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"08",X"00",X"00",X"0C",X"49",X"E0",X"C0",X"80",X"80",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"30",X"70",X"60",X"C8",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"80", + X"0C",X"00",X"00",X"08",X"CC",X"60",X"70",X"30",X"80",X"C0",X"C0",X"80",X"80",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"80",X"C0",X"E0",X"44",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"0C",X"01",X"01",X"04",X"4C",X"E0",X"C0",X"80",X"80",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"30",X"70",X"60",X"CC",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"40", + X"04",X"01",X"01",X"0C",X"C4",X"60",X"70",X"30",X"80",X"80",X"80",X"80",X"40",X"00",X"00",X"00", + X"00",X"03",X"07",X"07",X"03",X"01",X"42",X"A6",X"00",X"C0",X"00",X"80",X"C0",X"C0",X"60",X"50", + X"AF",X"A6",X"42",X"01",X"03",X"07",X"07",X"03",X"D0",X"50",X"60",X"C0",X"C0",X"80",X"00",X"C0", + X"00",X"0E",X"07",X"07",X"03",X"01",X"42",X"A6",X"00",X"00",X"00",X"80",X"C0",X"C0",X"60",X"50", + X"AF",X"A6",X"42",X"01",X"03",X"07",X"07",X"0E",X"D0",X"50",X"60",X"C0",X"C0",X"80",X"00",X"00", + X"00",X"7C",X"1F",X"0F",X"03",X"01",X"42",X"A6",X"00",X"00",X"00",X"80",X"C0",X"C0",X"60",X"50", + X"AF",X"A6",X"42",X"01",X"03",X"0F",X"1F",X"7C",X"D0",X"50",X"60",X"C0",X"C0",X"80",X"00",X"00", + X"00",X"0E",X"07",X"07",X"03",X"01",X"42",X"A6",X"00",X"00",X"00",X"80",X"C0",X"C0",X"60",X"50", + X"AF",X"A6",X"42",X"01",X"03",X"07",X"07",X"0E",X"D0",X"50",X"60",X"C0",X"C0",X"80",X"00",X"00", + X"00",X"0F",X"10",X"27",X"48",X"53",X"54",X"55",X"00",X"F0",X"08",X"E4",X"12",X"C9",X"25",X"95", + X"55",X"54",X"53",X"48",X"27",X"10",X"0F",X"00",X"55",X"55",X"95",X"25",X"C9",X"12",X"E4",X"00", + X"00",X"00",X"00",X"07",X"48",X"53",X"54",X"55",X"00",X"00",X"00",X"E0",X"10",X"C8",X"24",X"94", + X"55",X"54",X"53",X"48",X"27",X"10",X"0F",X"00",X"54",X"54",X"94",X"24",X"C8",X"10",X"E0",X"00", + X"00",X"00",X"00",X"07",X"08",X"13",X"14",X"15",X"00",X"00",X"00",X"E0",X"10",X"C8",X"24",X"94", + X"15",X"14",X"13",X"08",X"07",X"00",X"00",X"00",X"50",X"50",X"90",X"20",X"C0",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"03",X"04",X"05",X"00",X"00",X"00",X"00",X"00",X"C0",X"20",X"90", + X"05",X"04",X"03",X"00",X"00",X"00",X"00",X"00",X"50",X"50",X"90",X"20",X"40",X"00",X"00",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00",X"FF",X"00", + X"38",X"7C",X"C2",X"82",X"86",X"7C",X"38",X"00",X"02",X"02",X"FE",X"FE",X"42",X"02",X"00",X"00", + X"62",X"F2",X"BA",X"9A",X"9E",X"CE",X"46",X"00",X"8C",X"DE",X"F2",X"B2",X"92",X"86",X"04",X"00", + X"08",X"FE",X"FE",X"C8",X"68",X"38",X"18",X"00",X"1C",X"BE",X"A2",X"A2",X"A2",X"E6",X"E4",X"00", + X"0C",X"9E",X"92",X"92",X"D2",X"7E",X"3C",X"00",X"C0",X"E0",X"B0",X"9E",X"8E",X"C0",X"C0",X"00", + X"0C",X"6E",X"9A",X"9A",X"B2",X"F2",X"6C",X"00",X"78",X"FC",X"96",X"92",X"92",X"F2",X"60",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"30",X"30",X"00",X"0C",X"0C",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"F7",X"FF",X"7F",X"3B",X"1B",X"07",X"03",X"03",X"01",X"01",X"21",X"C1",X"83",X"83",X"C3",X"C3", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"3E",X"7E",X"C8",X"88",X"C8",X"7E",X"3E",X"00", + X"6C",X"FE",X"92",X"92",X"92",X"FE",X"FE",X"00",X"44",X"C6",X"82",X"82",X"C6",X"7C",X"38",X"00", + X"38",X"7C",X"C6",X"82",X"82",X"FE",X"FE",X"00",X"82",X"92",X"92",X"92",X"FE",X"FE",X"00",X"00", + X"80",X"90",X"90",X"90",X"90",X"FE",X"FE",X"00",X"9E",X"9E",X"92",X"82",X"C6",X"7C",X"38",X"00", + X"FE",X"FE",X"10",X"10",X"10",X"FE",X"FE",X"00",X"82",X"82",X"FE",X"FE",X"82",X"82",X"00",X"00", + X"E3",X"E3",X"E1",X"C1",X"C0",X"80",X"00",X"00",X"82",X"C6",X"6E",X"3C",X"18",X"FE",X"FE",X"00", + X"02",X"02",X"02",X"02",X"FE",X"FE",X"00",X"00",X"FE",X"FE",X"70",X"38",X"70",X"FE",X"FE",X"00", + X"FE",X"FE",X"1C",X"38",X"70",X"FE",X"FE",X"00",X"7C",X"FE",X"82",X"82",X"82",X"FE",X"7C",X"00", + X"70",X"F8",X"88",X"88",X"88",X"FE",X"FE",X"00",X"EE",X"CC",X"A8",X"18",X"04",X"06",X"0D",X"1D", + X"72",X"F6",X"9E",X"8C",X"88",X"FE",X"FE",X"00",X"0C",X"5E",X"D2",X"92",X"92",X"F6",X"64",X"00", + X"80",X"80",X"FE",X"FE",X"80",X"80",X"00",X"00",X"FC",X"FE",X"02",X"02",X"02",X"FE",X"FC",X"00", + X"F0",X"F8",X"1C",X"0E",X"1C",X"F8",X"F0",X"00",X"F8",X"FE",X"1C",X"38",X"1C",X"FE",X"F8",X"00", + X"00",X"00",X"18",X"3C",X"3C",X"18",X"00",X"00",X"C0",X"F0",X"1E",X"1E",X"F0",X"C0",X"00",X"00", + X"60",X"F0",X"90",X"18",X"18",X"90",X"0F",X"06",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"10",X"18",X"18",X"08",X"10",X"00",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"42",X"85",X"58",X"24",X"24",X"18",X"A0",X"40",X"00",X"40",X"40",X"60",X"60",X"40",X"40",X"00", + X"00",X"02",X"02",X"06",X"06",X"02",X"02",X"00",X"00",X"7E",X"18",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"18",X"7E",X"00",X"00",X"00",X"04",X"03",X"01",X"03",X"07",X"0F", + X"00",X"00",X"40",X"80",X"00",X"80",X"80",X"C0",X"0F",X"0F",X"07",X"06",X"03",X"01",X"00",X"00", + X"C0",X"C0",X"C0",X"80",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"1C",X"26",X"67",X"7F",X"67",X"26",X"1C",X"10",X"30",X"38",X"78",X"78",X"FC",X"FC",X"00", + X"F0",X"F0",X"FE",X"C0",X"80",X"10",X"30",X"70",X"3C",X"7E",X"E7",X"C3",X"81",X"00",X"00",X"00", + X"00",X"00",X"04",X"03",X"01",X"03",X"07",X"0F",X"00",X"00",X"40",X"80",X"00",X"80",X"80",X"C0", + X"0F",X"0F",X"07",X"06",X"03",X"01",X"00",X"00",X"C0",X"C0",X"C0",X"80",X"80",X"00",X"00",X"00", + X"00",X"00",X"02",X"01",X"01",X"02",X"04",X"08",X"00",X"00",X"20",X"C0",X"00",X"80",X"80",X"40", + X"0C",X"0E",X"07",X"07",X"03",X"01",X"00",X"00",X"40",X"40",X"C0",X"80",X"80",X"00",X"00",X"00", + X"00",X"01",X"03",X"07",X"0F",X"1E",X"3C",X"78",X"C0",X"C0",X"C0",X"80",X"3C",X"40",X"40",X"3C", + X"F0",X"78",X"3C",X"1E",X"0F",X"07",X"03",X"01",X"00",X"7C",X"64",X"64",X"6C",X"BC",X"C0",X"C0", + X"3F",X"1F",X"07",X"63",X"F3",X"F3",X"E7",X"CF",X"DF",X"87",X"03",X"03",X"03",X"17",X"3F",X"FB", + X"FF",X"FF",X"FF",X"7F",X"FF",X"EB",X"47",X"0F",X"1F",X"3F",X"0F",X"27",X"3F",X"FF",X"F9",X"FF", + X"FF",X"39",X"1F",X"0F",X"0F",X"07",X"03",X"C3",X"E3",X"E7",X"FF",X"FF",X"73",X"23",X"07",X"0F", + X"00",X"00",X"06",X"C7",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FE",X"F8",X"F8",X"FC",X"FC",X"FF", + X"FF",X"FF",X"FF",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FF",X"FF",X"FF", + X"FF",X"FC",X"FC",X"F8",X"F8",X"FE",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"C7",X"02",X"00",X"00", + X"00",X"0C",X"1F",X"3F",X"3F",X"1F",X"8F",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"3F",X"3F",X"9F",X"9F",X"9F",X"9F",X"9F",X"3F",X"3F",X"FF",X"FF",X"FF",X"FF", + X"FF",X"8F",X"1F",X"3F",X"3F",X"1F",X"0C",X"00",X"00",X"00",X"00",X"00",X"E0",X"F8",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FE",X"FE",X"FF",X"BF",X"DF",X"FF", + X"DF",X"BF",X"FF",X"FE",X"FE",X"FF",X"FF",X"FF",X"FF",X"FF",X"F8",X"E0",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"01",X"0F",X"7F",X"FF",X"FF",X"FF",X"87",X"03",X"31",X"79",X"79",X"31", + X"03",X"87",X"FF",X"FF",X"DF",X"1F",X"3F",X"3F",X"3F",X"3F",X"1F",X"DF",X"FF",X"FF",X"87",X"03", + X"31",X"79",X"79",X"31",X"03",X"87",X"FF",X"FF",X"FF",X"7F",X"0F",X"01",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"07",X"07",X"0F",X"0F",X"1E",X"1E",X"1E", + X"1F",X"0F",X"0F",X"07",X"03",X"00",X"00",X"00",X"00",X"00",X"00",X"03",X"07",X"0F",X"0F",X"1F", + X"1E",X"1E",X"1E",X"0F",X"0F",X"07",X"07",X"03",X"01",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"3F",X"9F",X"C7",X"C3",X"C3",X"C3",X"C7",X"8F",X"1F",X"07",X"03",X"03",X"1B",X"3F",X"FF",X"FF", + X"FF",X"FF",X"FF",X"7F",X"FF",X"E7",X"47",X"0F",X"1F",X"3F",X"0F",X"0B",X"1B",X"FB",X"FF",X"FF", + X"FF",X"7F",X"EF",X"67",X"0F",X"07",X"C3",X"E3",X"E3",X"F7",X"FF",X"FF",X"73",X"23",X"07",X"0F", + X"00",X"38",X"1D",X"DF",X"FF",X"FF",X"FF",X"FF",X"FE",X"FC",X"F8",X"F8",X"F8",X"FC",X"FC",X"FF", + X"FF",X"FC",X"FC",X"F8",X"F8",X"FB",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"DF",X"0F",X"06",X"00", + X"FF",X"FF",X"87",X"03",X"11",X"19",X"19",X"11",X"11",X"19",X"19",X"11",X"03",X"87",X"FF",X"FF", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"20",X"C0",X"80",X"C0",X"C0",X"E0", + X"E0",X"E0",X"E0",X"C0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"1C",X"FF",X"73",X"20",X"00",X"00",X"00",X"00",X"00",X"70",X"FD",X"BF",X"1F",X"01", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"02",X"01",X"00",X"00",X"01",X"03", + X"01",X"30",X"30",X"80",X"8C",X"CC",X"C0",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0",X"E0", + X"E0",X"E0",X"C0",X"C1",X"C3",X"80",X"00",X"00",X"00",X"00",X"00",X"00",X"0C",X"07",X"03",X"00", + X"00",X"00",X"00",X"80",X"80",X"80",X"00",X"00",X"00",X"00",X"80",X"E0",X"F0",X"F9",X"FD",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FE",X"F8",X"F0",X"C0",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"3F",X"6F",X"CF",X"9F",X"9F",X"CE",X"CE",X"E7",X"E3",X"E3",X"C3",X"C3",X"E3", + X"FF",X"FF",X"FF",X"FF",X"EB",X"D5",X"AB",X"F7",X"FF",X"FF",X"FF",X"FF",X"FF",X"F8",X"80",X"00", + X"00",X"00",X"00",X"3E",X"3F",X"3F",X"1F",X"07",X"07",X"0F",X"0F",X"1F",X"3F",X"3F",X"7F",X"7F", + X"FF",X"EF",X"FF",X"F7",X"FF",X"FF",X"FF",X"F9",X"71",X"73",X"3B",X"3F",X"1F",X"8F",X"87",X"01", + X"00",X"00",X"00",X"00",X"00",X"60",X"60",X"00",X"00",X"00",X"C0",X"C0",X"00",X"00",X"00",X"00", + X"C1",X"02",X"04",X"01",X"C3",X"C5",X"01",X"01",X"C3",X"C3",X"03",X"03",X"C3",X"C3",X"03",X"03", + X"01",X"61",X"61",X"01",X"01",X"30",X"30",X"00",X"00",X"0C",X"0C",X"00",X"00",X"01",X"01",X"00", + X"00",X"00",X"02",X"01",X"00",X"01",X"83",X"87",X"07",X"07",X"03",X"8F",X"8D",X"C0",X"C3",X"E3", + X"80",X"C0",X"E0",X"E0",X"C0",X"C0",X"80",X"00",X"00",X"00",X"80",X"E0",X"F0",X"F8",X"FC",X"FF", + X"07",X"1F",X"3F",X"7F",X"FF",X"CF",X"9F",X"9F",X"E0",X"F8",X"FE",X"7F",X"3F",X"1F",X"0F",X"07", + X"FF",X"FF",X"DE",X"FF",X"EF",X"FF",X"FF",X"FB",X"73",X"71",X"39",X"3F",X"1F",X"0F",X"0E",X"04", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"60",X"60",X"00",X"00",X"00",X"00",X"00",X"60",X"60", + X"01",X"02",X"C4",X"C1",X"03",X"05",X"01",X"C1",X"C3",X"03",X"03",X"03",X"63",X"63",X"03",X"03", + X"01",X"01",X"61",X"61",X"01",X"00",X"30",X"30",X"00",X"18",X"18",X"00",X"03",X"03",X"00",X"00", + X"00",X"00",X"00",X"00",X"80",X"20",X"E0",X"B8",X"FE",X"38",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"80",X"C0",X"E0",X"F0",X"F0",X"F0",X"60",X"00",X"00",X"A8",X"50", + X"AE",X"AA",X"AE",X"51",X"AA",X"15",X"EA",X"AA",X"EA",X"15",X"AA",X"51",X"AE",X"AA",X"AE",X"50", + X"A8",X"10",X"00",X"40",X"E0",X"E0",X"F4",X"FE",X"FE",X"FC",X"54",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"15",X"1F",X"3F",X"3F",X"17",X"03",X"03",X"00",X"EA",X"15",X"AA",X"51", + X"AA",X"15",X"EA",X"A8",X"03",X"03",X"43",X"E1",X"E1",X"C0",X"40",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"50",X"F8",X"FC",X"FE",X"7E",X"3E",X"20",X"02",X"15",X"AA",X"51", + X"AA",X"15",X"0A",X"20",X"3E",X"3E",X"3F",X"1F",X"1F",X"0F",X"05",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"01",X"01",X"03",X"03",X"01",X"00",X"00",X"00",X"00",X"00",X"01", + X"00",X"00",X"00",X"01",X"FA",X"F9",X"FA",X"FA",X"FA",X"F9",X"FA",X"01",X"00",X"00",X"00",X"01", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"C0",X"C1",X"07",X"0F",X"1F", + X"0F",X"07",X"C1",X"C0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"18",X"18",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"80",X"38",X"FE",X"B8",X"E0",X"20",X"80",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"54",X"FC",X"FE",X"FE",X"F4",X"E0",X"E0",X"40",X"00",X"10",X"AA",X"50", + X"AA",X"10",X"00",X"40",X"C0",X"E0",X"E0",X"E0",X"C0",X"80",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"40",X"C0",X"E1",X"E1",X"43",X"03",X"03",X"A8",X"EA",X"15",X"AA",X"51", + X"AA",X"15",X"EA",X"A8",X"03",X"03",X"17",X"3F",X"3F",X"1F",X"15",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"05",X"0F",X"1F",X"1F",X"3F",X"3E",X"3E",X"20",X"0A",X"15",X"AA",X"51", + X"AA",X"15",X"0A",X"20",X"3E",X"7E",X"FE",X"FC",X"F8",X"50",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"00",X"00",X"00",X"01",X"7A",X"F9",X"FA",X"FA", + X"FA",X"F9",X"7A",X"01",X"00",X"00",X"00",X"01",X"00",X"00",X"00",X"00",X"00",X"01",X"03",X"03", + X"01",X"01",X"00",X"18",X"18",X"00",X"00",X"00",X"00",X"00",X"C0",X"C0",X"00",X"01",X"03",X"07", + X"03",X"01",X"00",X"60",X"60",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"02",X"0F",X"3F", + X"7B",X"D7",X"D7",X"AF",X"AF",X"7E",X"FC",X"F8",X"F8",X"FC",X"EE",X"DF",X"5F",X"B9",X"B9",X"FF", + X"BF",X"5F",X"FE",X"FE",X"FC",X"F8",X"F0",X"C0",X"06",X"06",X"00",X"00",X"18",X"18",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"C0",X"E0",X"E0",X"F0",X"F0",X"F8",X"F8",X"F8", + X"FC",X"FC",X"FC",X"FD",X"FF",X"FF",X"DF",X"FF",X"FF",X"E9",X"F7",X"EF",X"3C",X"3C",X"1F",X"07", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"C0",X"F8",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"DD",X"FF",X"FF",X"FF",X"EF",X"FF",X"7B",X"7F",X"3F",X"1F",X"3F", + X"44",X"B3",X"EF",X"FF",X"FF",X"FC",X"F0",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"16",X"FD",X"F9",X"FB",X"7B",X"3F",X"FF",X"7F",X"3F",X"17",X"1B",X"09",X"0D",X"07", + X"07",X"07",X"23",X"C3",X"83",X"C1",X"C1",X"E1",X"00",X"00",X"03",X"03",X"07",X"07",X"01",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"01",X"0F",X"3F",X"F8",X"FF", + X"0F",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"02",X"01",X"00",X"01",X"03",X"07", + X"07",X"07",X"03",X"0F",X"0D",X"00",X"03",X"03",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"30",X"30",X"00",X"00",X"00",X"00", + X"00",X"40",X"E0",X"F0",X"B8",X"68",X"9C",X"F8",X"F8",X"FC",X"EE",X"DF",X"5F",X"BF",X"B9",X"F9", + X"BF",X"5F",X"FE",X"FE",X"FC",X"F8",X"F0",X"C0",X"00",X"00",X"00",X"00",X"0C",X"0C",X"00",X"00", + X"00",X"00",X"00",X"C0",X"F0",X"F8",X"F8",X"FC",X"FF",X"E9",X"F7",X"EF",X"3F",X"3C",X"1C",X"07", + X"00",X"00",X"00",X"00",X"00",X"03",X"03",X"00",X"0C",X"7F",X"FF",X"FF",X"F6",X"EE",X"DC",X"D8", + X"F8",X"F8",X"FE",X"F7",X"FF",X"FF",X"FF",X"FF",X"34",X"25",X"1B",X"0F",X"02",X"00",X"00",X"00", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"05",X"2F",X"7F",X"6F",X"EF",X"EF",X"F7"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_6L.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_6L.vhd new file mode 100644 index 00000000..7432acf2 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GALAXIAN_6L.vhd @@ -0,0 +1,24 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity GALAXIAN_6L is +port ( + clk : in std_logic; + addr : in std_logic_vector(4 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of GALAXIAN_6L is + type rom is array(0 to 31) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"00",X"17",X"C7",X"F6",X"00",X"17",X"C0",X"3F",X"00",X"07",X"C0",X"3F",X"00",X"C0",X"C4",X"07", + X"00",X"C7",X"31",X"17",X"00",X"31",X"C7",X"3F",X"00",X"F6",X"07",X"F0",X"00",X"3F",X"07",X"C4"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GAL_FIR.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GAL_FIR.vhd new file mode 100644 index 00000000..5aff2022 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GAL_FIR.vhd @@ -0,0 +1,534 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity GAL_FIR is +port ( + clk : in std_logic; + addr : in std_logic_vector(12 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of GAL_FIR is + type rom is array(0 to 8191) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"AC",X"68",X"72",X"C7",X"93",X"3F",X"80",X"C8",X"5C",X"A1",X"22",X"90",X"B9",X"8A",X"41",X"62", + X"C2",X"A1",X"40",X"6A",X"C9",X"7F",X"64",X"3C",X"BC",X"AD",X"5B",X"4C",X"D4",X"62",X"3D",X"D3", + X"7F",X"31",X"A3",X"BE",X"5D",X"49",X"C7",X"7D",X"28",X"C0",X"A1",X"7A",X"7D",X"2B",X"C9",X"91", + X"80",X"6B",X"39",X"95",X"BA",X"91",X"27",X"C1",X"91",X"7E",X"6D",X"31",X"C0",X"A4",X"7C",X"7B", + X"37",X"80",X"CB",X"7E",X"88",X"64",X"40",X"8F",X"C3",X"83",X"83",X"68",X"36",X"D0",X"8C",X"29", + X"B4",X"B1",X"52",X"4B",X"E9",X"3E",X"74",X"C4",X"73",X"81",X"2B",X"AD",X"B9",X"4E",X"4B",X"CB", + X"91",X"76",X"33",X"B6",X"A5",X"6E",X"4A",X"63",X"D7",X"7C",X"3E",X"7E",X"DE",X"45",X"67",X"C1", + X"84",X"2D",X"A8",X"A9",X"20",X"AC",X"B5",X"7E",X"47",X"5F",X"DD",X"6E",X"44",X"BD",X"97",X"22", + X"AE",X"A4",X"25",X"CB",X"93",X"77",X"3C",X"78",X"CB",X"83",X"29",X"B3",X"AB",X"7D",X"5D",X"44", + X"A4",X"BC",X"79",X"8C",X"3A",X"76",X"CF",X"78",X"44",X"6B",X"D9",X"6B",X"3B",X"9A",X"CC",X"26", + X"A4",X"A3",X"1D",X"BA",X"A9",X"83",X"71",X"3A",X"8B",X"CC",X"6A",X"3E",X"E5",X"28",X"A4",X"A3", + X"1E",X"C9",X"9C",X"78",X"32",X"94",X"C4",X"74",X"88",X"2A",X"A2",X"BC",X"1A",X"E2",X"4B",X"86", + X"B3",X"72",X"48",X"68",X"D2",X"83",X"32",X"A4",X"B2",X"73",X"4E",X"5A",X"C8",X"9C",X"2C",X"90", + X"C1",X"7B",X"5E",X"41",X"CC",X"99",X"6F",X"3A",X"8B",X"C9",X"7A",X"84",X"23",X"BC",X"9D",X"33", + X"CC",X"82",X"24",X"D7",X"6C",X"47",X"D1",X"87",X"5C",X"41",X"C5",X"9F",X"71",X"35",X"A8",X"B9", + X"67",X"4F",X"5F",X"CE",X"8A",X"43",X"C6",X"80",X"54",X"4A",X"B1",X"AE",X"87",X"50",X"4F",X"C6", + X"9F",X"55",X"45",X"BB",X"AC",X"5C",X"41",X"A9",X"BE",X"5C",X"4C",X"72",X"D4",X"71",X"42",X"DA", + X"20",X"CF",X"6C",X"3D",X"D5",X"8A",X"78",X"39",X"7B",X"BF",X"99",X"75",X"37",X"99",X"C7",X"28", + X"7B",X"C3",X"91",X"58",X"46",X"9D",X"BB",X"88",X"60",X"40",X"9A",X"BB",X"8C",X"3B",X"6A",X"BA", + X"AC",X"31",X"7F",X"C8",X"2F",X"78",X"DC",X"33",X"AE",X"80",X"34",X"EE",X"38",X"74",X"D5",X"1F", + X"98",X"BA",X"82",X"58",X"4A",X"D6",X"86",X"56",X"49",X"F0",X"34",X"73",X"BD",X"9A",X"43",X"67", + X"C3",X"8D",X"2E",X"8B",X"B9",X"40",X"C6",X"33",X"B7",X"A5",X"27",X"8A",X"BA",X"42",X"BF",X"8A", + X"3A",X"6F",X"D1",X"5C",X"41",X"DF",X"6A",X"42",X"C3",X"A4",X"33",X"80",X"CC",X"5C",X"43",X"89", + X"BE",X"96",X"53",X"4E",X"8D",X"D4",X"2E",X"BD",X"56",X"6C",X"DA",X"53",X"47",X"9C",X"C8",X"2A", + X"75",X"B3",X"B0",X"2F",X"80",X"CA",X"2B",X"81",X"CD",X"35",X"7E",X"CE",X"32",X"81",X"CD",X"74", + X"40",X"74",X"D8",X"4E",X"58",X"D3",X"85",X"4D",X"53",X"AE",X"B8",X"61",X"3D",X"9F",X"C3",X"30", + X"86",X"D0",X"5E",X"47",X"7D",X"C6",X"91",X"4E",X"4E",X"A9",X"B9",X"6D",X"34",X"9F",X"B7",X"3F", + X"C6",X"7A",X"37",X"81",X"C5",X"8C",X"33",X"88",X"D3",X"44",X"59",X"82",X"C8",X"88",X"42",X"61", + X"AF",X"A2",X"44",X"D9",X"48",X"52",X"89",X"BC",X"99",X"2E",X"7E",X"B4",X"38",X"B7",X"9E",X"20", + X"E4",X"56",X"63",X"D9",X"56",X"43",X"B1",X"B8",X"37",X"6B",X"D3",X"6D",X"31",X"C8",X"65",X"8D", + X"B9",X"0B",X"BA",X"86",X"4D",X"D7",X"4E",X"4B",X"E7",X"3C",X"95",X"AD",X"1D",X"D8",X"72",X"35", + X"B4",X"A5",X"2F",X"B3",X"B6",X"44",X"57",X"93",X"CB",X"67",X"3F",X"A1",X"C7",X"21",X"89",X"9C", + X"5A",X"D8",X"20",X"A3",X"BA",X"25",X"89",X"AD",X"37",X"D8",X"5D",X"53",X"DC",X"77",X"43",X"70", + X"E1",X"46",X"59",X"83",X"CC",X"6E",X"37",X"E7",X"56",X"4E",X"86",X"D3",X"27",X"9E",X"AA",X"44", + X"C0",X"19",X"E9",X"54",X"63",X"DB",X"51",X"4D",X"88",X"CF",X"30",X"91",X"C5",X"66",X"35",X"C1", + X"9C",X"33",X"79",X"A7",X"BA",X"53",X"41",X"DD",X"4B",X"73",X"D2",X"25",X"7F",X"BB",X"9D",X"37", + X"68",X"A9",X"BD",X"3B",X"5C",X"CF",X"61",X"47",X"C9",X"9E",X"47",X"55",X"AF",X"96",X"5D",X"D0", + X"28",X"7E",X"D3",X"48",X"51",X"C7",X"95",X"21",X"BB",X"A6",X"3A",X"67",X"C3",X"81",X"37",X"DE", + X"7D",X"3F",X"72",X"AA",X"B4",X"15",X"DC",X"6C",X"47",X"D2",X"71",X"28",X"EB",X"2E",X"9F",X"93", + X"6C",X"9C",X"37",X"DB",X"43",X"AC",X"37",X"D3",X"4F",X"AC",X"8D",X"1B",X"DF",X"7E",X"46",X"6B", + X"BA",X"A5",X"35",X"73",X"CB",X"41",X"7E",X"C8",X"1D",X"D3",X"60",X"5F",X"DB",X"44",X"57",X"C2", + X"A2",X"41",X"5B",X"AE",X"96",X"5E",X"CC",X"10",X"CF",X"83",X"31",X"DF",X"59",X"46",X"CC",X"87", + X"28",X"D7",X"84",X"3D",X"7A",X"DD",X"3A",X"7B",X"C8",X"36",X"66",X"C8",X"60",X"9A",X"8F",X"29", + X"A8",X"B3",X"83",X"1F",X"D6",X"81",X"33",X"C4",X"82",X"2A",X"D4",X"6B",X"70",X"CA",X"1B",X"A9", + X"AB",X"22",X"AE",X"9E",X"49",X"D3",X"45",X"5A",X"A1",X"BB",X"70",X"27",X"E9",X"49",X"72",X"CC", + X"38",X"67",X"B6",X"AD",X"41",X"57",X"B7",X"8C",X"39",X"E4",X"70",X"4B",X"63",X"C7",X"52",X"AE", + X"8A",X"36",X"8A",X"BB",X"8E",X"2F",X"87",X"AB",X"B2",X"2D",X"72",X"94",X"CD",X"39",X"67",X"D9", + X"2B",X"86",X"C8",X"50",X"4D",X"BC",X"A1",X"3F",X"6B",X"BC",X"7C",X"48",X"E0",X"20",X"BA",X"83", + X"43",X"D4",X"26",X"BD",X"A2",X"3E",X"6C",X"CA",X"8A",X"38",X"7B",X"AF",X"AE",X"23",X"91",X"C0", + X"37",X"76",X"A3",X"C2",X"39",X"63",X"D9",X"48",X"5A",X"93",X"C9",X"43",X"62",X"90",X"B1",X"37", + X"D1",X"53",X"74",X"B1",X"37",X"F6",X"23",X"82",X"C3",X"52",X"4A",X"BB",X"75",X"95",X"88",X"3D", + X"90",X"C3",X"76",X"3B",X"87",X"A9",X"70",X"A6",X"61",X"4F",X"AE",X"B6",X"50",X"4B",X"E2",X"4A", + X"63",X"DC",X"3E",X"63",X"92",X"CC",X"4F",X"4D",X"E3",X"4A",X"5B",X"89",X"D0",X"47",X"5E",X"90", + X"D0",X"49",X"5B",X"7E",X"C6",X"76",X"3E",X"8C",X"AA",X"A4",X"15",X"CD",X"89",X"43",X"80",X"BD", + X"65",X"A8",X"3D",X"8E",X"CF",X"0B",X"C0",X"8E",X"46",X"76",X"C9",X"7A",X"3E",X"88",X"AA",X"A8", + X"18",X"BF",X"9C",X"2E",X"C3",X"85",X"2B",X"DC",X"6C",X"45",X"DB",X"4B",X"5F",X"92",X"AD",X"3D", + X"C3",X"4F",X"86",X"A6",X"75",X"81",X"36",X"E7",X"37",X"A6",X"7D",X"A5",X"5A",X"58",X"D8",X"4E", + X"56",X"AB",X"8E",X"49",X"DD",X"68",X"40",X"8A",X"B0",X"53",X"C3",X"4F",X"60",X"92",X"C6",X"51", + X"54",X"9A",X"C5",X"55",X"4D",X"93",X"C2",X"70",X"2F",X"E3",X"50",X"5B",X"8D",X"AF",X"48",X"AA", + X"81",X"98",X"4C",X"65",X"C1",X"66",X"BB",X"23",X"B0",X"9B",X"39",X"83",X"A4",X"B3",X"1A",X"B0", + X"9D",X"31",X"C3",X"8E",X"2B",X"E2",X"54",X"5A",X"DC",X"32",X"86",X"CA",X"14",X"C9",X"83",X"43", + X"83",X"AD",X"A6",X"15",X"DA",X"6D",X"4C",X"87",X"AF",X"63",X"B9",X"3A",X"8C",X"C5",X"0D",X"CC", + X"79",X"58",X"74",X"C9",X"7D",X"42",X"7C",X"B7",X"5C",X"A9",X"7B",X"41",X"93",X"B6",X"81",X"32", + X"9D",X"92",X"6B",X"87",X"9D",X"94",X"4A",X"6C",X"B7",X"A4",X"1B",X"BD",X"88",X"4D",X"7D",X"BD", + X"4D",X"99",X"8A",X"51",X"CF",X"1B",X"F2",X"56",X"5A",X"72",X"C3",X"4B",X"BE",X"63",X"52",X"E1", + X"2F",X"77",X"91",X"93",X"52",X"C0",X"37",X"E1",X"53",X"5A",X"DA",X"35",X"77",X"85",X"D5",X"39", + X"6D",X"80",X"D3",X"50",X"58",X"D3",X"2D",X"9A",X"B2",X"23",X"BC",X"8C",X"52",X"71",X"C1",X"8D", + X"3E",X"76",X"B3",X"6F",X"6D",X"A1",X"49",X"C9",X"2E",X"D1",X"38",X"C6",X"55",X"8B",X"7C",X"86", + X"B2",X"33",X"7E",X"AD",X"99",X"3C",X"80",X"A3",X"6E",X"88",X"98",X"50",X"AA",X"79",X"99",X"27", + X"FB",X"1D",X"AE",X"63",X"8F",X"94",X"51",X"B0",X"4A",X"AD",X"86",X"8B",X"39",X"EA",X"1B",X"AB", + X"9A",X"4C",X"73",X"B8",X"9A",X"3A",X"76",X"AC",X"64",X"88",X"8B",X"6D",X"A6",X"71",X"97",X"40", + X"8C",X"B5",X"4A",X"A0",X"68",X"86",X"8C",X"98",X"69",X"59",X"DE",X"1F",X"AB",X"A0",X"36",X"A8", + X"A7",X"28",X"E0",X"58",X"59",X"CE",X"37",X"82",X"C8",X"2E",X"A4",X"5A",X"AF",X"62",X"8E",X"C2", + X"2D",X"79",X"91",X"C2",X"2A",X"96",X"77",X"8A",X"99",X"8E",X"3D",X"C7",X"61",X"57",X"9D",X"A3", + X"44",X"DE",X"34",X"88",X"B1",X"37",X"89",X"A3",X"B3",X"15",X"CB",X"73",X"43",X"BA",X"8D",X"47", + X"9D",X"6F",X"C9",X"15",X"D1",X"72",X"53",X"CA",X"48",X"6B",X"9B",X"89",X"6A",X"A0",X"57",X"BE", + X"45",X"9C",X"A5",X"5E",X"54",X"CA",X"63",X"52",X"E1",X"25",X"AE",X"93",X"35",X"E5",X"2A",X"A5", + X"97",X"40",X"8A",X"9A",X"73",X"81",X"8E",X"57",X"CC",X"68",X"67",X"5D",X"C5",X"94",X"43",X"6E", + X"AA",X"A8",X"30",X"9D",X"6E",X"B3",X"6B",X"4B",X"AB",X"79",X"90",X"93",X"50",X"89",X"81",X"8A", + X"A4",X"42",X"9B",X"7F",X"67",X"9F",X"A8",X"48",X"80",X"BA",X"23",X"C5",X"6A",X"5E",X"91",X"99", + X"62",X"9A",X"91",X"6A",X"5A",X"D9",X"3D",X"81",X"B2",X"34",X"C5",X"7A",X"3F",X"BB",X"90",X"3D", + X"D0",X"50",X"65",X"95",X"94",X"63",X"C6",X"2D",X"A6",X"91",X"3D",X"CA",X"5F",X"66",X"91",X"97", + X"A6",X"35",X"A6",X"97",X"2E",X"D9",X"41",X"8F",X"A4",X"3E",X"A2",X"B0",X"2E",X"B5",X"7A",X"55", + X"C9",X"3F",X"84",X"C3",X"42",X"8A",X"72",X"9F",X"65",X"95",X"72",X"84",X"8A",X"58",X"C6",X"73", + X"47",X"D9",X"35",X"90",X"9F",X"4D",X"80",X"A8",X"A1",X"30",X"8F",X"8B",X"C5",X"18",X"B5",X"70", + X"65",X"B0",X"5D",X"93",X"93",X"7B",X"48",X"CB",X"52",X"7D",X"B0",X"3D",X"98",X"BA",X"2E",X"AD", + X"86",X"4A",X"BD",X"6E",X"4C",X"DA",X"53",X"78",X"77",X"96",X"75",X"83",X"82",X"82",X"A5",X"3D", + X"86",X"A2",X"A7",X"31",X"8B",X"8E",X"C3",X"20",X"AA",X"92",X"3A",X"C0",X"87",X"51",X"77",X"AD", + X"62",X"B9",X"4F",X"7F",X"BC",X"1E",X"BF",X"7E",X"51",X"C3",X"50",X"72",X"C0",X"49",X"8A",X"81", + X"72",X"AA",X"7B",X"55",X"8C",X"83",X"CA",X"2B",X"97",X"9C",X"4B",X"86",X"9F",X"B0",X"14",X"EA", + X"3C",X"8A",X"9B",X"51",X"C2",X"25",X"C7",X"70",X"5F",X"AF",X"52",X"C6",X"29",X"B8",X"7F",X"5F", + X"A3",X"5C",X"CB",X"26",X"AE",X"8B",X"3C",X"D6",X"48",X"8A",X"74",X"A2",X"8D",X"3F",X"D3",X"2A", + X"B9",X"7B",X"4D",X"A6",X"69",X"B6",X"6E",X"56",X"8A",X"A1",X"64",X"C3",X"28",X"B2",X"7D",X"60", + X"A6",X"58",X"D4",X"11",X"D1",X"5C",X"7A",X"A8",X"42",X"96",X"C7",X"27",X"A9",X"90",X"44",X"89", + X"9F",X"69",X"90",X"A7",X"25",X"DB",X"46",X"7C",X"B7",X"42",X"9A",X"6E",X"99",X"8C",X"81",X"41", + X"C7",X"7A",X"58",X"8D",X"83",X"B2",X"29",X"C1",X"6E",X"52",X"DA",X"44",X"83",X"B6",X"2A",X"C4", + X"41",X"A6",X"7A",X"76",X"98",X"5B",X"B6",X"86",X"42",X"A2",X"8A",X"4B",X"95",X"97",X"65",X"B7", + X"56",X"6C",X"D2",X"1E",X"B6",X"94",X"36",X"DD",X"38",X"96",X"7B",X"70",X"9E",X"95",X"59",X"77", + X"82",X"8D",X"7C",X"78",X"DC",X"01",X"CD",X"70",X"5D",X"76",X"B4",X"91",X"35",X"BD",X"48",X"D3", + X"36",X"8E",X"B7",X"2C",X"BE",X"49",X"CA",X"4C",X"72",X"CB",X"29",X"B9",X"82",X"3B",X"CC",X"71", + X"4B",X"D1",X"4F",X"6A",X"8D",X"C9",X"46",X"6A",X"CA",X"28",X"99",X"A9",X"61",X"59",X"AA",X"78", + X"8F",X"98",X"35",X"CE",X"64",X"58",X"95",X"A7",X"49",X"AC",X"57",X"9B",X"7C",X"70",X"DE",X"14", + X"A9",X"A3",X"3F",X"7B",X"C9",X"57",X"5F",X"D6",X"17",X"C5",X"7D",X"58",X"9E",X"71",X"B8",X"3D", + X"72",X"A7",X"6C",X"A7",X"80",X"3A",X"E5",X"22",X"A5",X"61",X"B6",X"86",X"38",X"D9",X"56",X"57", + X"9A",X"8E",X"64",X"97",X"96",X"7D",X"45",X"CC",X"5D",X"5A",X"A8",X"AA",X"3C",X"7E",X"97",X"C1", + X"22",X"9B",X"A7",X"45",X"7F",X"A1",X"B4",X"1D",X"BB",X"51",X"B9",X"7A",X"45",X"91",X"A5",X"67", + X"B8",X"34",X"9E",X"A8",X"35",X"88",X"B0",X"54",X"A8",X"8C",X"31",X"E7",X"41",X"6A",X"C7",X"41", + X"85",X"BA",X"2D",X"B1",X"A0",X"35",X"90",X"9F",X"75",X"A0",X"5D",X"52",X"CA",X"59",X"84",X"9A", + X"52",X"B2",X"66",X"AF",X"43",X"6E",X"BC",X"59",X"89",X"95",X"8B",X"74",X"44",X"AE",X"85",X"96", + X"7B",X"4A",X"8B",X"BD",X"7E",X"2F",X"D2",X"68",X"4D",X"D9",X"41",X"6F",X"CA",X"4D",X"62",X"A0", + X"B7",X"3C",X"76",X"D1",X"2E",X"98",X"B1",X"2A",X"BB",X"8D",X"2F",X"E2",X"4A",X"6C",X"C4",X"49", + X"64",X"A5",X"88",X"80",X"9E",X"2A",X"DD",X"59",X"54",X"CE",X"60",X"54",X"9E",X"9D",X"42",X"BF", + X"92",X"34",X"98",X"B7",X"40",X"77",X"9F",X"BC",X"28",X"93",X"B8",X"44",X"67",X"A7",X"AC",X"41", + X"6F",X"9F",X"91",X"50",X"C4",X"37",X"B1",X"7A",X"5B",X"DD",X"4C",X"58",X"C6",X"5D",X"51",X"BA", + X"82",X"47",X"D6",X"6B",X"45",X"AC",X"60",X"C5",X"3D",X"7D",X"CA",X"33",X"8D",X"AE",X"42",X"88", + X"CB",X"4F",X"5D",X"84",X"C3",X"31",X"B4",X"6B",X"6C",X"AD",X"73",X"AB",X"23",X"D5",X"6B",X"43", + X"D1",X"6A",X"47",X"CB",X"4B",X"77",X"C4",X"2B",X"BC",X"94",X"35",X"C6",X"77",X"3E",X"9E",X"94", + X"77",X"A5",X"43",X"7C",X"99",X"BD",X"3A",X"79",X"C8",X"2B",X"B8",X"83",X"37",X"D2",X"77",X"4F", + X"78",X"BD",X"43",X"AC",X"80",X"66",X"C8",X"28",X"89",X"A3",X"AF",X"2A",X"92",X"B9",X"3D",X"80", + X"CC",X"27",X"9A",X"B0",X"48",X"66",X"AD",X"8D",X"44",X"D0",X"6A",X"44",X"AA",X"87",X"6B",X"C7", + X"25",X"A3",X"AB",X"41",X"70",X"AD",X"71",X"9C",X"74",X"45",X"C9",X"91",X"51",X"5D",X"D9",X"4E", + X"62",X"C7",X"61",X"4C",X"A4",X"97",X"78",X"95",X"3D",X"9E",X"A8",X"30",X"D4",X"4B",X"81",X"B2", + X"33",X"C5",X"65",X"A4",X"63",X"4E",X"A8",X"98",X"5F",X"C0",X"30",X"96",X"B5",X"3D",X"75",X"B2", + X"92",X"31",X"B1",X"A5",X"33",X"A4",X"AD",X"43",X"68",X"B4",X"7A",X"51",X"DB",X"45",X"74",X"C9", + X"2D",X"95",X"AD",X"3B",X"8E",X"A9",X"3D",X"C0",X"70",X"62",X"D5",X"27",X"A7",X"9E",X"3F",X"7C", + X"BC",X"50",X"A4",X"8E",X"34",X"A3",X"A1",X"4E",X"99",X"BC",X"35",X"7B",X"BD",X"67",X"45",X"AA", + X"94",X"62",X"C1",X"3E",X"74",X"CB",X"41",X"74",X"A3",X"50",X"B6",X"9F",X"47",X"68",X"A6",X"AF", + X"4A",X"62",X"94",X"AC",X"3F",X"AD",X"A9",X"3F",X"72",X"8A",X"C7",X"54",X"5E",X"7A",X"C0",X"80", + X"4D",X"6B",X"B7",X"71",X"86",X"9F",X"2C",X"DC",X"60",X"59",X"79",X"BB",X"7C",X"40",X"A8",X"AC", + X"63",X"48",X"D4",X"67",X"56",X"79",X"B8",X"8D",X"38",X"BE",X"7E",X"3C",X"B0",X"97",X"54",X"C2", + X"37",X"98",X"B4",X"32",X"90",X"B9",X"4F",X"5E",X"B2",X"A0",X"34",X"9F",X"A3",X"35",X"AD",X"9B", + X"38",X"BB",X"97",X"4E",X"64",X"A4",X"94",X"53",X"D0",X"45",X"6A",X"C2",X"6E",X"42",X"CC",X"77", + X"52",X"73",X"BB",X"61",X"89",X"B2",X"2D",X"9C",X"B4",X"43",X"77",X"C5",X"57",X"59",X"93",X"A6", + X"5B",X"B6",X"50",X"63",X"BE",X"8D",X"4D",X"6A",X"A2",X"AA",X"6F",X"3F",X"C2",X"86",X"4B",X"75", + X"BD",X"76",X"4B",X"D2",X"5A",X"5A",X"8A",X"BF",X"5B",X"56",X"B3",X"9F",X"4E",X"66",X"C4",X"5D", + X"51",X"C0",X"68",X"70",X"C1",X"3E",X"75",X"BB",X"50",X"A6",X"88",X"3A",X"AB",X"A4",X"79",X"3A", + X"BC",X"8E",X"4A",X"74",X"B7",X"82",X"42",X"D2",X"5F",X"5A",X"7F",X"B4",X"8D",X"41",X"86",X"C0", + X"55",X"5F",X"C0",X"44",X"96",X"B6",X"5A",X"5A",X"84",X"BD",X"78",X"52",X"6C",X"BA",X"82",X"41", + X"BD",X"83",X"3E",X"A9",X"91",X"56",X"CA",X"38",X"95",X"AA",X"39",X"8B",X"AE",X"4D",X"8C",X"AC", + X"35",X"BC",X"79",X"52",X"C1",X"5A",X"80",X"C2",X"41",X"73",X"A8",X"4C",X"B1",X"9C",X"63",X"4F", + X"BB",X"8B",X"4B",X"70",X"B2",X"7F",X"46",X"D3",X"48",X"A3",X"94",X"3D",X"94",X"B6",X"52",X"61", + X"BD",X"49",X"91",X"B9",X"58",X"61",X"77",X"BD",X"4D",X"A9",X"84",X"43",X"CF",X"6A",X"58",X"74", + X"C2",X"57",X"93",X"61",X"84",X"BB",X"2E",X"B6",X"86",X"4B",X"C7",X"71",X"54",X"76",X"AF",X"73", + X"5D",X"D2",X"40",X"85",X"B7",X"59",X"5A",X"94",X"AF",X"40",X"9D",X"A1",X"32",X"BD",X"71",X"72", + X"BC",X"51",X"60",X"97",X"AC",X"7F",X"47",X"8D",X"B7",X"57",X"5B",X"C1",X"7B",X"52",X"73",X"AB", + X"8B",X"44",X"C1",X"82",X"42",X"BD",X"75",X"4B",X"B0",X"9D",X"6A",X"50",X"8A",X"AD",X"8E",X"53", + X"65",X"9C",X"AE",X"65",X"51",X"AF",X"99",X"43",X"80",X"B4",X"7E",X"3D",X"B9",X"6B",X"66",X"C2", + X"45",X"B4",X"81",X"50",X"72",X"BC",X"6E",X"4E",X"BA",X"7A",X"4A",X"C1",X"6F",X"5A",X"BB",X"89", + X"5C",X"5E",X"9B",X"AF",X"5E",X"5C",X"CA",X"43",X"87",X"B0",X"41",X"85",X"BA",X"4D",X"77",X"BA", + X"76",X"4A",X"A7",X"9D",X"54",X"61",X"AA",X"9C",X"47",X"7B",X"B2",X"8B",X"51",X"6C",X"9A",X"A4", + X"42",X"A4",X"A6",X"3A",X"A5",X"97",X"3F",X"9E",X"A7",X"78",X"4E",X"7F",X"B1",X"8A",X"58",X"64", + X"B8",X"88",X"48",X"87",X"B5",X"6E",X"49",X"BE",X"59",X"93",X"A5",X"46",X"74",X"9E",X"A3",X"35", + X"C2",X"72",X"55",X"C2",X"5B",X"60",X"B9",X"79",X"48",X"C8",X"57",X"84",X"B1",X"4B",X"6C",X"97", + X"AC",X"3F",X"8C",X"AF",X"47",X"AF",X"89",X"4A",X"7D",X"A4",X"9E",X"4F",X"6A",X"B1",X"8E",X"45", + X"88",X"B2",X"70",X"4B",X"A7",X"9C",X"41",X"AD",X"96",X"49",X"7B",X"B6",X"77",X"4B",X"B4",X"8D", + X"56",X"67",X"A2",X"A0",X"3E",X"B2",X"84",X"45",X"AC",X"9A",X"78",X"44",X"B1",X"80",X"52",X"C9", + X"4B",X"7E",X"B7",X"3C",X"A1",X"99",X"40",X"9F",X"A3",X"7C",X"4C",X"8A",X"B0",X"76",X"4C",X"9D", + X"A6",X"3F",X"9C",X"A5",X"5E",X"5C",X"B7",X"85",X"4E",X"7E",X"B4",X"6A",X"56",X"CD",X"4B",X"99", + X"6F",X"69",X"C4",X"45",X"89",X"B2",X"60",X"60",X"7F",X"BB",X"57",X"6E",X"B4",X"84",X"66",X"59", + X"BD",X"4A",X"9F",X"A0",X"5B",X"5F",X"A1",X"A4",X"65",X"57",X"94",X"A3",X"8E",X"46",X"8A",X"9B", + X"58",X"B7",X"78",X"4C",X"9B",X"A1",X"40",X"AF",X"87",X"42",X"B4",X"80",X"5E",X"BB",X"4B",X"7D", + X"BB",X"42",X"95",X"A1",X"42",X"AA",X"98",X"59",X"64",X"A4",X"A0",X"5F",X"5D",X"9C",X"A7",X"66", + X"57",X"A0",X"A4",X"5E",X"61",X"8A",X"B4",X"4D",X"92",X"A5",X"55",X"68",X"8F",X"B1",X"55",X"6C", + X"BE",X"51",X"88",X"A6",X"36",X"C2",X"6C",X"60",X"B2",X"84",X"4D",X"84",X"A8",X"4A",X"A5",X"9E", + X"60",X"5D",X"AD",X"92",X"76",X"4E",X"94",X"A8",X"72",X"4C",X"B0",X"7A",X"57",X"B8",X"85",X"72", + X"51",X"C2",X"59",X"6C",X"B1",X"86",X"69",X"5A",X"92",X"A9",X"7B",X"50",X"8B",X"B3",X"41",X"AD", + X"6F",X"61",X"B7",X"82",X"6E",X"55",X"A0",X"9F",X"4B",X"87",X"B1",X"52",X"9B",X"96",X"59",X"68", + X"B7",X"55",X"85",X"B1",X"64",X"65",X"70",X"BB",X"6A",X"5F",X"B0",X"8A",X"76",X"55",X"82",X"AE", + X"82",X"5F",X"66",X"A1",X"9C",X"48",X"B7",X"67",X"60",X"B8",X"76",X"4D",X"B7",X"76",X"62",X"B1", + X"7C",X"55",X"84",X"AD",X"77",X"55",X"8B",X"AC",X"40",X"9A",X"A1",X"75",X"57",X"7D",X"A6",X"91", + X"75",X"5C",X"74",X"AE",X"7D",X"52",X"C1",X"58",X"74",X"B7",X"45",X"95",X"A1",X"70",X"57",X"89", + X"AA",X"81",X"5B",X"6D",X"9F",X"9E",X"6F",X"57",X"AB",X"8E",X"63",X"5E",X"B0",X"80",X"4E",X"B1", + X"88",X"4C",X"9E",X"9A",X"46",X"98",X"A4",X"6C",X"55",X"B0",X"84",X"56",X"B8",X"48",X"92",X"A3", + X"7D",X"69",X"5C",X"A6",X"98",X"51",X"83",X"B5",X"4C",X"8E",X"A3",X"69",X"5E",X"80",X"AF",X"6B", + X"5B",X"B3",X"7C",X"52",X"B1",X"88",X"81",X"50",X"88",X"A7",X"83",X"54",X"82",X"AB",X"46",X"9F", + X"9F",X"4B",X"94",X"9F",X"42",X"A8",X"92",X"84",X"59",X"77",X"B3",X"46",X"A5",X"8C",X"4A",X"AE", + X"8A",X"59",X"A9",X"82",X"67",X"60",X"99",X"9F",X"81",X"6A",X"5B",X"BF",X"4F",X"9C",X"82",X"54", + X"BA",X"75",X"55",X"A7",X"8A",X"4B",X"A4",X"96",X"82",X"61",X"67",X"9A",X"9E",X"4D",X"8A",X"A7", + X"7F",X"73",X"52",X"BB",X"60",X"73",X"AC",X"83",X"73",X"59",X"89",X"A4",X"88",X"50",X"95",X"A2", + X"67",X"63",X"7D",X"B0",X"72",X"59",X"A9",X"8F",X"50",X"87",X"AC",X"47",X"9C",X"97",X"7B",X"53", + X"92",X"A0",X"7B",X"5B",X"7F",X"B1",X"49",X"8D",X"A4",X"7B",X"66",X"62",X"B4",X"76",X"66",X"AA", + X"81",X"62",X"6D",X"AF",X"80",X"6D",X"5C",X"97",X"9C",X"86",X"69",X"60",X"AE",X"80",X"4E",X"B9", + X"66",X"6D",X"AA",X"83",X"64",X"69",X"AD",X"86",X"6B",X"60",X"8C",X"AA",X"65",X"66",X"AF",X"80", + X"51",X"9A",X"9B",X"7B",X"72",X"57",X"A5",X"92",X"87",X"67",X"66",X"86",X"B2",X"58",X"8E",X"8B", + X"5F",X"B0",X"71",X"6B",X"63",X"A7",X"8F",X"85",X"67",X"63",X"B2",X"61",X"6F",X"AE",X"81",X"7F", + X"4E",X"A4",X"8D",X"51",X"9F",X"99",X"73",X"62",X"75",X"B6",X"66",X"79",X"9F",X"50",X"B7",X"4C", + X"8E",X"9E",X"7D",X"5C",X"7F",X"AF",X"4B",X"8D",X"A1",X"7D",X"65",X"66",X"AE",X"7B",X"62",X"AD", + X"7B",X"6C",X"5F",X"A8",X"8D",X"84",X"66",X"65",X"A7",X"8D",X"75",X"58",X"9F",X"97",X"74",X"60", + X"79",X"A4",X"8E",X"6A",X"5F",X"A7",X"8D",X"53",X"A7",X"87",X"73",X"57",X"B1",X"74",X"68",X"AD", + X"48",X"A0",X"94",X"81",X"6D",X"5F",X"94",X"9C",X"85",X"6D",X"5F",X"97",X"9D",X"78",X"5B",X"87", + X"AA",X"5E",X"6C",X"A6",X"8A",X"7A",X"5D",X"7B",X"9E",X"96",X"59",X"7D",X"AB",X"4C",X"98",X"95", + X"4B",X"A5",X"8B",X"55",X"A5",X"8D",X"71",X"60",X"84",X"A4",X"84",X"7F",X"5A",X"82",X"AB",X"5B", + X"78",X"B2",X"5B",X"7F",X"A2",X"4D",X"94",X"A2",X"51",X"98",X"93",X"78",X"57",X"9B",X"95",X"7D", + X"57",X"90",X"9D",X"53",X"A2",X"8D",X"6C",X"65",X"81",X"AD",X"68",X"71",X"A9",X"53",X"A4",X"82", + X"7A",X"55",X"A4",X"88",X"53",X"A5",X"8D",X"7F",X"6A",X"63",X"A7",X"87",X"59",X"A5",X"8A",X"77", + X"61",X"7B",X"AD",X"73",X"6B",X"A1",X"7F",X"6F",X"60",X"B2",X"6C",X"66",X"AA",X"82",X"81",X"5E", + X"75",X"9D",X"92",X"7D",X"6C",X"63",X"B0",X"73",X"60",X"A8",X"86",X"80",X"62",X"71",X"99",X"9A", + X"50",X"97",X"92",X"51",X"9D",X"96",X"51",X"A5",X"79",X"5D",X"AA",X"85",X"80",X"64",X"6D",X"AB", + X"77",X"64",X"A9",X"82",X"77",X"5F",X"85",X"A1",X"85",X"7F",X"5B",X"88",X"A4",X"4E",X"95",X"98", + X"81",X"69",X"69",X"B1",X"55",X"90",X"99",X"4F",X"A7",X"7E",X"59",X"AA",X"7C",X"5B",X"9E",X"92", + X"7E",X"70",X"5F",X"A1",X"8F",X"85",X"5F",X"78",X"A6",X"7F",X"77",X"5A",X"A0",X"87",X"58",X"A0", + X"93",X"59",X"97",X"94",X"5B",X"76",X"9F",X"8E",X"63",X"72",X"AC",X"57",X"81",X"A6",X"66",X"68", + X"A7",X"83",X"5C",X"A7",X"80",X"7A",X"59",X"97",X"9A",X"5D",X"7A",X"AD",X"66",X"72",X"A1",X"80", + X"70",X"62",X"A7",X"85",X"7B",X"5F",X"7E",X"9D",X"8E",X"73",X"5F",X"93",X"9D",X"63",X"6D",X"AA", + X"7B",X"89",X"5B",X"7F",X"A0",X"84",X"64",X"78",X"A5",X"7A",X"75",X"5E",X"9C",X"93",X"7F",X"7C", + X"58",X"A0",X"8D",X"80",X"61",X"77",X"9D",X"91",X"65",X"71",X"A4",X"80",X"76",X"5E",X"A4",X"89", + X"7C",X"62",X"78",X"9D",X"8D",X"7D",X"6C",X"68",X"B0",X"69",X"78",X"A3",X"54",X"9F",X"8A",X"79", + X"63",X"7A",X"9E",X"8D",X"64",X"71",X"AD",X"6D",X"6D",X"9D",X"86",X"6F",X"68",X"82",X"A8",X"6A", + X"74",X"A2",X"7A",X"73",X"61",X"B1",X"66",X"73",X"A8",X"5C",X"7D",X"A7",X"6C",X"6C",X"AA",X"56", + X"97",X"89",X"55",X"A7",X"85",X"85",X"6E",X"66",X"A6",X"82",X"82",X"5F",X"81",X"A5",X"55",X"8A", + X"9C",X"7C",X"81",X"5B",X"8A",X"9F",X"5E",X"7E",X"A9",X"5D",X"79",X"9E",X"87",X"61",X"76",X"9E", + X"8C",X"65",X"72",X"A2",X"83",X"78",X"60",X"A2",X"86",X"7C",X"5E",X"9B",X"8C",X"56",X"AD",X"66", + X"71",X"A3",X"81",X"82",X"66",X"74",X"AE",X"5E",X"82",X"9B",X"58",X"8E",X"9E",X"63",X"72",X"A1", + X"84",X"72",X"62",X"9F",X"8B",X"81",X"73",X"65",X"89",X"9D",X"7F",X"84",X"5E",X"84",X"9E",X"7C", + X"7B",X"5E",X"8B",X"96",X"8C",X"56",X"96",X"90",X"80",X"66",X"74",X"9A",X"92",X"61",X"78",X"9E", + X"87",X"69",X"72",X"A2",X"7F",X"76",X"63",X"8B",X"9A",X"83",X"5B",X"8F",X"98",X"7B",X"7F",X"5B", + X"92",X"98",X"5A",X"9D",X"86",X"81",X"62",X"80",X"A0",X"7B",X"76",X"61",X"9A",X"91",X"80",X"7B", + X"5E",X"91",X"96",X"7F",X"6E",X"69",X"99",X"94",X"64",X"75",X"A6",X"74",X"64",X"8F",X"9D",X"65", + X"72",X"A1",X"83",X"74",X"62",X"9F",X"89",X"82",X"72",X"67",X"88",X"9D",X"7A",X"62",X"AC",X"5A", + X"8F",X"90",X"7F",X"6E",X"6B",X"8E",X"9D",X"61",X"86",X"9B",X"56",X"9D",X"88",X"7C",X"64",X"7B", + X"99",X"8E",X"5E",X"7F",X"9F",X"7F",X"83",X"63",X"7D",X"A5",X"6A",X"6C",X"99",X"8F",X"57",X"A1", + X"7C",X"68",X"9C",X"86",X"6B",X"72",X"A2",X"7B",X"81",X"5C",X"98",X"90",X"77",X"61",X"A5",X"71", + X"6B",X"A0",X"87",X"73",X"68",X"A2",X"80",X"80",X"63",X"7D",X"9E",X"81",X"60",X"A2",X"77",X"69", + X"A8",X"6B",X"6D",X"9D",X"83",X"7E",X"65",X"7C",X"9D",X"86",X"62",X"80",X"A1",X"6F",X"68",X"A0", + X"83",X"84",X"6C",X"6E",X"92",X"9A",X"5D",X"8C",X"8F",X"5F",X"A1",X"7F",X"7F",X"65",X"7B",X"98", + X"8C",X"61",X"7C",X"A1",X"78",X"66",X"A3",X"68",X"75",X"A3",X"7A",X"87",X"69",X"70",X"8E",X"97", + X"7C",X"62",X"93",X"90",X"79",X"6B",X"74",X"A0",X"83",X"63",X"87",X"9E",X"6D",X"70",X"A1",X"60", + X"8E",X"91",X"7A",X"73",X"68",X"97",X"8E",X"84",X"73",X"68",X"8D",X"9A",X"75",X"66",X"9E",X"7F", + X"60",X"9A",X"8E",X"61",X"8D",X"92",X"57",X"96",X"8E",X"81",X"79",X"65",X"9C",X"87",X"7A",X"67", + X"80",X"9E",X"7D",X"85",X"64",X"7B",X"9B",X"85",X"72",X"68",X"98",X"8F",X"74",X"66",X"9A",X"89", + X"5D",X"8D",X"96",X"7C",X"60",X"A1",X"7C",X"69",X"9D",X"81",X"78",X"65",X"A2",X"78",X"69",X"A8", + X"62",X"83",X"95",X"7E",X"76",X"67",X"8B",X"97",X"7B",X"61",X"A7",X"6B",X"76",X"9C",X"7F",X"77", + X"66",X"91",X"95",X"77",X"64",X"98",X"8E",X"64",X"7B",X"9D",X"7F",X"61",X"94",X"8F",X"7C",X"66", + X"82",X"9D",X"7A",X"87",X"66",X"7A",X"A0",X"6E",X"6D",X"A0",X"7F",X"84",X"71",X"6B",X"9E",X"83", + X"7E",X"62",X"90",X"92",X"7B",X"79",X"62",X"A4",X"79",X"70",X"99",X"84",X"62",X"8B",X"92",X"7F", + X"74",X"6B",X"8A",X"99",X"75",X"68",X"99",X"8C",X"68",X"77",X"9D",X"7D",X"83",X"6F",X"6D",X"91", + X"91",X"83",X"6F",X"6E",X"99",X"8C",X"69",X"76",X"9F",X"79",X"68",X"A1",X"70",X"6D",X"9B",X"86", + X"60",X"9C",X"7C",X"6A",X"9F",X"7B",X"84",X"65",X"81",X"A0",X"61",X"89",X"91",X"7D",X"7B",X"65", + X"8D",X"95",X"7E",X"83",X"70",X"6D",X"A3",X"73",X"70",X"A1",X"67",X"7F",X"9C",X"5A",X"98",X"7F", + X"6B",X"A0",X"78",X"87",X"60",X"8A",X"95",X"7C",X"81",X"61",X"94",X"8E",X"7F",X"7A",X"67",X"88", + X"93",X"88",X"6F",X"71",X"A0",X"67",X"78",X"98",X"88",X"6D",X"72",X"9E",X"7E",X"83",X"78",X"67", + X"8D",X"92",X"82",X"63",X"8F",X"8F",X"7D",X"7A",X"66",X"8F",X"93",X"7B",X"66",X"A3",X"6B",X"7B", + X"97",X"7E",X"74",X"6B",X"9B",X"86",X"7F",X"80",X"66",X"82",X"95",X"87",X"62",X"88",X"95",X"7D", + X"82",X"6B",X"77",X"99",X"86",X"66",X"91",X"8C",X"74",X"6C",X"98",X"85",X"7B",X"66",X"97",X"87", + X"80",X"74",X"6D",X"8C",X"96",X"73",X"70",X"A1",X"64",X"7A",X"93",X"8D",X"64",X"80",X"96",X"82", + X"6F",X"71",X"99",X"87",X"65",X"82",X"98",X"7F",X"82",X"71",X"6F",X"92",X"8D",X"83",X"6E",X"73", + X"95",X"8C",X"6E",X"74",X"9A",X"7E",X"82",X"69",X"7E",X"9F",X"62",X"88",X"91",X"64",X"8F",X"8F", + X"65",X"7E",X"96",X"83",X"63",X"8D",X"90",X"7F",X"7D",X"67",X"98",X"85",X"7E",X"66",X"92",X"8B", + X"7C",X"6C",X"7C",X"9B",X"7C",X"69",X"94",X"86",X"7F",X"72",X"6F",X"8F",X"91",X"78",X"68",X"97", + X"89",X"7B",X"67",X"97",X"86",X"80",X"74",X"6C",X"94",X"8C",X"7E",X"82",X"6B",X"7C",X"9F",X"67", + X"82",X"96",X"6A",X"77",X"9A",X"7E",X"83",X"78",X"69",X"98",X"86",X"81",X"74",X"6D",X"8C",X"91", + X"81",X"7A",X"69",X"99",X"80",X"65",X"90",X"8F",X"7D",X"66",X"96",X"87",X"7F",X"67",X"8D",X"8F", + X"61",X"98",X"7F",X"67",X"8E",X"90",X"7D",X"82",X"69",X"7D",X"96",X"86",X"6A",X"7D",X"9D",X"6F", + X"76",X"99",X"6E",X"71",X"99",X"83",X"83",X"71",X"71",X"8F",X"91",X"71",X"72",X"9A",X"7D",X"84", + X"6A",X"7A",X"8C",X"94",X"6B",X"7D",X"94",X"7F",X"6D",X"79",X"97",X"84",X"67",X"85",X"93",X"81", + X"73",X"74",X"9B",X"7A",X"84",X"68",X"80",X"97",X"7E",X"83",X"69",X"82",X"99",X"69",X"82",X"97", + X"65",X"87",X"91",X"63",X"93",X"86",X"7F",X"76",X"6C",X"94",X"89",X"82",X"6D",X"78",X"96",X"86", + X"69",X"80",X"97",X"79",X"6D",X"97",X"7D",X"6A",X"9A",X"76",X"6D",X"98",X"83",X"81",X"7D",X"6C", + X"80",X"93",X"87",X"65",X"96",X"83",X"81",X"78",X"6B",X"99",X"82",X"82",X"73",X"70",X"91",X"8D", + X"7C",X"84",X"69",X"80",X"97",X"7B",X"85",X"6C",X"79",X"92",X"8B",X"73",X"71",X"9B",X"75",X"6E", + X"91",X"8E",X"70",X"73",X"97",X"84",X"6B",X"80",X"98",X"77",X"70",X"95",X"7F",X"67",X"93",X"89", + X"7F",X"7E",X"6B",X"83",X"95",X"7F",X"82",X"78",X"6C",X"98",X"83",X"81",X"79",X"6B",X"96",X"84", + X"67",X"95",X"84",X"68",X"8E",X"8F",X"71",X"72",X"8F",X"8F",X"6B",X"80",X"93",X"7A",X"6B",X"91", + X"87",X"65",X"90",X"8D",X"74",X"6E",X"93",X"89",X"7D",X"82",X"6B",X"7E",X"93",X"87",X"6B",X"7F", + X"97",X"7A",X"86",X"6B",X"7E",X"95",X"7D",X"83",X"71",X"74",X"93",X"88",X"7F",X"7E",X"69",X"96", + X"83",X"81",X"79",X"6C",X"8B",X"90",X"7D",X"83",X"77",X"6E",X"8A",X"92",X"77",X"71",X"98",X"78", + X"6F",X"9B",X"6E",X"7D",X"94",X"7A",X"83",X"65",X"93",X"88",X"81",X"78",X"6F",X"86",X"96",X"71", + X"79",X"94",X"7D",X"80",X"6C",X"7E",X"91",X"87",X"7E",X"80",X"6B",X"80",X"8F",X"8B",X"6B",X"7D", + X"95",X"7D",X"83",X"72",X"73",X"92",X"88",X"80",X"6E",X"7C",X"95",X"80",X"6D",X"7F",X"95",X"7D", + X"83",X"77",X"6E",X"92",X"88",X"7F",X"6F",X"7A",X"96",X"7F",X"6E",X"80",X"99",X"6B",X"7F",X"90", + X"80",X"75",X"72",X"94",X"87",X"75",X"72",X"99",X"78",X"6F",X"8C",X"8F",X"6C",X"7C",X"92",X"80", + X"78",X"6E",X"90",X"8C",X"72",X"73",X"96",X"81",X"81",X"6D",X"7F",X"95",X"7D",X"83",X"7B",X"6E", + X"83",X"93",X"7E",X"83",X"6A",X"88",X"90",X"66",X"8C",X"8D",X"69",X"86",X"92",X"7B",X"85",X"70", + X"76",X"8D",X"8E",X"70",X"78",X"96",X"7C",X"85",X"6F",X"79",X"98",X"74",X"71",X"90",X"89",X"7C", + X"83",X"6B",X"83",X"91",X"80",X"80",X"70",X"79",X"90",X"88",X"7E",X"81",X"6E",X"7D",X"98",X"71", + X"7B",X"93",X"7A",X"85",X"6B",X"80",X"92",X"81",X"80",X"71",X"79",X"99",X"74",X"78",X"93",X"7C", + X"83",X"70",X"78",X"8D",X"8B",X"7E",X"80",X"6C",X"82",X"90",X"84",X"6A",X"8B",X"8C",X"7D",X"81", + X"6B",X"8B",X"8F",X"6D",X"82",X"92",X"6C",X"7F",X"94",X"72",X"74",X"91",X"86",X"6D",X"82",X"93", + X"69",X"82",X"91",X"80",X"6E",X"81",X"94",X"77",X"73",X"93",X"7C",X"6F",X"97",X"78",X"71",X"8B", + X"8F",X"6C",X"82",X"8E",X"7D",X"81",X"6F",X"7C",X"8F",X"87",X"7E",X"80",X"6E",X"7E",X"8E",X"8A", + X"70",X"78",X"95",X"7D",X"84",X"78",X"71",X"87",X"91",X"79",X"70",X"91",X"85",X"7C",X"6F",X"8B", + X"8C",X"67",X"90",X"82",X"6F",X"91",X"84",X"76",X"72",X"8D",X"8D",X"70",X"7D",X"93",X"6F",X"7D", + X"95",X"68",X"88",X"8B",X"80",X"78",X"73",X"96",X"7D",X"84",X"73",X"75",X"93",X"83",X"81",X"77", + X"72",X"8E",X"8A",X"7E",X"80",X"6D",X"8C",X"8C",X"6A",X"83",X"8F",X"81",X"6D",X"85",X"8F",X"7E", + X"6D",X"88",X"8D",X"7F",X"6F",X"82",X"91",X"7D",X"6F",X"85",X"8F",X"7D",X"7D",X"6D",X"90",X"88", + X"7C",X"6E",X"94",X"80",X"70",X"8E",X"87",X"76",X"74",X"92",X"81",X"7D",X"6D",X"8F",X"87",X"7F", + X"71",X"7C",X"92",X"81",X"73",X"7A",X"95",X"7C",X"84",X"7B",X"6F",X"8D",X"8A",X"7B",X"71",X"82", + X"92",X"79",X"73",X"91",X"7E",X"6D",X"8D",X"89",X"7D",X"83",X"6D",X"84",X"8F",X"7D",X"83",X"70", + X"7B",X"8B",X"8B",X"7B",X"85",X"71",X"7A",X"93",X"7E",X"82",X"75",X"75",X"89",X"8D",X"7D",X"6D", + X"90",X"85",X"81",X"79",X"71",X"8D",X"8A",X"79",X"72",X"91",X"83",X"7D",X"6F",X"86",X"8E",X"7D", + X"70",X"85",X"90",X"7A",X"86",X"74",X"76",X"91",X"82",X"81",X"79",X"72",X"87",X"8D",X"80",X"6D", + X"86",X"8E",X"7E",X"82",X"76",X"74",X"89",X"8B",X"82",X"72",X"7F",X"94",X"6F",X"80",X"8D",X"7E", + X"73",X"7B",X"92",X"7F",X"71",X"8A",X"89",X"6A",X"89",X"8B",X"81",X"71",X"7F",X"91",X"7C",X"84", + X"79",X"72",X"8D",X"89",X"6C",X"8C",X"86",X"7F",X"7C",X"71",X"83",X"8D",X"83",X"7E",X"81",X"6E", + X"83",X"8D",X"85",X"71",X"7C",X"91",X"7E",X"82",X"7D",X"70",X"88",X"8D",X"7D",X"83",X"6E",X"84", + X"8F",X"7C",X"83",X"70",X"7E",X"90",X"7F",X"82",X"76",X"76",X"93",X"7E",X"83",X"7A",X"72",X"8D", + X"89",X"76",X"75",X"92",X"7F",X"83",X"76",X"76",X"92",X"7F",X"6F",X"8A",X"8A",X"7D",X"72",X"83", + X"90",X"79",X"75",X"8A",X"87",X"6B",X"89",X"89",X"7F",X"7F",X"71",X"81",X"93",X"70",X"7E",X"8E", + X"80",X"79",X"73",X"8E",X"88",X"79",X"72",X"8E",X"86",X"7B",X"72",X"8E",X"85",X"6E",X"8E",X"84", + X"6F",X"85",X"8E",X"78",X"74",X"91",X"7C",X"71",X"94",X"7A",X"73",X"8A",X"8C",X"76",X"76",X"8F", + X"84",X"7D",X"83",X"6E",X"86",X"8B",X"81",X"71",X"83",X"8D",X"7E",X"78",X"75",X"92",X"81",X"81", + X"7D",X"72",X"82",X"8E",X"80",X"80",X"7E",X"70",X"85",X"8C",X"83",X"70",X"80",X"8E",X"7F",X"72", + X"81",X"90",X"7A",X"86",X"72",X"7D",X"90",X"77",X"74",X"8C",X"88",X"7D",X"83",X"75",X"78",X"8C", + X"88",X"7D",X"83",X"74",X"79",X"8F",X"83",X"6F",X"87",X"8C",X"79",X"73",X"8A",X"89",X"7D",X"83", + X"76",X"76",X"8C",X"87",X"7F",X"7D",X"70",X"8C",X"87",X"80",X"71",X"84",X"8D",X"7C",X"73",X"8C", + X"83",X"6E",X"89",X"8A",X"7C",X"73",X"90",X"7E",X"83",X"70",X"84",X"8C",X"7E",X"78",X"78",X"93", + X"7A",X"73",X"8A",X"89",X"7C",X"84",X"77",X"76",X"90",X"81",X"81",X"7A",X"73",X"8B",X"89",X"71", + X"7E",X"8F",X"7E",X"71",X"8B",X"86",X"7F",X"7E",X"70",X"8D",X"87",X"72",X"7D",X"8E",X"82",X"73", + X"7E",X"8F",X"7F",X"82",X"7D",X"72",X"88",X"8C",X"6F",X"86",X"89",X"7D",X"81",X"70",X"83",X"8C", + X"82",X"70",X"83",X"8C",X"81",X"72",X"80",X"8E",X"7D",X"83",X"7A",X"74",X"86",X"8C",X"7C",X"72", + X"87",X"8B",X"7D",X"83",X"78",X"76",X"8F",X"82",X"71",X"8D",X"82",X"80",X"7E",X"72",X"83",X"8D", + X"7E",X"83",X"74",X"7E",X"8F",X"7B",X"85",X"74",X"7B",X"8F",X"7F",X"81",X"7B",X"73",X"87",X"8A", + X"80",X"72",X"8B",X"84",X"7E",X"80",X"70",X"8B",X"87",X"7E",X"82",X"73",X"7D",X"8C",X"86",X"77", + X"79",X"91",X"79",X"77",X"90",X"7A",X"77",X"90",X"79",X"75",X"8B",X"87",X"77",X"79",X"91",X"74", + X"7D",X"8C",X"7F",X"72",X"85",X"8B",X"7D",X"72",X"87",X"89",X"7F",X"7B",X"74",X"8D",X"86",X"76", + X"7A",X"91",X"74",X"7A",X"8B",X"86",X"78",X"77",X"8E",X"82",X"7F",X"81",X"73",X"7E",X"8C",X"84", + X"76",X"7B",X"91",X"77",X"77",X"8A",X"87",X"76",X"79",X"8B",X"86",X"75",X"7B",X"8B",X"85",X"72", + X"83",X"89",X"7E",X"7E",X"73",X"8F",X"80",X"73",X"83",X"8D",X"7D",X"84",X"73",X"7E",X"8B",X"84", + X"74",X"7D",X"8C",X"82",X"74",X"7F",X"8D",X"80",X"7B",X"74",X"8D",X"84",X"79",X"76",X"8F",X"80", + X"82",X"72",X"85",X"8A",X"7C",X"82",X"71",X"85",X"8A",X"7F",X"81",X"76",X"7B",X"8F",X"7F",X"83", + X"75",X"7B",X"89",X"89",X"73",X"81",X"8B",X"7C",X"84",X"74",X"7D",X"8C",X"81",X"71",X"89",X"87", + X"80",X"72",X"88",X"87",X"7F",X"75",X"82",X"8C",X"7B",X"84",X"73",X"7F",X"8E",X"7A",X"76",X"8D", + X"81",X"7E",X"74",X"8C",X"84",X"71",X"85",X"8A",X"7E",X"74",X"86",X"8A",X"7B",X"75",X"8A",X"85", + X"71",X"8B",X"83",X"73",X"89",X"85",X"7B",X"75",X"87",X"8A",X"79",X"76",X"8C",X"83",X"7F",X"80", + X"73",X"81",X"89",X"86",X"73",X"7D",X"8B",X"84",X"7A",X"76",X"8C",X"83",X"7F",X"75",X"81",X"8D", + X"7D",X"84",X"77",X"7A",X"8E",X"7B",X"75",X"8D",X"80",X"81",X"7B",X"75",X"8C",X"84",X"7F",X"73", + X"87",X"88",X"7D",X"82",X"75",X"7D",X"8D",X"7F",X"74",X"8D",X"7E",X"75",X"8D",X"7E",X"74",X"88", + X"88",X"7A",X"78",X"8D",X"7C",X"75",X"87",X"89",X"7A",X"76",X"88",X"89",X"77",X"7A",X"8E",X"7C", + X"74",X"8A",X"85",X"7E",X"82",X"76",X"7B",X"89",X"87",X"72",X"88",X"85",X"7E",X"81",X"74",X"7F", + X"88",X"87",X"75",X"7E",X"8E",X"77",X"79",X"8A",X"85",X"77",X"7A",X"8B",X"83",X"76",X"7F",X"8C", + X"73",X"7E",X"8B",X"82",X"75",X"7E",X"8C",X"7F",X"77",X"7C",X"8D",X"80",X"75",X"86",X"87",X"73", + X"7F",X"8B",X"80",X"7F",X"74",X"89",X"85",X"72",X"89",X"85",X"73",X"88",X"85",X"7D",X"82",X"71", + X"8A",X"84",X"83",X"74",X"82",X"89",X"81",X"78",X"7D",X"8C",X"7F",X"7C",X"76",X"8A",X"86",X"7B", + X"77",X"8C",X"81",X"80",X"7E",X"74",X"86",X"88",X"82",X"7A",X"78",X"8B",X"83",X"7E",X"82",X"77", + X"7B",X"88",X"87",X"7A",X"77",X"86",X"89",X"78",X"7A",X"8C",X"7F",X"81",X"79",X"78",X"87",X"87", + X"81",X"76",X"80",X"8D",X"74",X"81",X"89",X"7D",X"83",X"76",X"7D",X"8B",X"81",X"73",X"87",X"88", + X"7D",X"76",X"8D",X"7D",X"77",X"8A",X"82",X"7A",X"78",X"89",X"86",X"76",X"7C",X"8B",X"81",X"7D", + X"75",X"8B",X"82",X"74",X"8A",X"82",X"74",X"8B",X"81",X"80",X"7E",X"75",X"85",X"8A",X"77",X"7B", + X"8A",X"83",X"77",X"7C",X"8B",X"81",X"77",X"7D",X"8D",X"7D",X"83",X"7A",X"78",X"89",X"86",X"7D", + X"83",X"79",X"79",X"8A",X"84",X"75",X"80",X"8A",X"80",X"7B",X"78",X"8E",X"7C",X"78",X"8B",X"7F", + X"81",X"7C",X"76",X"86",X"87",X"80",X"74",X"85",X"88",X"7B",X"76",X"8C",X"81",X"82",X"78",X"7C", + X"8A",X"80",X"7B",X"78",X"8C",X"80",X"7E",X"75",X"87",X"87",X"7D",X"76",X"86",X"88",X"7B",X"77", + X"87",X"87",X"79",X"7A",X"8C",X"7B",X"78",X"8C",X"80",X"81",X"7D",X"76",X"85",X"88",X"80",X"7E", + X"76",X"86",X"88",X"7D",X"76",X"84",X"89",X"7B",X"79",X"89",X"81",X"80",X"7B",X"77",X"89",X"84", + X"80",X"7F",X"75",X"88",X"84",X"7F",X"77",X"7F",X"8B",X"80",X"78",X"7E",X"8C",X"7B",X"79",X"88", + X"83",X"77",X"7F",X"8C",X"76",X"7F",X"89",X"7F",X"78",X"7C",X"8B",X"81",X"76",X"83",X"8A",X"74", + X"83",X"88",X"75",X"82",X"89",X"74",X"81",X"89",X"7D",X"83",X"77",X"7C",X"8C",X"7E",X"76",X"88", + X"86",X"7E",X"83",X"7A",X"79",X"83",X"89",X"7F",X"76",X"88",X"85",X"74",X"84",X"89",X"75",X"82", + X"88",X"7D",X"83",X"75",X"80",X"88",X"82",X"7A",X"7B",X"8B",X"7E",X"82",X"7B",X"78",X"88",X"86", + X"76",X"83",X"88",X"74",X"83",X"88",X"7E",X"76",X"85",X"87",X"7E",X"82",X"7C",X"78",X"83",X"87", + X"83",X"76",X"80",X"89",X"80",X"77",X"81",X"8A",X"7E",X"81",X"7E",X"77",X"81",X"89",X"81",X"78", + X"7C",X"8B",X"80",X"82",X"74",X"86",X"85",X"80",X"77",X"82",X"88",X"7F",X"7A",X"7B",X"8C",X"7E", + X"82",X"7B",X"78",X"87",X"86",X"7E",X"82",X"76",X"81",X"8A",X"7A",X"79",X"87",X"86",X"7A",X"79", + X"89",X"83",X"7F",X"81",X"76",X"83",X"89",X"78",X"7C",X"89",X"82",X"78",X"7C",X"8B",X"7F",X"81", + X"7C",X"77",X"87",X"85",X"7E",X"81",X"77",X"7E",X"8A",X"80",X"81",X"7F",X"77",X"81",X"89",X"80", + X"80",X"7F",X"76",X"84",X"88",X"7E",X"82",X"79",X"7B",X"87",X"86",X"7C",X"79",X"88",X"83",X"76", + X"81",X"88",X"80",X"77",X"81",X"89",X"7D",X"78",X"86",X"84",X"76",X"81",X"88",X"80",X"77",X"85", + X"86",X"76",X"7E",X"89",X"81",X"78",X"7F",X"8A",X"7E",X"78",X"89",X"81",X"80",X"7E",X"77",X"82", + X"87",X"82",X"7F",X"81",X"78",X"7D",X"88",X"83",X"7F",X"77",X"86",X"85",X"7E",X"82",X"76",X"80", + X"88",X"82",X"7E",X"77",X"86",X"85",X"7F",X"77",X"86",X"85",X"7F",X"78",X"81",X"8A",X"75",X"83", + X"87",X"77",X"7F",X"8A",X"79",X"7B",X"88",X"84",X"76",X"84",X"85",X"7E",X"78",X"82",X"88",X"7F", + X"78",X"84",X"87",X"76",X"7F",X"88",X"82",X"7E",X"82",X"77",X"7F",X"89",X"7E",X"82",X"7B",X"7A", + X"87",X"85",X"76",X"81",X"88",X"80",X"77",X"81",X"88",X"7E",X"82",X"7E",X"78",X"82",X"87",X"81", + X"77",X"80",X"88",X"7F",X"78",X"81",X"89",X"7E",X"82",X"7E",X"78",X"82",X"88",X"81",X"78",X"7F", + X"89",X"7E",X"82",X"7E",X"78",X"83",X"88",X"7A",X"7B",X"88",X"81",X"7E",X"77",X"87",X"84",X"7F", + X"78",X"82",X"89",X"75",X"84",X"85",X"7F",X"81",X"78",X"7E",X"8A",X"7E",X"79",X"89",X"80",X"81", + X"7D",X"78",X"85",X"86",X"81",X"76",X"86",X"84",X"80",X"79",X"7E",X"88",X"81",X"79",X"7D",X"8A", + X"7E",X"82",X"7E",X"7A",X"7D",X"88",X"82",X"81",X"79",X"7F",X"8A",X"79",X"7B",X"88",X"82",X"7F", + X"7F",X"77",X"85",X"86",X"7F",X"78",X"82",X"88",X"7F",X"82",X"7B",X"7A",X"86",X"85",X"7F",X"81", + X"77",X"82",X"87",X"80",X"78",X"83",X"86",X"7D",X"83",X"77",X"81",X"88",X"7F",X"82",X"7B",X"7A", + X"88",X"83",X"77",X"83",X"87",X"78",X"7E",X"88",X"80",X"80",X"7F",X"79",X"7D",X"87",X"83",X"80", + X"77",X"83",X"85",X"7F",X"7A",X"7C",X"89",X"81",X"7A",X"7D",X"8A",X"7A",X"7B",X"86",X"84",X"7A", + X"7C",X"89",X"7F",X"82",X"7C",X"7A",X"88",X"81",X"77",X"85",X"86",X"77",X"84",X"85",X"77",X"81", + X"88",X"78",X"7D",X"87",X"82",X"78",X"81",X"87",X"7A",X"7C",X"89",X"7D",X"79",X"87",X"83",X"7A", + X"7C",X"88",X"82",X"7A",X"7D",X"88",X"80",X"78",X"86",X"83",X"76",X"84",X"86",X"7E",X"78",X"86", + X"83",X"7E",X"81",X"77",X"81",X"86",X"83",X"79",X"7E",X"88",X"7F",X"81",X"7D",X"79",X"86",X"84", + X"7E",X"82",X"77",X"81",X"86",X"82",X"78",X"82",X"86",X"80",X"7D",X"7A",X"89",X"80",X"7F",X"78", + X"88",X"81",X"78",X"87",X"81",X"7F",X"81",X"78",X"82",X"88",X"79",X"7F",X"88",X"7B",X"7B",X"85", + X"85",X"7A",X"7E",X"87",X"7F",X"81",X"7D",X"79",X"84",X"85",X"80",X"80",X"78",X"86",X"84",X"77", + X"81",X"87",X"7E",X"82",X"7A",X"7D",X"89",X"7E",X"82",X"7D",X"7A",X"82",X"87",X"7F",X"81",X"7F", + X"79",X"83",X"87",X"7A",X"7C",X"87",X"81",X"7E",X"79",X"85",X"85",X"7E",X"79",X"84",X"86",X"79", + X"7E",X"88",X"7B",X"7B",X"86",X"83",X"7F",X"82",X"79",X"7E",X"87",X"81",X"7D",X"79",X"86",X"84", + X"7F",X"79",X"84",X"85",X"77",X"85",X"84",X"7F",X"81",X"7A",X"7D",X"86",X"83",X"7E",X"82",X"7B", + X"7C",X"87",X"81",X"78",X"81",X"86",X"7F",X"79",X"82",X"86",X"7E",X"79",X"81",X"87",X"7E",X"79", + X"87",X"82",X"7F",X"80",X"78",X"84",X"85",X"7C",X"7B",X"87",X"81",X"80",X"78",X"86",X"83",X"80", + X"7B",X"7C",X"88",X"81",X"7C",X"7C",X"89",X"7B",X"7B",X"85",X"84",X"7B",X"7B",X"85",X"84",X"7C", + X"7A",X"86",X"84",X"7C",X"7B",X"87",X"82",X"7F",X"79",X"85",X"84",X"78",X"84",X"84",X"7A",X"7E", + X"87",X"81",X"7A",X"81",X"86",X"7A",X"7C",X"87",X"81",X"7F",X"81",X"7A",X"7F",X"88",X"7E",X"7A", + X"85",X"83",X"7A",X"7E",X"88",X"7B",X"7D",X"88",X"7D",X"7B",X"87",X"80",X"79",X"84",X"84",X"7E", + X"82",X"79",X"7F",X"87",X"80",X"80",X"79",X"83",X"86",X"7F",X"79",X"83",X"85",X"78",X"80",X"87", + X"7F",X"81",X"7A",X"7F",X"88",X"7A",X"7E",X"87",X"7F",X"81",X"7D",X"7A",X"84",X"85",X"7F",X"79", + X"81",X"87",X"7E",X"82",X"7B",X"7E",X"87",X"7E",X"79",X"84",X"85",X"7E",X"82",X"7C",X"7B",X"84", + X"86",X"78",X"83",X"84",X"80",X"7A",X"7E",X"86",X"82",X"7A",X"7E",X"87",X"81",X"7A",X"7F",X"87", + X"80",X"7E",X"79",X"86",X"83",X"7F",X"81",X"79",X"81",X"86",X"7E",X"82",X"7B",X"7D",X"87",X"80", + X"81",X"7F",X"7A",X"81",X"87",X"7C",X"7B",X"86",X"82",X"7C",X"7B",X"86",X"83",X"7D",X"7A",X"88", + X"7E",X"7B",X"85",X"82",X"7B",X"7D",X"87",X"80",X"7E",X"7A",X"85",X"84",X"7E",X"7A",X"85",X"84", + X"7E",X"7A",X"84",X"84",X"7E",X"82",X"79",X"80",X"86",X"7E",X"7A",X"85",X"83",X"7F",X"80",X"79", + X"85",X"84",X"79",X"82",X"86",X"79",X"81",X"86",X"7B",X"7D",X"87",X"7F",X"79",X"86",X"81",X"79", + X"85",X"83",X"79",X"82",X"85",X"78",X"82",X"85",X"7F",X"81",X"7B",X"7D",X"87",X"80",X"80",X"7F", + X"7A",X"83",X"86",X"7B",X"7D",X"86",X"81",X"7B",X"7D",X"86",X"82",X"7C",X"7D",X"88",X"7D",X"7B", + X"83",X"85",X"7E",X"7A",X"83",X"85",X"7C",X"7C",X"86",X"80",X"7F",X"7A",X"85",X"83",X"79",X"85", + X"83",X"7A",X"81",X"86",X"79",X"80",X"85",X"81",X"7E",X"7B",X"87",X"80",X"81",X"7E",X"7B",X"83", + X"86",X"79",X"81",X"84",X"80",X"7B",X"80",X"86",X"7F",X"7D",X"7D",X"88",X"7E",X"82",X"7C",X"7C", + X"85",X"83",X"79",X"81",X"86",X"7F",X"7A",X"82",X"86",X"79",X"80",X"85",X"81",X"7A",X"7F",X"86", + X"81",X"7B",X"7E",X"87",X"7F",X"80",X"80",X"7B",X"80",X"87",X"7E",X"7A",X"85",X"83",X"7F",X"7A", + X"84",X"84",X"7F",X"7C",X"7E",X"87",X"7E",X"82",X"7D",X"7B",X"85",X"81",X"7F",X"7A",X"85",X"82", + X"7F",X"7B",X"80",X"86",X"80",X"7B",X"80",X"86",X"7F",X"80",X"80",X"7A",X"81",X"85",X"7F",X"7A", + X"82",X"85",X"80",X"7B",X"81",X"86",X"7C",X"7C",X"86",X"81",X"81",X"7C",X"7E",X"86",X"7F",X"80", + X"79",X"84",X"84",X"7F",X"80",X"7F",X"7A",X"83",X"84",X"7F",X"81",X"7B",X"7E",X"83",X"85",X"7D", + X"7C",X"86",X"81",X"7A",X"81",X"85",X"7F",X"7B",X"84",X"82",X"7F",X"81",X"7A",X"80",X"85",X"81", + X"7F",X"81",X"7D",X"7C",X"84",X"84",X"7F",X"7A",X"82",X"85",X"7F",X"81",X"7F",X"7A",X"84",X"83", + X"7F",X"80",X"7A",X"81",X"85",X"80",X"80",X"7D",X"7C",X"86",X"81",X"80",X"80",X"7A",X"85",X"82", + X"7F",X"81",X"7B",X"7E",X"85",X"82",X"7F",X"81",X"7B",X"7F",X"84",X"83",X"7C",X"7D",X"85",X"82", + X"7C",X"7E",X"86",X"7D",X"7C",X"85",X"82",X"7F",X"81",X"7E",X"7B",X"84",X"83",X"81",X"7C",X"7D", + X"87",X"7C",X"7E",X"86",X"7F",X"7B",X"86",X"80",X"81",X"7C",X"7E",X"86",X"7F",X"7B",X"83",X"84", + X"7F",X"80",X"7A",X"81",X"85",X"7F",X"82",X"7C",X"7E",X"85",X"80",X"7E",X"7C",X"87",X"7E",X"7C", + X"85",X"80",X"7B",X"84",X"82",X"79",X"82",X"84",X"81",X"7A",X"81",X"85",X"80",X"7F",X"7B",X"86", + X"81",X"7A",X"83",X"84",X"7F",X"81",X"7F",X"7B",X"82",X"85",X"7B",X"7D",X"85",X"81",X"7F",X"81", + X"7D",X"7C",X"85",X"82",X"80",X"7A",X"83",X"83",X"80",X"7D",X"7D",X"86",X"80",X"7F",X"7B",X"84", + X"83",X"7F",X"81",X"7E",X"7C",X"83",X"84",X"7B",X"81",X"85",X"7C",X"7E",X"86",X"7C",X"7D",X"84", + X"84",X"7C",X"7E",X"85",X"80",X"7C",X"7D",X"85",X"81",X"7F",X"81",X"7C",X"7F",X"86",X"7F",X"81", + X"7F",X"7B",X"84",X"83",X"7C",X"7F",X"86",X"7B",X"7E",X"84",X"82",X"7D",X"7D",X"85",X"80",X"7F", + X"7B",X"86",X"80",X"80",X"7F",X"7B",X"82",X"85",X"7B",X"80",X"84",X"80",X"7D",X"7D",X"85",X"82", + X"7D",X"7D",X"85",X"81",X"7D",X"7D",X"84",X"82",X"7D",X"7E",X"86",X"7D",X"7C",X"84",X"82",X"7B", + X"80",X"85",X"7F",X"80",X"80",X"7B",X"81",X"85",X"7F",X"81",X"7D",X"7D",X"82",X"84",X"80",X"7B", + X"81",X"84",X"7F",X"7B",X"83",X"83",X"7F",X"81",X"7B",X"80",X"83",X"83",X"7D",X"7C",X"85",X"81", + X"7F",X"81",X"7D",X"7D",X"83",X"83",X"80",X"7B",X"83",X"83",X"80",X"7B",X"81",X"84",X"80",X"7C", + X"80",X"85",X"7B",X"7E",X"84",X"82",X"7F",X"82",X"7C",X"7E",X"85",X"80",X"80",X"7B",X"83",X"84", + X"7A",X"83",X"82",X"80",X"7C",X"81",X"85",X"7B",X"7F",X"84",X"80",X"7F",X"81",X"7C",X"7F",X"85", + X"7E",X"7C",X"83",X"84",X"7F",X"81",X"7B",X"80",X"84",X"7F",X"81",X"7D",X"7C",X"83",X"83",X"80", + X"7B",X"80",X"84",X"7F",X"7C",X"81",X"84",X"7F",X"81",X"7F",X"7C",X"81",X"85",X"7B",X"7F",X"85", + X"7F",X"81",X"7D",X"7D",X"82",X"84",X"80",X"80",X"80",X"7B",X"82",X"83",X"7F",X"81",X"7D",X"7D", + X"85",X"80",X"80",X"80",X"7C",X"80",X"85",X"80",X"80",X"7F",X"7C",X"85",X"81",X"7B",X"82",X"83", + X"7A",X"82",X"83",X"7F",X"81",X"7B",X"80",X"85",X"7F",X"7C",X"84",X"82",X"7B",X"80",X"84",X"81", + X"7C",X"7F",X"85",X"7F",X"82",X"7D",X"7E",X"85",X"80",X"7B",X"82",X"83",X"7F",X"80",X"7B",X"85", + X"81",X"7B",X"81",X"84",X"80",X"7C",X"83",X"82",X"7B",X"80",X"84",X"80",X"81",X"7C",X"81",X"85", + X"7B",X"7F",X"85",X"7D",X"7D",X"84",X"81",X"80",X"81",X"7E",X"7C",X"83",X"83",X"7F",X"7C",X"81", + X"84",X"7F",X"81",X"7C",X"7F",X"85",X"7F",X"7C",X"82",X"83",X"7E",X"7C",X"82",X"84",X"7F",X"81", + X"7F",X"7C",X"81",X"84",X"80",X"80",X"81",X"7C",X"80",X"85",X"7F",X"7C",X"84",X"80",X"81",X"7C", + X"7F",X"84",X"81",X"7E",X"7D",X"84",X"82",X"7D",X"7D",X"84",X"81",X"7E",X"7C",X"84",X"81",X"7F", + X"81",X"7D",X"7D",X"82",X"83",X"80",X"7C",X"82",X"83",X"7F",X"7C",X"81",X"84",X"7F",X"81",X"7F", + X"7C",X"80",X"83",X"82",X"7D",X"7E",X"84",X"81",X"7F",X"81",X"7C",X"80",X"84",X"81",X"7D",X"7E", + X"84",X"80",X"7F",X"7C",X"83",X"83",X"7E",X"7D",X"84",X"81",X"7B",X"82",X"83",X"7F",X"7C",X"81", + X"83",X"80",X"7C",X"81",X"84",X"7F",X"80",X"80",X"7C",X"81",X"84",X"7D",X"7D",X"83",X"82",X"7F", + X"81",X"7D",X"7D",X"82",X"83",X"80",X"80",X"80",X"7B",X"82",X"83",X"80",X"7E",X"7D",X"84",X"81", + X"7F",X"80",X"7B",X"82",X"83",X"80",X"7E",X"7D",X"85",X"80",X"80",X"7F",X"7C",X"83",X"82",X"7C", + X"81",X"84",X"7C",X"80",X"84",X"7D",X"7E",X"85",X"7F",X"7C",X"83",X"82",X"7F",X"81",X"7C",X"81", + X"84",X"80",X"80",X"80",X"7D",X"7F",X"83",X"82",X"7C",X"81",X"83",X"7F",X"81",X"7C",X"7F",X"83", + X"81",X"7F",X"81",X"7D",X"7E",X"85",X"80",X"80",X"7F",X"7C",X"82",X"83",X"7D",X"7E",X"83",X"82", + X"7E",X"7D",X"84",X"81",X"80",X"80",X"7C",X"81",X"84",X"80",X"81",X"7E",X"7D",X"84",X"82",X"7C", + X"82",X"83",X"7C",X"7F",X"84",X"80",X"80",X"81",X"7D",X"7E",X"83",X"82",X"80",X"80",X"7C",X"82", + X"83",X"7C",X"80",X"84",X"7D",X"7D",X"84",X"80",X"81",X"7C",X"82",X"83",X"7F",X"7E",X"7E",X"84", + X"80",X"80",X"80",X"7D",X"7E",X"85",X"80",X"7D",X"83",X"81",X"7C",X"81",X"83",X"7F",X"7C",X"82", + X"83",X"7B",X"80",X"83",X"80",X"7D",X"7E",X"84",X"80",X"80",X"80",X"7D",X"7F",X"84",X"7F",X"7C", + X"84",X"81",X"80",X"7C",X"83",X"82",X"7C",X"82",X"82",X"7C",X"80",X"84",X"7D",X"7E",X"84",X"80", + X"80",X"80",X"7C",X"83",X"82",X"80",X"7E",X"7E",X"85",X"7E",X"7D",X"82",X"83",X"7E",X"7D",X"83", + X"80",X"7C",X"83",X"81",X"7C",X"83",X"81",X"80",X"80",X"7C",X"7F",X"82",X"82",X"7E",X"7D",X"83", + X"82",X"7E",X"7D",X"83",X"82",X"7E",X"7E",X"84",X"7F",X"7C",X"84",X"80",X"7C",X"83",X"81",X"7F", + X"80",X"7C",X"81",X"83",X"80",X"7F",X"7D",X"83",X"81",X"7C",X"81",X"83",X"7B",X"82",X"82",X"7F", + X"80",X"7C",X"82",X"82",X"80",X"7D",X"82",X"83",X"7B",X"82",X"82",X"80",X"7D",X"80",X"83",X"80", + X"7D",X"80",X"84",X"7F",X"81",X"7F",X"7D",X"82",X"83",X"80",X"7C",X"81",X"83",X"7F",X"7D",X"81", + X"84",X"7D",X"7F",X"84",X"7F",X"7D",X"84",X"80",X"81",X"7C",X"81",X"83",X"7F",X"81",X"7E",X"7E", + X"82",X"83",X"7F",X"81",X"7D",X"7F",X"83",X"81",X"7D",X"7F",X"84",X"80",X"7C",X"83",X"81",X"7C", + X"82",X"82",X"7C",X"80",X"83",X"80",X"80",X"80",X"7D",X"7E",X"83",X"81",X"80",X"80",X"7F",X"7D", + X"82",X"83",X"80",X"80",X"80",X"7C",X"81",X"83",X"7F",X"81",X"7E",X"7D",X"82",X"82",X"80",X"7E", + X"7D",X"84",X"81",X"80",X"80",X"7D",X"80",X"84",X"7E",X"7E",X"83",X"81",X"7F",X"7D",X"82",X"82", + X"7E",X"7E",X"83",X"7F",X"7D",X"82",X"82",X"7F",X"7D",X"82",X"83",X"7F",X"7D",X"83",X"81",X"7C", + X"82",X"81",X"7F",X"81",X"7D",X"80",X"83",X"7F",X"7D",X"83",X"81",X"7F",X"81",X"7C",X"81",X"83", + X"7F",X"80",X"7F",X"7D",X"82",X"82",X"80",X"7D",X"80",X"83",X"80",X"7D",X"82",X"82",X"7F",X"81", + X"7D",X"7F",X"82",X"82",X"7D",X"81",X"83",X"7F",X"81",X"7D",X"7E",X"84",X"7F",X"7D",X"83",X"80", + X"7D",X"83",X"81",X"80",X"7E",X"7E",X"84",X"7E",X"7E",X"82",X"81",X"7D",X"80",X"83",X"81",X"7E", + X"7E",X"83",X"81",X"7D",X"80",X"83",X"7E",X"7E",X"83",X"81",X"80",X"80",X"7C",X"82",X"82",X"7E", + X"7E",X"83",X"81",X"7E",X"7E",X"83",X"80",X"80",X"7F",X"7D",X"83",X"80",X"80",X"7D",X"83",X"81", + X"80",X"7D",X"80",X"83",X"7F",X"81",X"7E",X"7F",X"83",X"7F",X"7D",X"83",X"80",X"7C",X"83",X"81", + X"7D",X"82",X"82",X"7C",X"81",X"82",X"80",X"7E",X"7F",X"83",X"81",X"7E",X"7F",X"83",X"80",X"80", + X"81",X"7D",X"7F",X"83",X"81",X"7D",X"80",X"83",X"80",X"7D",X"81",X"82",X"7F",X"81",X"7D",X"7F", + X"83",X"80",X"7D",X"83",X"80",X"7F",X"7D",X"83",X"81",X"80",X"80",X"7D",X"81",X"83",X"80",X"7D", + X"83",X"81",X"80",X"80",X"7D",X"80",X"82",X"81",X"7E",X"7E",X"83",X"81",X"7E",X"7E",X"83",X"81", + X"80",X"81",X"7E",X"7E",X"82",X"82",X"7F",X"7D",X"82",X"82",X"7C",X"81",X"82",X"81",X"7D",X"81", + X"82",X"80",X"7E",X"7E",X"83",X"81",X"7E",X"7E",X"83",X"81",X"7F",X"7E",X"83",X"81",X"7E",X"7E", + X"83",X"81",X"7F",X"7E",X"82",X"82",X"7E",X"7F",X"83",X"7F",X"7D",X"82",X"82",X"7E",X"7E",X"83", + X"80",X"80",X"7E",X"7E",X"83",X"81",X"7F",X"7E",X"83",X"7F",X"7E",X"83",X"80",X"7D",X"81",X"83", + X"7F",X"80",X"80",X"7D",X"80",X"83",X"7D",X"7F",X"83",X"80",X"81",X"7E",X"7E",X"83",X"80",X"80", + X"80",X"7D",X"80",X"82",X"82",X"7D",X"80",X"82",X"80",X"7E",X"7E",X"83",X"81",X"7E",X"7E",X"83", + X"80",X"80",X"80",X"7D",X"80",X"83",X"7F",X"7D",X"82",X"82",X"7F",X"81",X"7F",X"7E",X"82",X"81", + X"7D",X"81",X"82",X"7F",X"81",X"7D",X"80",X"82",X"81",X"7E",X"7F",X"83",X"81",X"7E",X"7E",X"83", + X"80",X"7D",X"81",X"82",X"80",X"80",X"7D",X"81",X"82",X"80",X"80",X"7F",X"7D",X"81",X"83",X"7F", + X"7E",X"82",X"81",X"7D",X"81",X"82",X"7F",X"81",X"7D",X"81",X"82",X"7F",X"80",X"7E",X"7E",X"82", + X"82",X"80",X"80",X"7D",X"81",X"83",X"7E",X"7E",X"82",X"82",X"7E",X"7F",X"83",X"7F",X"7D",X"82", + X"82",X"80",X"80",X"80",X"7D",X"81",X"82",X"81",X"7D",X"80",X"82",X"80",X"7E",X"80",X"83",X"80", + X"7F",X"7E",X"83",X"81",X"80",X"80",X"7D",X"81",X"82",X"80",X"80",X"80",X"7D",X"80",X"83",X"7F", + X"7E",X"83",X"80",X"7D",X"81",X"82",X"80",X"7D",X"81",X"82",X"7F",X"80",X"80",X"7D",X"80",X"82", + X"80",X"7D",X"81",X"82",X"80",X"80",X"80",X"7D",X"80",X"82",X"80",X"7F",X"7E",X"83",X"7F",X"7E", + X"83",X"80",X"80",X"80",X"7D",X"81",X"82",X"81",X"7D",X"81",X"81",X"80",X"7E",X"7F",X"83",X"80", + X"7F",X"7E",X"83",X"80",X"80",X"80",X"7F",X"7E",X"82",X"82",X"80",X"80",X"80",X"7D",X"81",X"82", + X"7D",X"80",X"83",X"7F",X"7E",X"82",X"81",X"7D",X"80",X"82",X"80",X"7D",X"81",X"81",X"80",X"7D", + X"81",X"82",X"80",X"7E",X"7F",X"83",X"80",X"80",X"80",X"7E",X"7F",X"82",X"82",X"7E",X"7F",X"82", + X"80",X"7E",X"80",X"82",X"7F",X"81",X"7E",X"7E",X"82",X"82",X"80",X"80",X"80",X"7E",X"80",X"82", + X"81",X"7E",X"81",X"82",X"7F",X"81",X"7E",X"7F",X"82",X"81",X"80",X"80",X"7D",X"80",X"82",X"81", + X"7E",X"80",X"82",X"7F",X"81",X"7E",X"7E",X"81",X"82",X"80",X"80",X"80",X"7E",X"80",X"82",X"80", + X"80",X"80",X"7D",X"82",X"81",X"80",X"80",X"7E",X"7F",X"82",X"81",X"80",X"80",X"7D",X"82",X"81", + X"7F",X"81",X"7E",X"7F",X"82",X"80",X"7D",X"81",X"82",X"80",X"7D",X"81",X"82",X"7F",X"80",X"7D", + X"81",X"82",X"7D",X"80",X"82",X"80",X"7E",X"81",X"82",X"7D",X"81",X"81",X"80",X"7D",X"81",X"82", + X"7F",X"80",X"7E",X"7F",X"82",X"81",X"7F",X"81",X"7D",X"81",X"82",X"7E",X"7F",X"82",X"81",X"7E", + X"7F",X"83",X"7F",X"7E",X"82",X"81",X"80",X"80",X"7F",X"7E",X"81",X"82",X"80",X"80",X"80",X"7E", + X"7F",X"82",X"81",X"7E",X"81",X"82",X"7E",X"7F",X"82",X"80",X"80",X"7E",X"81",X"82",X"7F",X"80", + X"7E",X"80",X"81",X"82",X"7F",X"7E",X"82",X"81",X"7F",X"81",X"7F",X"7E",X"82",X"81",X"7E",X"80", + X"82",X"7E",X"7F",X"82",X"81",X"7E",X"7F",X"83",X"7F",X"7E",X"82",X"81",X"80",X"80",X"7F",X"7E", + X"82",X"81",X"80",X"7E",X"7F",X"82",X"81",X"7E",X"7F",X"82",X"80",X"7F",X"7F",X"83",X"7E",X"7F", + X"82",X"80",X"7F",X"7E",X"82",X"81",X"7F",X"7E",X"82",X"81",X"80",X"7E",X"81",X"81",X"80",X"7E", + X"80",X"82",X"80",X"7F",X"7E",X"83",X"80",X"80",X"80",X"7E",X"81",X"82",X"80",X"7E",X"7F",X"82", + X"80",X"7E",X"80",X"82",X"7E",X"7F",X"82",X"81",X"7F",X"7F",X"83",X"7E",X"7F",X"82",X"80",X"80"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GAL_HIT.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GAL_HIT.vhd new file mode 100644 index 00000000..7d2fd29c --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/GAL_HIT.vhd @@ -0,0 +1,534 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity GAL_HIT is +port ( + clk : in std_logic; + addr : in std_logic_vector(12 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of GAL_HIT is + type rom is array(0 to 8191) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"65",X"75",X"88",X"90",X"93",X"9B",X"A3",X"A3",X"A3",X"A6",X"9E",X"9B",X"9B",X"A3",X"AB",X"B6", + X"B9",X"B9",X"BE",X"B9",X"AE",X"A6",X"9E",X"98",X"88",X"78",X"68",X"65",X"65",X"65",X"62",X"68", + X"68",X"65",X"5D",X"52",X"47",X"47",X"4A",X"4D",X"4D",X"4D",X"52",X"65",X"7D",X"88",X"90",X"9B", + X"A3",X"AE",X"AE",X"AB",X"AB",X"9E",X"98",X"88",X"70",X"52",X"37",X"1F",X"17",X"1F",X"27",X"3A", + X"5A",X"68",X"78",X"83",X"93",X"A3",X"AB",X"AE",X"A3",X"93",X"88",X"88",X"83",X"88",X"8B",X"88", + X"78",X"62",X"4A",X"42",X"3A",X"42",X"4D",X"55",X"65",X"78",X"83",X"8B",X"93",X"90",X"88",X"88", + X"98",X"A6",X"A6",X"AB",X"9E",X"8B",X"7D",X"68",X"70",X"88",X"AB",X"CE",X"E9",X"FC",X"FC",X"FC", + X"FC",X"FC",X"DC",X"9B",X"4D",X"14",X"01",X"04",X"2F",X"52",X"5D",X"68",X"78",X"80",X"78",X"70", + X"5D",X"47",X"32",X"1F",X"14",X"09",X"11",X"1C",X"32",X"52",X"83",X"B9",X"D1",X"C9",X"AB",X"8B", + X"70",X"68",X"75",X"78",X"80",X"8B",X"8B",X"98",X"AB",X"BE",X"C1",X"AB",X"83",X"5D",X"3A",X"17", + X"11",X"17",X"27",X"3A",X"65",X"90",X"AE",X"B6",X"9B",X"78",X"55",X"4A",X"4D",X"5A",X"5D",X"52", + X"4A",X"4A",X"52",X"78",X"AB",X"D4",X"FC",X"FC",X"F7",X"E9",X"E1",X"D1",X"C9",X"BE",X"AB",X"90", + X"52",X"14",X"01",X"01",X"01",X"01",X"01",X"01",X"2F",X"4A",X"52",X"47",X"47",X"62",X"70",X"7D", + X"7D",X"78",X"7D",X"90",X"B3",X"CE",X"EC",X"FC",X"FC",X"FC",X"FC",X"F4",X"E9",X"F4",X"FC",X"FC", + X"FC",X"FC",X"CE",X"98",X"65",X"2C",X"01",X"01",X"01",X"01",X"01",X"32",X"6D",X"7D",X"68",X"4A", + X"27",X"11",X"1C",X"3A",X"4D",X"62",X"68",X"65",X"68",X"70",X"80",X"9B",X"D1",X"FC",X"FC",X"FC", + X"FC",X"FC",X"FC",X"DC",X"A3",X"75",X"55",X"62",X"80",X"A3",X"BE",X"CE",X"C1",X"90",X"4A",X"01", + X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"37",X"88",X"C9",X"FC",X"FC",X"FC",X"FC",X"FC",X"DC", + X"B6",X"90",X"68",X"3F",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"1F",X"83",X"BE",X"D1",X"CE", + X"D4",X"F4",X"FC",X"FC",X"FC",X"F7",X"D1",X"CE",X"DC",X"F7",X"FC",X"FC",X"FC",X"FC",X"D1",X"8B", + X"68",X"68",X"88",X"A6",X"C1",X"D9",X"D4",X"BE",X"A3",X"88",X"75",X"68",X"62",X"5D",X"62",X"68", + X"6D",X"78",X"75",X"55",X"2C",X"11",X"11",X"2F",X"55",X"75",X"83",X"93",X"9E",X"B9",X"E9",X"FC", + X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"BE",X"68",X"32",X"11",X"17",X"32",X"52",X"7D", + X"AE",X"E1",X"F7",X"E1",X"A3",X"62",X"17",X"01",X"01",X"01",X"01",X"01",X"1C",X"4D",X"7D",X"90", + X"9B",X"A6",X"B6",X"BE",X"A6",X"70",X"37",X"14",X"14",X"1C",X"14",X"1C",X"2F",X"3A",X"3A",X"3A", + X"4A",X"52",X"4A",X"47",X"3A",X"24",X"11",X"14",X"27",X"3A",X"65",X"9E",X"D4",X"FC",X"FC",X"F7", + X"D4",X"AB",X"93",X"93",X"93",X"83",X"68",X"4D",X"37",X"37",X"5D",X"9B",X"EC",X"FC",X"FC",X"FC", + X"FC",X"FC",X"FC",X"F7",X"CE",X"AB",X"93",X"7D",X"65",X"65",X"75",X"88",X"93",X"98",X"98",X"93", + X"93",X"90",X"93",X"8B",X"90",X"90",X"90",X"8B",X"8B",X"90",X"8B",X"90",X"90",X"90",X"90",X"8B", + X"8B",X"8B",X"8B",X"8B",X"88",X"88",X"88",X"88",X"88",X"83",X"83",X"80",X"83",X"80",X"80",X"80", + X"80",X"7D",X"7D",X"7D",X"80",X"80",X"80",X"78",X"78",X"78",X"7D",X"78",X"75",X"78",X"75",X"78", + X"78",X"78",X"75",X"78",X"75",X"70",X"75",X"75",X"75",X"75",X"70",X"6D",X"68",X"6D",X"70",X"6D", + X"6D",X"6D",X"6D",X"6D",X"6D",X"6D",X"6D",X"6D",X"6D",X"70",X"70",X"70",X"75",X"75",X"75",X"75", + X"75",X"70",X"62",X"4D",X"4D",X"4D",X"47",X"4A",X"68",X"98",X"B6",X"B3",X"9B",X"78",X"5A",X"3F", + X"32",X"2F",X"32",X"3F",X"5A",X"90",X"D1",X"FC",X"FC",X"FC",X"FC",X"FC",X"E9",X"90",X"4D",X"3A", + X"47",X"5D",X"5D",X"4D",X"3A",X"27",X"1C",X"14",X"11",X"0C",X"01",X"01",X"01",X"01",X"01",X"01", + X"04",X"4A",X"9E",X"F7",X"FC",X"FC",X"FC",X"FC",X"EC",X"E4",X"E4",X"D1",X"AB",X"80",X"62",X"47", + X"37",X"2F",X"2C",X"24",X"04",X"01",X"24",X"52",X"70",X"70",X"62",X"4D",X"3F",X"37",X"37",X"3A", + X"4D",X"62",X"78",X"93",X"AE",X"D1",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"B6",X"68", + X"2C",X"01",X"01",X"01",X"01",X"01",X"01",X"09",X"47",X"65",X"68",X"68",X"62",X"5A",X"52",X"4D", + X"52",X"4D",X"52",X"52",X"5A",X"5D",X"65",X"68",X"6D",X"70",X"75",X"75",X"75",X"65",X"37",X"1C", + X"09",X"09",X"1C",X"32",X"4D",X"70",X"93",X"AB",X"C9",X"D9",X"E9",X"EF",X"FC",X"FC",X"FC",X"FC", + X"FC",X"FC",X"FC",X"FC",X"F7",X"6D",X"0C",X"01",X"01",X"01",X"01",X"01",X"17",X"62",X"83",X"78", + X"5A",X"37",X"14",X"04",X"01",X"01",X"01",X"01",X"04",X"11",X"1C",X"1C",X"01",X"01",X"0C",X"3F", + X"6D",X"7D",X"78",X"68",X"65",X"83",X"B3",X"E1",X"F4",X"E4",X"C6",X"A3",X"8B",X"75",X"68",X"65", + X"5D",X"62",X"65",X"62",X"5A",X"3F",X"27",X"17",X"1F",X"5A",X"9E",X"CE",X"D4",X"C9",X"AE",X"A6", + X"AE",X"AB",X"9B",X"83",X"80",X"98",X"9B",X"9B",X"9B",X"B6",X"D9",X"E4",X"E1",X"DC",X"E1",X"D4", + X"B3",X"83",X"5A",X"3A",X"1F",X"11",X"0C",X"11",X"14",X"1C",X"1F",X"2C",X"2C",X"1F",X"27",X"32", + X"3F",X"5D",X"83",X"9B",X"93",X"93",X"88",X"7D",X"7D",X"75",X"70",X"70",X"6D",X"68",X"68",X"68", + X"5A",X"5A",X"75",X"88",X"93",X"93",X"90",X"90",X"88",X"83",X"80",X"80",X"7D",X"7D",X"7D",X"80", + X"7D",X"80",X"80",X"80",X"80",X"83",X"80",X"80",X"7D",X"7D",X"80",X"80",X"83",X"83",X"80",X"80", + X"80",X"7D",X"7D",X"70",X"70",X"6D",X"75",X"83",X"90",X"93",X"90",X"88",X"88",X"80",X"78",X"7D", + X"70",X"68",X"70",X"78",X"78",X"7D",X"78",X"78",X"78",X"75",X"78",X"75",X"70",X"68",X"4D",X"3A", + X"4A",X"70",X"93",X"A3",X"B6",X"B9",X"B3",X"A3",X"90",X"80",X"75",X"70",X"68",X"68",X"68",X"65", + X"68",X"68",X"68",X"68",X"68",X"6D",X"6D",X"70",X"70",X"75",X"75",X"75",X"75",X"78",X"75",X"78", + X"78",X"78",X"78",X"78",X"78",X"78",X"70",X"55",X"37",X"1F",X"24",X"47",X"68",X"7D",X"88",X"8B", + X"88",X"88",X"88",X"8B",X"AB",X"CE",X"E9",X"FC",X"FC",X"FC",X"FC",X"EF",X"C9",X"AB",X"80",X"5A", + X"4A",X"47",X"37",X"2C",X"32",X"4D",X"70",X"78",X"7D",X"8B",X"90",X"88",X"68",X"4A",X"2C",X"1C", + X"11",X"09",X"01",X"01",X"01",X"01",X"14",X"27",X"47",X"70",X"AE",X"E1",X"F4",X"E4",X"D1",X"AE", + X"93",X"80",X"70",X"68",X"62",X"62",X"65",X"68",X"6D",X"75",X"78",X"78",X"65",X"4A",X"4D",X"5A", + X"62",X"65",X"68",X"88",X"B9",X"EC",X"FC",X"F4",X"D1",X"B6",X"B3",X"AE",X"A3",X"98",X"A3",X"C6", + X"D9",X"D4",X"D4",X"E1",X"E1",X"C9",X"9E",X"78",X"62",X"3F",X"32",X"2C",X"27",X"2C",X"32",X"37", + X"3F",X"47",X"4A",X"52",X"55",X"5A",X"5D",X"5D",X"5A",X"3F",X"27",X"14",X"11",X"14",X"24",X"4A", + X"80",X"A6",X"BE",X"C6",X"CE",X"E4",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"DC",X"BE",X"AB",X"8B", + X"5D",X"2F",X"14",X"01",X"01",X"01",X"01",X"01",X"01",X"17",X"3F",X"65",X"70",X"6D",X"5D",X"4D", + X"4D",X"68",X"9B",X"BE",X"C9",X"B9",X"B3",X"AB",X"9B",X"A3",X"B3",X"C6",X"D1",X"B6",X"8B",X"52", + X"1C",X"11",X"11",X"14",X"37",X"62",X"90",X"9E",X"9B",X"83",X"75",X"5D",X"47",X"32",X"2F",X"24", + X"17",X"11",X"11",X"17",X"27",X"5D",X"A3",X"E1",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"EF",X"CE", + X"9B",X"7D",X"68",X"62",X"62",X"7D",X"98",X"9E",X"93",X"7D",X"6D",X"5D",X"55",X"52",X"52",X"52", + X"55",X"55",X"5D",X"62",X"65",X"68",X"6D",X"70",X"75",X"7D",X"78",X"7D",X"80",X"83",X"78",X"62", + X"3A",X"27",X"14",X"17",X"27",X"3F",X"5A",X"78",X"98",X"AE",X"C6",X"DC",X"FC",X"FC",X"FC",X"FC", + X"FC",X"FC",X"FC",X"F7",X"A6",X"80",X"70",X"62",X"65",X"7D",X"98",X"A6",X"9B",X"80",X"62",X"32", + X"04",X"01",X"01",X"01",X"01",X"01",X"11",X"3A",X"5D",X"83",X"98",X"93",X"88",X"83",X"88",X"78", + X"5D",X"4A",X"37",X"2C",X"24",X"27",X"24",X"17",X"14",X"32",X"5D",X"80",X"90",X"90",X"93",X"93", + X"93",X"90",X"8B",X"8B",X"8B",X"8B",X"90",X"93",X"93",X"98",X"98",X"9B",X"9B",X"9B",X"9E",X"9E", + X"9E",X"9E",X"9E",X"9E",X"9E",X"9B",X"9E",X"9B",X"98",X"98",X"98",X"93",X"93",X"90",X"93",X"8B", + X"88",X"75",X"52",X"37",X"1F",X"1C",X"27",X"37",X"4D",X"68",X"83",X"AE",X"E4",X"FC",X"FC",X"FC", + X"FC",X"FC",X"FC",X"FC",X"D1",X"9B",X"65",X"42",X"3A",X"52",X"80",X"AE",X"D4",X"E9",X"E4",X"C6", + X"80",X"3A",X"11",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"32",X"88",X"C6",X"F7",X"FC", + X"E4",X"CE",X"B9",X"A3",X"80",X"62",X"47",X"37",X"2F",X"2C",X"2F",X"37",X"3F",X"3A",X"32",X"3A", + X"37",X"32",X"37",X"3A",X"52",X"7D",X"B3",X"DC",X"E4",X"E1",X"D1",X"D1",X"E1",X"FC",X"FC",X"FC", + X"FC",X"F4",X"CE",X"A3",X"83",X"75",X"7D",X"83",X"83",X"88",X"98",X"A6",X"A6",X"98",X"88",X"75", + X"68",X"5D",X"5A",X"5A",X"5A",X"62",X"65",X"68",X"6D",X"70",X"75",X"75",X"75",X"7D",X"83",X"83", + X"80",X"75",X"68",X"70",X"80",X"8B",X"93",X"98",X"98",X"90",X"90",X"8B",X"90",X"98",X"A3",X"AE", + X"B6",X"C9",X"C9",X"C1",X"B3",X"A3",X"98",X"8B",X"78",X"75",X"70",X"6D",X"65",X"68",X"70",X"80", + X"83",X"83",X"88",X"8B",X"83",X"78",X"68",X"5D",X"52",X"42",X"2C",X"27",X"2C",X"3A",X"47",X"42", + X"42",X"52",X"70",X"8B",X"A6",X"AB",X"A3",X"9E",X"9E",X"B3",X"B9",X"B9",X"BE",X"BE",X"B9",X"A3", + X"88",X"68",X"5D",X"5A",X"5A",X"52",X"52",X"68",X"70",X"65",X"62",X"62",X"68",X"7D",X"8B",X"8B", + X"83",X"75",X"65",X"68",X"75",X"80",X"9B",X"C1",X"EC",X"FC",X"FC",X"F7",X"EF",X"E9",X"D1",X"A3", + X"78",X"5D",X"42",X"2C",X"14",X"0C",X"09",X"0C",X"0C",X"17",X"2C",X"47",X"62",X"75",X"75",X"68", + X"62",X"52",X"4A",X"4A",X"42",X"3F",X"4A",X"55",X"68",X"90",X"A3",X"B9",X"C6",X"CE",X"E4",X"FC", + X"FC",X"EC",X"E9",X"E9",X"DC",X"C1",X"B3",X"A6",X"98",X"75",X"52",X"3A",X"2C",X"1C",X"11",X"01", + X"0C",X"1F",X"37",X"52",X"70",X"78",X"78",X"68",X"62",X"62",X"75",X"98",X"B6",X"BE",X"B3",X"AB", + X"A6",X"9B",X"9E",X"AE",X"B9",X"C1",X"AE",X"90",X"5D",X"32",X"2C",X"27",X"2C",X"3F",X"62",X"83", + X"93",X"90",X"88",X"80",X"70",X"5D",X"52",X"47",X"3A",X"2F",X"24",X"1F",X"2C",X"3A",X"68",X"A3", + X"D4",X"F4",X"FC",X"FC",X"F4",X"E9",X"E9",X"DC",X"B9",X"90",X"78",X"68",X"5D",X"62",X"7D",X"93", + X"9B",X"90",X"7D",X"70",X"5D",X"5A",X"52",X"52",X"52",X"55",X"5A",X"5D",X"65",X"68",X"68",X"70", + X"70",X"75",X"78",X"78",X"7D",X"80",X"80",X"78",X"65",X"3F",X"27",X"17",X"1C",X"2C",X"3F",X"5D", + X"78",X"93",X"AE",X"C6",X"DC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"F7",X"A6",X"80",X"70", + X"62",X"65",X"7D",X"98",X"A6",X"9B",X"80",X"62",X"32",X"04",X"01",X"01",X"01",X"01",X"01",X"11", + X"3A",X"5D",X"83",X"98",X"93",X"88",X"83",X"88",X"78",X"5D",X"4A",X"37",X"2C",X"24",X"27",X"24", + X"17",X"14",X"32",X"5D",X"80",X"90",X"90",X"93",X"93",X"93",X"90",X"8B",X"8B",X"8B",X"8B",X"90", + X"93",X"93",X"98",X"98",X"9B",X"9B",X"9B",X"9E",X"9E",X"9E",X"9E",X"9E",X"9E",X"9E",X"9B",X"9E", + X"9B",X"98",X"98",X"98",X"93",X"93",X"90",X"93",X"8B",X"88",X"75",X"52",X"37",X"1F",X"1C",X"24", + X"37",X"4D",X"68",X"88",X"AE",X"E4",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"D4",X"9B",X"65", + X"3F",X"37",X"52",X"80",X"B3",X"D9",X"EC",X"EC",X"C9",X"7D",X"37",X"04",X"01",X"01",X"01",X"01", + X"01",X"01",X"01",X"01",X"27",X"88",X"D1",X"FC",X"FC",X"EC",X"D1",X"BE",X"A3",X"7D",X"62",X"3A", + X"2C",X"1F",X"1F",X"24",X"2C",X"32",X"2C",X"27",X"2F",X"27",X"27",X"27",X"2C",X"47",X"7D",X"C1", + X"F7",X"FC",X"FC",X"E9",X"E1",X"EC",X"FC",X"FC",X"FC",X"FC",X"FC",X"E4",X"AE",X"88",X"78",X"83", + X"8B",X"8B",X"93",X"A3",X"B9",X"BE",X"A6",X"90",X"75",X"65",X"52",X"52",X"52",X"4D",X"55",X"5D", + X"62",X"68",X"70",X"70",X"70",X"75",X"80",X"8B",X"90",X"90",X"8B",X"83",X"90",X"98",X"9B",X"9E", + X"9E",X"9B",X"93",X"93",X"8B",X"90",X"8B",X"8B",X"8B",X"88",X"8B",X"8B",X"8B",X"8B",X"88",X"8B", + X"8B",X"8B",X"8B",X"8B",X"8B",X"88",X"8B",X"88",X"88",X"88",X"88",X"83",X"83",X"80",X"80",X"80", + X"80",X"7D",X"65",X"47",X"52",X"68",X"78",X"78",X"65",X"5A",X"5D",X"6D",X"75",X"78",X"70",X"68", + X"70",X"90",X"C9",X"EC",X"FC",X"FC",X"FC",X"FC",X"E1",X"A6",X"68",X"42",X"3A",X"37",X"3A",X"5D", + X"7D",X"83",X"68",X"55",X"52",X"47",X"32",X"17",X"09",X"01",X"01",X"09",X"17",X"2C",X"52",X"9B", + X"E1",X"FC",X"FC",X"FC",X"FC",X"FC",X"F4",X"DC",X"A6",X"78",X"62",X"47",X"1F",X"01",X"01",X"01", + X"01",X"01",X"01",X"01",X"3F",X"7D",X"A3",X"9B",X"80",X"5D",X"4A",X"5A",X"7D",X"90",X"9B",X"AB", + X"A6",X"AB",X"AB",X"9E",X"A6",X"BE",X"D4",X"E4",X"D4",X"A6",X"88",X"7D",X"88",X"88",X"83",X"90", + X"A3",X"AB",X"A6",X"9E",X"98",X"8B",X"83",X"80",X"80",X"80",X"83",X"83",X"88",X"8B",X"8B",X"90", + X"90",X"90",X"93",X"98",X"98",X"9B",X"93",X"98",X"93",X"93",X"93",X"93",X"93",X"93",X"90",X"90", + X"90",X"8B",X"8B",X"83",X"80",X"7D",X"68",X"52",X"52",X"62",X"68",X"88",X"AB",X"C6",X"C9",X"C9", + X"B6",X"A6",X"9E",X"8B",X"83",X"8B",X"A3",X"B3",X"AE",X"98",X"80",X"6D",X"5D",X"52",X"47",X"42", + X"47",X"3F",X"47",X"42",X"42",X"4D",X"62",X"65",X"68",X"68",X"68",X"68",X"68",X"68",X"68",X"68", + X"65",X"68",X"68",X"68",X"6D",X"70",X"6D",X"6D",X"70",X"75",X"70",X"75",X"78",X"75",X"78",X"75", + X"78",X"78",X"78",X"78",X"78",X"78",X"78",X"7D",X"80",X"80",X"6D",X"65",X"70",X"80",X"80",X"68", + X"52",X"32",X"2C",X"37",X"68",X"9B",X"B6",X"B6",X"B6",X"C1",X"D4",X"D9",X"C6",X"A3",X"78",X"5A", + X"3F",X"32",X"32",X"3A",X"55",X"8B",X"CE",X"FC",X"FC",X"FC",X"FC",X"FC",X"E1",X"A3",X"62",X"2F", + X"1C",X"09",X"01",X"01",X"1C",X"47",X"5D",X"68",X"80",X"93",X"90",X"80",X"70",X"5A",X"4D",X"52", + X"68",X"78",X"7D",X"70",X"5D",X"4A",X"3A",X"32",X"32",X"2F",X"27",X"27",X"1C",X"11",X"09",X"0C", + X"14",X"2C",X"42",X"75",X"AB",X"DC",X"F7",X"FC",X"FC",X"F7",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC", + X"FC",X"FC",X"FC",X"FC",X"BE",X"88",X"4D",X"11",X"01",X"01",X"0C",X"3F",X"75",X"9E",X"B6",X"B3", + X"93",X"70",X"52",X"3A",X"1F",X"11",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"24",X"3F", + X"52",X"62",X"68",X"7D",X"9E",X"C1",X"E4",X"FC",X"FC",X"F7",X"E1",X"BE",X"A3",X"90",X"80",X"88", + X"AB",X"E1",X"FC",X"FC",X"FC",X"FC",X"F7",X"BE",X"7D",X"3F",X"0C",X"01",X"01",X"01",X"01",X"27", + X"70",X"B6",X"E9",X"FC",X"FC",X"E9",X"AE",X"83",X"62",X"4D",X"2F",X"04",X"01",X"01",X"01",X"01", + X"01",X"01",X"01",X"3F",X"98",X"CE",X"D1",X"BE",X"B6",X"C1",X"D4",X"E9",X"FC",X"E9",X"C9",X"AB", + X"9B",X"88",X"5D",X"37",X"27",X"27",X"1F",X"1C",X"1C",X"1F",X"37",X"70",X"B6",X"FC",X"FC",X"FC", + X"FC",X"FC",X"F4",X"F4",X"E4",X"C6",X"98",X"70",X"5A",X"3A",X"37",X"47",X"6D",X"AE",X"F7",X"FC", + X"FC",X"FC",X"FC",X"FC",X"FC",X"CE",X"93",X"55",X"17",X"01",X"01",X"01",X"1C",X"4A",X"80",X"AB", + X"B3",X"A6",X"A3",X"A3",X"A3",X"A6",X"9B",X"78",X"42",X"11",X"04",X"11",X"1C",X"1F",X"37",X"55", + X"7D",X"8B",X"80",X"5D",X"47",X"4D",X"65",X"6D",X"5D",X"4A",X"3F",X"4D",X"7D",X"B6",X"EC",X"FC", + X"FC",X"FC",X"E4",X"C6",X"9E",X"98",X"9B",X"90",X"75",X"5D",X"62",X"7D",X"9B",X"C6",X"E1",X"E9", + X"D9",X"B3",X"93",X"83",X"70",X"68",X"5D",X"5A",X"52",X"52",X"52",X"55",X"5D",X"65",X"65",X"68", + X"5A",X"37",X"2F",X"4A",X"65",X"6D",X"68",X"75",X"93",X"BE",X"E4",X"EC",X"D1",X"B3",X"9E",X"AB", + X"AB",X"9E",X"80",X"65",X"42",X"32",X"32",X"4A",X"75",X"90",X"A3",X"BE",X"E4",X"FC",X"FC",X"FC", + X"FC",X"D1",X"93",X"5A",X"3A",X"3A",X"47",X"5A",X"7D",X"A6",X"CE",X"CE",X"B9",X"A6",X"9B",X"80", + X"52",X"1C",X"01",X"01",X"01",X"11",X"47",X"78",X"9E",X"AB",X"9B",X"78",X"5A",X"2C",X"14",X"1C", + X"27",X"1F",X"11",X"01",X"01",X"01",X"1C",X"3F",X"75",X"AB",X"C9",X"D4",X"DC",X"CE",X"C9",X"D1", + X"E1",X"F4",X"FC",X"FC",X"FC",X"E4",X"BE",X"90",X"70",X"4A",X"11",X"01",X"01",X"01",X"01",X"09", + X"17",X"4A",X"90",X"D4",X"FC",X"FC",X"FC",X"F4",X"E9",X"E9",X"FC",X"FC",X"E4",X"B3",X"80",X"52", + X"2F",X"1C",X"1F",X"32",X"68",X"AE",X"F4",X"FC",X"FC",X"FC",X"E4",X"C9",X"AB",X"80",X"5D",X"47", + X"37",X"42",X"75",X"AB",X"DC",X"FC",X"FC",X"FC",X"D9",X"93",X"55",X"37",X"2F",X"3A",X"52",X"62", + X"68",X"68",X"55",X"27",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"1C",X"32",X"4D",X"68", + X"9B",X"CE",X"E4",X"F4",X"EC",X"E4",X"E4",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"D9", + X"88",X"4A",X"17",X"04",X"11",X"42",X"75",X"88",X"9B",X"B6",X"BE",X"A6",X"7D",X"4D",X"1C",X"01", + X"01",X"17",X"27",X"32",X"4D",X"7D",X"A6",X"B3",X"B9",X"C6",X"D1",X"D9",X"D9",X"CE",X"BE",X"A6", + X"90",X"65",X"27",X"01",X"01",X"01",X"01",X"01",X"01",X"14",X"68",X"93",X"98",X"83",X"75",X"7D", + X"9E",X"BE",X"C9",X"BE",X"A6",X"9E",X"B6",X"D9",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"D9",X"C1", + X"B3",X"9B",X"75",X"5D",X"47",X"2F",X"2F",X"4A",X"68",X"7D",X"7D",X"78",X"83",X"90",X"9E",X"AE", + X"A3",X"83",X"75",X"52",X"3F",X"4A",X"5D",X"62",X"55",X"3F",X"2F",X"24",X"32",X"5A",X"7D",X"90", + X"AB",X"CE",X"E4",X"FC",X"FC",X"FC",X"E9",X"CE",X"B3",X"98",X"88",X"83",X"83",X"90",X"B3",X"EC", + X"FC",X"FC",X"FC",X"FC",X"FC",X"CE",X"75",X"42",X"27",X"14",X"01",X"01",X"1C",X"3F",X"52",X"5A", + X"68",X"78",X"68",X"47",X"17",X"01",X"01",X"09",X"27",X"37",X"4A",X"65",X"75",X"6D",X"65",X"68", + X"68",X"5D",X"4D",X"42",X"27",X"0C",X"0C",X"14",X"1C",X"1F",X"3A",X"68",X"9E",X"CE",X"E1",X"DC", + X"DC",X"DC",X"DC",X"CE",X"A6",X"75",X"5A",X"4A",X"3A",X"4A",X"70",X"98",X"BE",X"E1",X"E9",X"E4", + X"B9",X"9E",X"90",X"8B",X"88",X"75",X"52",X"2F",X"2F",X"4A",X"5D",X"68",X"78",X"80",X"70",X"70", + X"7D",X"8B",X"9E",X"B6",X"BE",X"B6",X"AE",X"9B",X"98",X"AE",X"CE",X"E4",X"FC",X"FC",X"FC",X"FC", + X"FC",X"FC",X"FC",X"FC",X"E4",X"B9",X"9E",X"88",X"65",X"4D",X"47",X"3F",X"2F",X"11",X"01",X"04", + X"1F",X"2F",X"2F",X"1F",X"11",X"01",X"0C",X"2C",X"4D",X"62",X"78",X"98",X"AB",X"BE",X"DC",X"F4", + X"F7",X"E4",X"E1",X"DC",X"C1",X"9E",X"88",X"62",X"3A",X"14",X"01",X"11",X"17",X"27",X"32",X"55", + X"88",X"B6",X"E4",X"F7",X"E4",X"C6",X"A3",X"75",X"5A",X"52",X"5A",X"68",X"78",X"80",X"80",X"5A", + X"27",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"11",X"3F",X"70",X"A3",X"C9",X"E1",X"FC",X"FC", + X"FC",X"FC",X"FC",X"DC",X"C6",X"B3",X"98",X"93",X"9B",X"AB",X"B9",X"AB",X"98",X"83",X"68",X"52", + X"4A",X"2F",X"17",X"04",X"01",X"0C",X"37",X"75",X"A3",X"B9",X"D1",X"CE",X"B3",X"A3",X"9B",X"93", + X"93",X"A6",X"BE",X"B9",X"9E",X"7D",X"55",X"37",X"27",X"27",X"4A",X"80",X"A6",X"B3",X"AE",X"AB", + X"B9",X"C6",X"B9",X"B3",X"A3",X"80",X"5D",X"4A",X"47",X"3A",X"32",X"3A",X"5A",X"7D",X"83",X"90", + X"8B",X"83",X"7D",X"70",X"65",X"6D",X"7D",X"78",X"65",X"47",X"1F",X"0C",X"01",X"01",X"09",X"2C", + X"68",X"AE",X"CE",X"D1",X"CE",X"D4",X"E4",X"E4",X"CE",X"A6",X"98",X"9B",X"AB",X"BE",X"CE",X"CE", + X"B9",X"90",X"52",X"14",X"01",X"01",X"01",X"01",X"09",X"3A",X"78",X"9E",X"AE",X"B9",X"CE",X"CE", + X"B9",X"A6",X"90",X"7D",X"7D",X"83",X"80",X"68",X"55",X"52",X"4A",X"42",X"37",X"32",X"47",X"75", + X"A6",X"C1",X"D1",X"D9",X"CE",X"C9",X"B6",X"9B",X"7D",X"62",X"4D",X"4D",X"6D",X"9E",X"D4",X"F4", + X"EC",X"E4",X"CE",X"A3",X"78",X"65",X"5A",X"4A",X"37",X"2C",X"37",X"5D",X"93",X"C6",X"E9",X"FC", + X"FC",X"D4",X"A6",X"88",X"75",X"68",X"52",X"27",X"01",X"01",X"01",X"01",X"01",X"11",X"5D",X"9B", + X"C9",X"D1",X"C9",X"BE",X"B9",X"B9",X"B9",X"B6",X"AE",X"A3",X"98",X"83",X"70",X"4D",X"17",X"01", + X"01",X"01",X"01",X"01",X"01",X"24",X"47",X"68",X"9B",X"DC",X"FC",X"FC",X"FC",X"FC",X"E9",X"F4", + X"FC",X"FC",X"FC",X"E4",X"D4",X"C9",X"B3",X"9B",X"98",X"98",X"90",X"83",X"88",X"A6",X"C9",X"DC", + X"D9",X"BE",X"AB",X"7D",X"52",X"2F",X"27",X"1F",X"11",X"17",X"27",X"2F",X"2F",X"3F",X"52",X"5D", + X"5A",X"65",X"70",X"75",X"80",X"88",X"8B",X"9B",X"AB",X"BE",X"C6",X"AE",X"83",X"55",X"27",X"09", + X"09",X"27",X"52",X"83",X"93",X"98",X"93",X"88",X"83",X"80",X"70",X"55",X"3F",X"2C",X"27",X"32", + X"47",X"65",X"8B",X"AE",X"D4",X"E9",X"D9",X"B3",X"98",X"90",X"93",X"88",X"68",X"4D",X"4A",X"5A", + X"68",X"6D",X"7D",X"8B",X"90",X"8B",X"88",X"8B",X"98",X"9E",X"9B",X"83",X"62",X"2F",X"09",X"04", + X"1F",X"47",X"6D",X"98",X"AE",X"B6",X"B3",X"AB",X"9B",X"9B",X"A3",X"B6",X"C6",X"B9",X"9B",X"83", + X"78",X"6D",X"65",X"5A",X"5A",X"68",X"88",X"A6",X"B6",X"A3",X"8B",X"75",X"68",X"6D",X"6D",X"65", + X"5D",X"5D",X"68",X"80",X"A3",X"CE",X"DC",X"D4",X"CE",X"CE",X"C9",X"C6",X"CE",X"BE",X"AB",X"90", + X"80",X"80",X"8B",X"98",X"9E",X"B6",X"DC",X"E4",X"E4",X"E1",X"CE",X"C6",X"B6",X"98",X"80",X"7D", + X"75",X"70",X"68",X"68",X"62",X"3F",X"11",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"01", + X"11",X"47",X"68",X"90",X"B6",X"CE",X"D4",X"E1",X"E9",X"E9",X"E4",X"E4",X"E9",X"E4",X"D4",X"C6", + X"A6",X"78",X"42",X"14",X"01",X"01",X"01",X"01",X"14",X"42",X"78",X"AB",X"D1",X"E1",X"D9",X"C6", + X"9B",X"7D",X"75",X"78",X"88",X"93",X"8B",X"88",X"70",X"4D",X"2F",X"24",X"1C",X"24",X"27",X"24", + X"27",X"3A",X"62",X"88",X"B3",X"CE",X"DC",X"EC",X"EF",X"E1",X"CE",X"BE",X"A3",X"83",X"68",X"52", + X"4D",X"55",X"65",X"78",X"78",X"80",X"90",X"90",X"90",X"8B",X"75",X"5D",X"4D",X"52",X"62",X"80", + X"A3",X"B6",X"B6",X"B6",X"A6",X"90",X"83",X"88",X"93",X"9E",X"BE",X"D1",X"C9",X"AE",X"8B",X"62", + X"3F",X"27",X"1C",X"32",X"62",X"88",X"9B",X"A3",X"AB",X"C1",X"CE",X"C1",X"B6",X"A6",X"90",X"6D", + X"5D",X"55",X"3F",X"2F",X"2F",X"47",X"5D",X"65",X"6D",X"75",X"78",X"83",X"7D",X"75",X"7D",X"83", + X"80",X"68",X"4D",X"2F",X"14",X"04",X"04",X"17",X"37",X"70",X"A6",X"C1",X"C1",X"B9",X"BE",X"D1", + X"D4",X"C1",X"A3",X"98",X"9E",X"AE",X"C9",X"D4",X"D4",X"C6",X"98",X"5D",X"24",X"01",X"01",X"01", + X"01",X"17",X"4A",X"7D",X"A3",X"AE",X"B9",X"C9",X"C6",X"B6",X"A3",X"8B",X"7D",X"80",X"83",X"83", + X"6D",X"55",X"52",X"4A",X"42",X"37",X"32",X"47",X"75",X"A6",X"C1",X"D1",X"D9",X"CE",X"C9",X"B6", + X"9B",X"7D",X"62",X"4D",X"4D",X"6D",X"9E",X"D4",X"F4",X"EC",X"E4",X"CE",X"A3",X"78",X"65",X"5A", + X"4A",X"37",X"2C",X"37",X"5D",X"93",X"C6",X"E9",X"FC",X"FC",X"D4",X"A6",X"88",X"75",X"68",X"52", + X"27",X"01",X"01",X"01",X"01",X"01",X"11",X"5D",X"9B",X"C9",X"D1",X"C9",X"BE",X"B9",X"B9",X"B9", + X"B6",X"AE",X"A3",X"98",X"83",X"70",X"4D",X"17",X"01",X"01",X"01",X"01",X"01",X"01",X"24",X"47", + X"68",X"9B",X"DC",X"FC",X"FC",X"FC",X"FC",X"E9",X"F4",X"FC",X"FC",X"FC",X"E4",X"D4",X"C9",X"B3", + X"9B",X"98",X"98",X"8B",X"83",X"8B",X"A6",X"C9",X"E1",X"DC",X"C1",X"A6",X"7D",X"4D",X"2C",X"24", + X"17",X"0C",X"11",X"1F",X"2C",X"2C",X"3A",X"52",X"5D",X"5A",X"65",X"70",X"78",X"88",X"90",X"90", + X"9E",X"AB",X"C1",X"C6",X"A6",X"78",X"3F",X"11",X"01",X"01",X"14",X"47",X"80",X"93",X"98",X"93", + X"83",X"70",X"65",X"4D",X"2F",X"14",X"04",X"04",X"27",X"47",X"70",X"A3",X"D1",X"FC",X"FC",X"F7", + X"C9",X"A6",X"9B",X"9B",X"8B",X"70",X"5A",X"5D",X"75",X"7D",X"80",X"8B",X"9E",X"9B",X"93",X"8B", + X"98",X"A3",X"AE",X"AE",X"93",X"68",X"32",X"04",X"04",X"24",X"52",X"88",X"B6",X"C9",X"B9",X"AB", + X"98",X"80",X"80",X"90",X"A6",X"B9",X"BE",X"A6",X"93",X"8B",X"80",X"70",X"4D",X"37",X"3F",X"62", + X"88",X"9E",X"98",X"80",X"65",X"55",X"62",X"68",X"68",X"70",X"75",X"78",X"93",X"C6",X"FC",X"FC", + X"FC",X"FC",X"F7",X"E9",X"DC",X"D4",X"BE",X"A3",X"80",X"68",X"70",X"75",X"75",X"70",X"80",X"A3", + X"B3",X"B3",X"AE",X"98",X"83",X"75",X"5D",X"52",X"5A",X"68",X"78",X"83",X"83",X"78",X"4A",X"11", + X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"01",X"37",X"78",X"A6",X"D1",X"E9",X"E4", + X"E1",X"E1",X"DC",X"D9",X"E9",X"FC",X"FC",X"FC",X"FC",X"EF",X"B9",X"75",X"2F",X"01",X"01",X"01", + X"01",X"01",X"01",X"27",X"5D",X"9B",X"D4",X"F4",X"EC",X"CE",X"A6",X"93",X"9E",X"B6",X"B6",X"A3", + X"93",X"8B",X"83",X"70",X"68",X"78",X"93",X"A6",X"9E",X"90",X"83",X"98",X"AE",X"C9",X"D4",X"DC", + X"CE",X"A6",X"7D",X"65",X"52",X"2C",X"04",X"01",X"01",X"01",X"01",X"01",X"01",X"11",X"4D",X"9E", + X"E4",X"FC",X"FC",X"FC",X"EC",X"EC",X"FC",X"FC",X"FC",X"FC",X"E9",X"AE",X"78",X"4A",X"2F",X"2F", + X"52",X"8B",X"C6",X"F4",X"FC",X"F7",X"DC",X"B3",X"80",X"4D",X"17",X"01",X"01",X"01",X"1C",X"3F", + X"70",X"A6",X"D1",X"E9",X"E1",X"CE",X"B9",X"B3",X"AE",X"A6",X"88",X"5A",X"1F",X"01",X"01",X"01", + X"01",X"01",X"14",X"52",X"8B",X"B9",X"C6",X"B6",X"A6",X"9E",X"90",X"75",X"68",X"52",X"4A",X"52", + X"68",X"88",X"93",X"83",X"62",X"3F",X"1F",X"17",X"2F",X"4D",X"68",X"75",X"83",X"9E",X"D1",X"FC", + X"FC",X"FC",X"FC",X"FC",X"D4",X"BE",X"B3",X"A3",X"A6",X"BE",X"D4",X"E1",X"CE",X"B3",X"A6",X"98", + X"75",X"4A",X"27",X"1C",X"2F",X"4D",X"68",X"7D",X"68",X"47",X"17",X"01",X"01",X"01",X"01",X"01", + X"04",X"0C",X"1F",X"32",X"4A",X"5D",X"80",X"B3",X"F7",X"FC",X"FC",X"FC",X"EC",X"D4",X"CE",X"BE", + X"C1",X"CE",X"D9",X"C9",X"A3",X"83",X"70",X"5A",X"3F",X"32",X"3F",X"5D",X"68",X"65",X"47",X"2C", + X"17",X"04",X"09",X"27",X"4A",X"68",X"90",X"9E",X"98",X"88",X"7D",X"83",X"9E",X"CE",X"E9",X"F7", + X"E4",X"BE",X"9E",X"68",X"37",X"09",X"01",X"01",X"01",X"04",X"14",X"37",X"55",X"65",X"70",X"88", + X"AE",X"DC",X"FC",X"F4",X"D1",X"AE",X"93",X"80",X"78",X"83",X"9B",X"B3",X"B3",X"98",X"70",X"47", + X"24",X"17",X"32",X"62",X"9B",X"C9",X"CE",X"B9",X"A3",X"9B",X"88",X"70",X"5D",X"55",X"68",X"93", + X"B6",X"BE",X"B3",X"AE",X"AE",X"A3",X"90",X"90",X"98",X"9B",X"AB",X"AB",X"AE",X"B3",X"AB",X"93", + X"78",X"65",X"68",X"78",X"75",X"70",X"68",X"78",X"8B",X"93",X"93",X"9E",X"B9",X"DC",X"FC",X"FC", + X"FC",X"D4",X"93",X"62",X"42",X"1C",X"01",X"01",X"04",X"0C",X"0C",X"1F",X"4A",X"78",X"AB",X"C9", + X"DC",X"E1",X"D9",X"C6",X"AB",X"90",X"70",X"47",X"09",X"01",X"01",X"01",X"01",X"01",X"01",X"01", + X"01",X"1C",X"47",X"62",X"75",X"88",X"AB",X"D1",X"E9",X"EC",X"E9",X"E4",X"DC",X"F7",X"FC",X"FC", + X"FC",X"FC",X"FC",X"FC",X"E4",X"9E",X"80",X"75",X"7D",X"70",X"6D",X"75",X"80",X"8B",X"80",X"65", + X"4A",X"2C",X"04",X"01",X"01",X"01",X"04",X"2C",X"52",X"62",X"5A",X"4D",X"5A",X"78",X"9B",X"B3", + X"C1",X"AB",X"93",X"83",X"78",X"62",X"4D",X"4A",X"52",X"4A",X"3F",X"4D",X"5D",X"7D",X"90",X"9B", + X"9E",X"83",X"68",X"62",X"5D",X"68",X"78",X"88",X"88",X"8B",X"8B",X"80",X"62",X"47",X"3F",X"3A", + X"32",X"37",X"37",X"37",X"4D",X"70",X"88",X"8B",X"80",X"70",X"70",X"8B",X"B6",X"D4",X"D4",X"CE", + X"B9",X"B9",X"C9",X"C9",X"C6",X"B6",X"B9",X"D4",X"FC",X"FC",X"FC",X"FC",X"EC",X"B6",X"80",X"52", + X"37",X"2F",X"2C",X"37",X"62",X"98",X"D1",X"FC",X"FC",X"EC",X"D1",X"A3",X"68",X"4A",X"32",X"27", + X"27",X"3A",X"55",X"68",X"62",X"52",X"3F",X"1C",X"01",X"01",X"01",X"01",X"01",X"01",X"04",X"37", + X"5A",X"70",X"88",X"88",X"7D",X"65",X"52",X"47",X"52",X"68",X"83",X"9E",X"AE",X"B6",X"C1",X"B9", + X"B6",X"AE",X"98",X"78",X"5D",X"42",X"32",X"2C",X"2F",X"4D",X"7D",X"B9",X"F7",X"FC",X"FC",X"FC", + X"E1",X"AB",X"83",X"65",X"52",X"5A",X"68",X"65",X"52",X"3F",X"3F",X"3F",X"37",X"37",X"52",X"7D", + X"A6",X"C1",X"BE",X"9E",X"88",X"7D",X"68",X"5A",X"47",X"47",X"62",X"90",X"B3",X"C6",X"D9",X"EF", + X"FC",X"FC",X"E4",X"CE",X"B9",X"B3",X"B3",X"AE",X"AB",X"9B",X"75",X"55",X"37",X"11",X"01",X"01", + X"01",X"01",X"04",X"4D",X"88",X"AB",X"B3",X"AE",X"A3",X"9B",X"AE",X"C6",X"CE",X"C9",X"BE",X"B6", + X"B3",X"AB",X"AE",X"C6",X"EF",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"CE",X"88",X"4A",X"14",X"01", + X"09",X"2C",X"52",X"78",X"93",X"93",X"78",X"47",X"0C",X"01",X"01",X"01",X"01",X"09",X"09",X"11", + X"27",X"4D",X"62",X"68",X"7D",X"90",X"9E",X"AE",X"AB",X"8B",X"70",X"62",X"52",X"3A",X"1C",X"04", + X"11",X"2F",X"5A",X"83",X"9E",X"B3",X"B9",X"B9",X"AB",X"80",X"62",X"4D",X"4D",X"5A",X"65",X"75", + X"7D",X"83",X"83",X"70",X"4D",X"1F",X"0C",X"14",X"32",X"5D",X"70",X"68",X"65",X"68",X"83",X"9E", + X"9E",X"93",X"88",X"83",X"9B",X"BE",X"D9",X"E1",X"D1",X"B6",X"A3",X"93",X"88",X"88",X"8B",X"98", + X"A3",X"C6",X"FC",X"FC",X"FC",X"FC",X"FC",X"F4",X"D4",X"B3",X"88",X"65",X"4A",X"32",X"3A",X"5D", + X"88",X"B3",X"D4",X"E4",X"E1",X"B9",X"78",X"37",X"11",X"01",X"01",X"01",X"01",X"01",X"01",X"01", + X"01",X"01",X"01",X"01",X"14",X"37",X"42",X"4A",X"5A",X"68",X"78",X"90",X"AE",X"C9",X"E1",X"E1", + X"C9",X"93",X"65",X"4D",X"32",X"1F",X"17",X"27",X"37",X"3F",X"42",X"4D",X"68",X"88",X"98",X"A3", + X"B6",X"C9",X"D4",X"E4",X"E4",X"D4",X"BE",X"A6",X"AE",X"C6",X"E4",X"FC",X"FC",X"FC",X"E4",X"AB", + X"6D",X"3F",X"27",X"2F",X"52",X"83",X"AB",X"AB",X"AE",X"AE",X"AE",X"98",X"70",X"5A",X"5A",X"65", + X"7D",X"88",X"80",X"5D",X"3A",X"24",X"11",X"11",X"2F",X"52",X"75",X"83",X"93",X"A3",X"C9",X"EF", + X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"FC",X"D4",X"98",X"5A",X"1F",X"01",X"01",X"01",X"11",X"2F", + X"5D",X"90",X"BE",X"E4",X"FC",X"FC",X"D9",X"A3",X"78",X"65",X"68",X"75",X"70",X"65",X"5A",X"4A", + X"2C",X"14",X"04",X"11",X"37",X"68",X"9B",X"A6",X"9B",X"88",X"83",X"90",X"93",X"90",X"8B",X"83", + X"7D",X"83",X"93",X"A6",X"B6",X"BE",X"B9",X"9E",X"68",X"42",X"2C",X"2F",X"47",X"5D",X"78",X"88", + X"90",X"93",X"90",X"70",X"52",X"37",X"17",X"11",X"17",X"2C",X"37",X"3F",X"4D",X"4A",X"3F",X"32", + X"2F",X"37",X"5A",X"7D",X"9B",X"9E",X"A6",X"AE",X"B6",X"D4",X"FC",X"FC",X"FC",X"FC",X"FC",X"EC", + X"E1",X"B9",X"93",X"6D",X"5A",X"5A",X"5D",X"68",X"75",X"78",X"83",X"83",X"83",X"83",X"70",X"5D", + X"4A",X"4D",X"62",X"7D",X"90",X"98",X"88",X"62",X"2F",X"01",X"01",X"01",X"01",X"1C",X"37",X"52", + X"65",X"68",X"5A",X"52",X"5D",X"75",X"7D",X"75",X"5D",X"4A",X"4D",X"65",X"88",X"AB",X"C6",X"D9", + X"D4",X"B6",X"93",X"83",X"70",X"5A",X"47",X"47",X"4A",X"3F",X"3A",X"3F",X"32",X"27",X"17",X"1F", + X"3F",X"68",X"93",X"9E",X"9B",X"93",X"98",X"A6",X"AB",X"AB",X"A3",X"A6",X"BE",X"E1",X"F7",X"FC", + X"FC",X"EC",X"D1",X"AE",X"93",X"8B",X"9B",X"B3",X"B6",X"B6",X"C6",X"C6",X"B6",X"A6",X"9E",X"93", + X"7D",X"5D",X"37",X"1C",X"1F",X"27",X"2C",X"37",X"52",X"75",X"93",X"98",X"8B",X"7D",X"65",X"5D", + X"65",X"75",X"88",X"9B",X"9E",X"9B",X"8B",X"80",X"83",X"8B",X"8B",X"83",X"93",X"AB",X"C9",X"DC", + X"CE",X"B9",X"A6",X"83",X"5D",X"32",X"17",X"01",X"01",X"04",X"1C",X"4A",X"80",X"B6",X"DC",X"E1", + X"D4",X"BE",X"A6",X"98",X"90",X"88",X"6D",X"4D",X"2C",X"11",X"04",X"04",X"1C",X"4D",X"83",X"B6", + X"DC",X"E4",X"D1",X"C1",X"B3",X"9B",X"80",X"68",X"68",X"68",X"75",X"7D",X"7D",X"70",X"52",X"2C", + X"04",X"01",X"01",X"01",X"11",X"2F",X"47",X"5D",X"78",X"A3",X"D4",X"EC",X"FC",X"FC",X"F7",X"EC", + X"EF",X"EC",X"D4",X"C9",X"C6",X"B9",X"9E",X"80",X"65",X"68",X"70",X"78",X"7D",X"80",X"93",X"9E", + X"AB",X"AE",X"AE",X"A3",X"8B",X"68",X"52",X"42",X"32",X"27",X"1C",X"14",X"09",X"01",X"01",X"01", + X"14",X"3F",X"78",X"A3",X"AE",X"AE",X"A3",X"A6",X"BE",X"D4",X"D9",X"D9",X"D9",X"C6",X"B9",X"AB", + X"93",X"78",X"65",X"62",X"68",X"70",X"80",X"8B",X"88",X"7D",X"70",X"6D",X"78",X"7D",X"78",X"70", + X"6D",X"83",X"9E",X"C1",X"CE",X"C1",X"B3",X"98",X"75",X"52",X"3F",X"47",X"5A",X"68",X"7D",X"88", + X"7D",X"62",X"47",X"2F",X"11",X"01",X"01",X"01",X"01",X"01",X"17",X"3F",X"65",X"78",X"93",X"9B", + X"9E",X"93",X"98",X"9B",X"98",X"A3",X"A6",X"AB",X"B3",X"C1",X"D1",X"CE",X"BE",X"AE",X"98",X"7D", + X"75",X"65",X"52",X"4A",X"3F",X"3A",X"3F",X"52",X"68",X"80",X"93",X"AB",X"B6",X"C9",X"E1",X"E4", + X"D4",X"CE",X"CE",X"C9",X"BE",X"9E",X"7D",X"5A",X"37",X"27",X"1C",X"1F",X"37",X"5A",X"75",X"80", + X"8B",X"93",X"90",X"8B",X"88",X"88",X"80",X"80",X"83",X"80",X"88",X"A3",X"C6",X"E1",X"FC",X"FC", + X"F4",X"CE",X"A3",X"80",X"65",X"4A",X"37",X"37",X"3F",X"47",X"52",X"62",X"70",X"7D",X"70",X"62", + X"52",X"55",X"68",X"78",X"80",X"75",X"65",X"65",X"5D",X"55",X"5A",X"5A",X"65",X"80",X"98",X"A3", + X"9B",X"8B",X"7D",X"80",X"88",X"90",X"98",X"9B",X"93",X"93",X"9E",X"AE",X"B9",X"B6",X"AE",X"AE", + X"A6",X"93",X"78",X"65",X"52",X"4D",X"4A",X"52",X"68",X"78",X"88",X"93",X"90",X"83",X"80",X"6D", + X"5D",X"5D",X"62",X"68",X"6D",X"6D",X"5D",X"4A",X"37",X"2F",X"32",X"52",X"75",X"93",X"A6",X"AE", + X"AB",X"AE",X"B6",X"C6",X"BE",X"C1",X"B9",X"A6",X"98",X"8B",X"70",X"52",X"3A",X"2C",X"37",X"42", + X"5A",X"68",X"70",X"78",X"7D",X"88",X"93",X"98",X"90",X"7D",X"7D",X"88",X"90",X"98",X"93",X"7D", + X"52",X"2C",X"09",X"01",X"01",X"09",X"32",X"52",X"70",X"88",X"9B",X"93",X"90",X"93",X"98",X"90", + X"83",X"70",X"65",X"62",X"78",X"93",X"AE",X"BE",X"C6",X"B9",X"9E",X"83",X"70",X"65",X"5D",X"5A", + X"5A",X"5D",X"5A",X"55",X"55",X"47",X"37",X"27",X"1F",X"37",X"5A",X"78",X"88",X"8B",X"8B",X"93", + X"A3",X"A6",X"AB",X"A6",X"AB",X"BE",X"D4",X"E4",X"EC",X"EC",X"E1",X"C9",X"A6",X"90",X"83",X"90", + X"98",X"9B",X"9E",X"AE",X"AB",X"A6",X"9E",X"9B",X"9B",X"90",X"78",X"5A",X"3F",X"37",X"37",X"37", + X"3F",X"52",X"68",X"88",X"83",X"78",X"68",X"5A",X"55",X"65",X"78",X"8B",X"9E",X"A3",X"9B",X"90", + X"83",X"88",X"8B",X"88",X"80",X"8B",X"9E",X"B9",X"C9",X"B9",X"A6",X"93",X"75",X"52",X"32",X"1C", + X"11",X"0C",X"14",X"2C",X"5A",X"8B",X"BE",X"DC",X"E1",X"D9",X"C6",X"AE",X"9E",X"98",X"8B",X"75", + X"55",X"32",X"1C",X"11",X"11",X"24",X"52",X"88",X"B6",X"D9",X"E4",X"CE",X"BE",X"AE",X"98",X"7D", + X"68",X"65",X"68",X"75",X"78",X"7D",X"70",X"52",X"2F",X"09",X"01",X"01",X"01",X"11",X"2F",X"47", + X"5A",X"78",X"A3",X"D4",X"EC",X"FC",X"FC",X"F7",X"EC",X"EF",X"EC",X"D4",X"C9",X"C6",X"B9",X"9E", + X"80",X"65",X"68",X"70",X"78",X"7D",X"80",X"93",X"9E",X"AB",X"AE",X"AE",X"A3",X"8B",X"68",X"52", + X"42",X"32",X"27",X"1C",X"14",X"09",X"01",X"01",X"01",X"14",X"3F",X"78",X"A3",X"AE",X"AE",X"A3", + X"A6",X"BE",X"D4",X"D9",X"D9",X"D9",X"C6",X"B9",X"AB",X"93",X"78",X"65",X"62",X"68",X"70",X"80", + X"8B",X"88",X"7D",X"70",X"6D",X"78",X"7D",X"78",X"70",X"6D",X"83",X"9E",X"C1",X"CE",X"C1",X"B3", + X"98",X"75",X"52",X"3F",X"47",X"5A",X"68",X"7D",X"88",X"7D",X"62",X"47",X"2C",X"0C",X"01",X"01", + X"01",X"01",X"01",X"14",X"3A",X"65",X"7D",X"98",X"A3",X"A3",X"98",X"9B",X"9E",X"9E",X"A6",X"AB", + X"AB",X"B6",X"C6",X"D4",X"CE",X"BE",X"AB",X"90",X"78",X"68",X"5A",X"47",X"32",X"27",X"1F",X"24", + X"3A",X"62",X"80",X"9E",X"B9",X"CE",X"D4",X"E9",X"EC",X"E1",X"D1",X"D1",X"CE",X"C6",X"A6",X"80", + X"55",X"2F",X"17",X"04",X"11",X"2F",X"62",X"83",X"9B",X"A6",X"AB",X"9B",X"90",X"8B",X"88",X"78", + X"70",X"65",X"5A",X"65",X"88",X"A6",X"CE",X"EF",X"FC",X"FC",X"E1",X"B6",X"9E",X"88",X"68",X"52", + X"4A",X"47",X"3F",X"37",X"3A",X"47",X"47",X"3A",X"2F",X"2F",X"4A",X"68",X"80",X"83",X"75",X"65", + X"65",X"65",X"68",X"75",X"7D",X"88",X"9E",X"AB",X"AB",X"98",X"80",X"78",X"7D",X"80",X"8B",X"9E", + X"9E",X"9B",X"9E",X"AE",X"BE",X"C1",X"B3",X"A6",X"A3",X"A6",X"AB",X"9B",X"83",X"68",X"52",X"42", + X"3F",X"52",X"68",X"80",X"93",X"A3",X"A6",X"B3",X"A6",X"93",X"88",X"88",X"93",X"90",X"83",X"68", + X"4D",X"37",X"2C",X"2F",X"47",X"68",X"90",X"AB",X"AE",X"A6",X"A6",X"9B",X"88",X"75",X"68",X"62", + X"52",X"42",X"32",X"27",X"11",X"01",X"01",X"11",X"27",X"3F",X"5A",X"65",X"68",X"78",X"8B",X"A6", + X"C1",X"C6",X"B9",X"B3",X"B3",X"AB",X"A3",X"8B",X"68",X"42",X"24",X"11",X"11",X"11",X"27",X"4D", + X"70",X"98",X"B9",X"DC",X"E9",X"E9",X"E1",X"CE",X"AB",X"98",X"90",X"83",X"83",X"93",X"A3",X"B6", + X"AE",X"A3",X"90",X"78",X"5D",X"4A",X"4D",X"62",X"78",X"83",X"80",X"80",X"83",X"7D",X"68",X"52", + X"37",X"1F",X"1F",X"2F",X"47",X"55",X"65",X"7D",X"90",X"93",X"98",X"A3",X"AE",X"B3",X"B9",X"B6", + X"B6",X"C1",X"C6",X"B9",X"A6",X"8B",X"80",X"70",X"65",X"52",X"4A",X"52",X"62",X"65",X"68",X"7D", + X"90",X"AB",X"C6",X"D1",X"CE",X"AE",X"88",X"68",X"65",X"62",X"52",X"52",X"4D",X"3F",X"2F",X"27", + X"27",X"3A",X"62",X"83",X"9E",X"B3",X"A6",X"9E",X"93",X"90",X"8B",X"7D",X"68",X"62",X"65",X"65", + X"65",X"55",X"3F",X"27",X"14",X"11",X"14",X"1C",X"2F",X"4A",X"62",X"78",X"98",X"B6",X"D1",X"E4", + X"E4",X"E1",X"E4",X"F7",X"FC",X"F7",X"E4",X"D1",X"BE",X"AB",X"98",X"83",X"8B",X"98",X"93",X"90", + X"93",X"90",X"83",X"78",X"70",X"6D",X"62",X"4A",X"2C",X"17",X"14",X"1C",X"27",X"3F",X"4D",X"5D", + X"68",X"68",X"68",X"68",X"75",X"8B",X"9E",X"A6",X"9E",X"9B",X"98",X"98",X"93",X"80",X"70",X"62", + X"52",X"4A",X"42",X"3A",X"2F",X"27",X"2C",X"2F",X"3F",X"5D",X"80",X"90",X"9B",X"A3",X"AE",X"C9", + X"E1",X"E4",X"DC",X"CE",X"C9",X"CE",X"C6",X"B3",X"98",X"8B",X"83",X"75",X"68",X"6D",X"7D",X"90", + X"A3",X"B3",X"B9",X"AE",X"98",X"7D",X"70",X"62",X"4A",X"2F",X"17",X"11",X"17",X"24",X"37",X"52", + X"62",X"75",X"80",X"80",X"80",X"88",X"8B",X"8B",X"98",X"9B",X"9E",X"AB",X"B6",X"AE",X"A3",X"90", + X"83",X"80",X"7D",X"83",X"90",X"90",X"88",X"75",X"62",X"52",X"47",X"42",X"4A",X"5D",X"75",X"8B", + X"A3",X"AB",X"AB",X"A3",X"93",X"98",X"9E",X"AE",X"BE",X"BE",X"AB",X"88",X"68",X"52",X"3A",X"37", + X"47",X"62",X"83",X"98",X"A3",X"9B",X"98",X"98",X"88",X"68",X"52",X"4D",X"52",X"62",X"65",X"62", + X"62",X"5D",X"4A",X"37",X"27",X"2C",X"3F",X"5D",X"6D",X"75",X"75",X"80",X"90",X"A3",X"B3",X"BE", + X"C6",X"C1",X"B9",X"AB",X"9E",X"83",X"68",X"52",X"3F",X"27",X"11",X"0C",X"11",X"1C",X"3F",X"68", + X"9B",X"B6",X"BE",X"B6",X"B3",X"B6",X"BE",X"C9",X"C6",X"AE",X"9B",X"8B",X"80",X"7D",X"83",X"93", + X"A3",X"AE",X"A3",X"9E",X"9B",X"9E",X"9E",X"9E",X"9E",X"93",X"7D",X"68",X"62",X"5D",X"62",X"5D", + X"52",X"4D",X"5A",X"52",X"52",X"52",X"52",X"52",X"5A",X"5A",X"5A",X"62",X"68",X"78",X"88",X"90", + X"98",X"A6",X"B6",X"B9",X"B6",X"B3",X"B6",X"B9",X"B9",X"B6",X"AE",X"AB",X"93",X"78",X"65",X"4D", + X"32",X"24",X"24",X"32",X"52",X"70",X"83",X"88",X"83",X"7D",X"70",X"65",X"68",X"6D",X"6D",X"6D", + X"68",X"65",X"68",X"68",X"65",X"5D",X"55",X"5D",X"70",X"8B",X"90",X"93",X"8B",X"80",X"7D",X"7D", + X"8B",X"9E",X"A6",X"A3",X"9E",X"9E",X"A3",X"A3",X"98",X"88",X"80",X"75",X"68",X"62",X"55",X"4D", + X"4A",X"4D",X"5D",X"75",X"93",X"AE",X"B6",X"AB",X"93",X"78",X"65",X"52",X"5A",X"5D",X"65",X"78", + X"88",X"88",X"80",X"75",X"70",X"68",X"5D",X"5A",X"5D",X"62",X"68",X"70",X"75",X"78",X"7D",X"7D", + X"80",X"78",X"70",X"65",X"5D",X"52",X"5A",X"70",X"8B",X"A3",X"AE",X"AE",X"A6",X"9B",X"90",X"83", + X"75",X"68",X"55",X"4D",X"4A",X"4A",X"4D",X"5A",X"78",X"93",X"B9",X"D4",X"E4",X"E1",X"CE",X"BE", + X"AE",X"9B",X"88",X"78",X"78",X"78",X"78",X"68",X"62",X"55",X"4D",X"3A",X"32",X"3A",X"4D",X"68", + X"7D",X"80",X"7D",X"78",X"75",X"7D",X"88",X"98",X"A3",X"AE",X"AE",X"AB",X"AE",X"B6",X"C6",X"D1", + X"D4",X"D4",X"C6",X"AB",X"98",X"83",X"78",X"65",X"4D",X"3F",X"3F",X"3F",X"4A",X"5A",X"68",X"70", + X"68",X"68",X"70",X"80",X"8B",X"93",X"8B",X"7D",X"70",X"6D",X"68",X"70",X"75",X"75",X"78",X"78", + X"75",X"68",X"65",X"62",X"6D",X"83",X"98",X"AE",X"B6",X"A6",X"98",X"90",X"80",X"75",X"68",X"5D", + X"62",X"68",X"80",X"93",X"9B",X"93",X"90",X"80",X"6D",X"5A",X"4A",X"42",X"47",X"52",X"5D",X"6D", + X"83",X"90",X"90",X"83",X"80",X"80",X"75",X"75",X"70",X"68",X"65",X"5A",X"52",X"4D",X"52",X"65", + X"7D",X"98",X"A6",X"AB",X"AB",X"A6",X"9E",X"9B",X"90",X"80",X"75",X"6D",X"65",X"52",X"52",X"52", + X"52",X"4D",X"42",X"3F",X"47",X"4A",X"55",X"5D",X"62",X"62",X"62",X"62",X"68",X"7D",X"88",X"93", + X"A3",X"9E",X"A3",X"98",X"90",X"90",X"98",X"A3",X"B6",X"C1",X"BE",X"B6",X"B3",X"AB",X"9B",X"88", + X"75",X"70",X"68",X"65",X"70",X"78",X"7D",X"70",X"68",X"68",X"68",X"68",X"65",X"62",X"5D",X"68", + X"7D",X"90",X"9B",X"9B",X"98",X"98",X"98",X"93",X"98",X"9E",X"9B",X"98",X"93",X"93",X"90",X"83", + X"80",X"80",X"78",X"68",X"62",X"62",X"65",X"75",X"83",X"88",X"8B",X"90",X"8B",X"7D",X"70",X"68", + X"65",X"5D",X"55",X"52",X"4D",X"4A",X"4D",X"5A",X"5D",X"65",X"70",X"80",X"8B",X"93",X"9E",X"9E", + X"9B",X"9E",X"A3",X"9B",X"98",X"90",X"88",X"83",X"83",X"88",X"90",X"A6",X"B9",X"BE",X"C1",X"C6", + X"C6",X"C6",X"B6",X"9B",X"83",X"65",X"52",X"4A",X"4D",X"5D",X"6D",X"80",X"8B",X"93",X"8B",X"80", + X"65",X"5A",X"52",X"52",X"52",X"47",X"3F",X"3A",X"47",X"52",X"5D",X"6D",X"83",X"93",X"9B",X"9E", + X"98",X"8B",X"88",X"80",X"80",X"78",X"6D",X"68",X"68",X"70",X"70",X"68",X"68",X"62",X"5A",X"5A", + X"5D",X"5A",X"5D",X"65",X"70",X"75",X"8B",X"98",X"9B",X"9B",X"9B",X"93",X"88",X"88",X"83",X"88", + X"88",X"93",X"9B",X"98",X"8B",X"80",X"78",X"70",X"68",X"68",X"70",X"80",X"88",X"90",X"93",X"9B", + X"9E",X"98",X"98",X"98",X"98",X"90",X"83",X"78",X"78",X"6D",X"6D",X"78",X"88",X"98",X"A3",X"AB", + X"AB",X"A6",X"98",X"83",X"70",X"52",X"47",X"37",X"32",X"27",X"27",X"37",X"47",X"4D",X"65",X"75", + X"88",X"90",X"98",X"90",X"83",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"68",X"62",X"5D",X"4D",X"42", + X"3A",X"3A",X"3F",X"47",X"52",X"5A",X"68",X"78",X"83",X"90",X"A3",X"AE",X"B6",X"B9",X"B6",X"AE", + X"B3",X"B6",X"C1",X"C6",X"BE",X"B9",X"B9",X"AE",X"9B",X"88",X"80",X"75",X"68",X"65",X"65",X"70", + X"78",X"83",X"8B",X"90",X"88",X"7D",X"65",X"5A",X"55",X"5A",X"52",X"4D",X"47",X"42",X"3F",X"47", + X"4A",X"52",X"65",X"7D",X"93",X"9B",X"98",X"93",X"90",X"93",X"9B",X"A6",X"AE",X"AE",X"A6",X"98", + X"8B",X"78",X"68",X"5A",X"52",X"52",X"5A",X"65",X"68",X"75",X"75",X"70",X"70",X"7D",X"80",X"83", + X"83",X"80",X"80",X"80",X"8B",X"98",X"A3",X"A3",X"A6",X"A3",X"9B",X"93",X"90",X"8B",X"88",X"80", + X"78",X"70",X"62",X"5A",X"5A",X"52",X"52",X"55",X"5A",X"62",X"68",X"75",X"70",X"6D",X"65",X"65", + X"68",X"6D",X"70",X"70",X"70",X"75",X"75",X"7D",X"83",X"88",X"93",X"9B",X"A3",X"A3",X"A6",X"A6", + X"A3",X"9E",X"93",X"88",X"80",X"78",X"78",X"78",X"7D",X"80",X"80",X"80",X"7D",X"70",X"68",X"62", + X"62",X"68",X"70",X"78",X"7D",X"7D",X"78",X"75",X"68",X"68",X"62",X"62",X"68",X"78",X"78",X"7D", + X"75",X"68",X"6D",X"6D",X"70",X"75",X"7D",X"83",X"80",X"80",X"80",X"83",X"83",X"80",X"80",X"83", + X"88",X"8B",X"88",X"83",X"80",X"80",X"83",X"8B",X"98",X"9E",X"9E",X"9E",X"9B",X"90",X"83",X"7D", + X"75",X"6D",X"68",X"75",X"80",X"83",X"88",X"8B",X"90",X"8B",X"83",X"7D",X"75",X"75",X"78",X"7D", + X"80",X"80",X"75",X"68",X"5D",X"52",X"4A",X"4D",X"52",X"5D",X"68",X"6D",X"78",X"80",X"88",X"8B", + X"98",X"9B",X"A3",X"A3",X"9B",X"93",X"8B",X"88",X"7D",X"70",X"68",X"65",X"65",X"62",X"62",X"62", + X"65",X"70",X"78",X"7D",X"80",X"88",X"8B",X"93",X"93",X"90",X"8B",X"88",X"80",X"83",X"88",X"90", + X"9E",X"9E",X"9B",X"9B",X"93",X"88",X"7D",X"7D",X"7D",X"78",X"7D",X"78",X"75",X"78",X"7D",X"7D", + X"7D",X"80",X"80",X"80",X"7D",X"78",X"78",X"75",X"70",X"70",X"6D",X"68",X"6D",X"70",X"78",X"80", + X"80",X"80",X"83",X"88",X"90",X"8B",X"8B",X"8B",X"88",X"80",X"7D",X"78",X"70",X"68",X"68",X"68", + X"68",X"6D",X"6D",X"70",X"78",X"7D",X"83",X"8B",X"8B",X"90",X"8B",X"88",X"88",X"88",X"88",X"83", + X"80",X"80",X"83",X"80",X"80",X"7D",X"83",X"83",X"7D",X"7D",X"78",X"75",X"75",X"75",X"78",X"78", + X"75",X"70",X"70",X"70",X"75",X"78",X"78",X"78",X"75",X"75",X"70",X"70",X"75",X"78",X"75",X"75", + X"75",X"75",X"78",X"7D",X"80",X"7D",X"7D",X"7D",X"83",X"88",X"8B",X"88",X"88",X"88",X"88",X"88", + X"8B",X"90",X"90",X"88",X"83",X"7D",X"7D",X"78",X"75",X"75",X"75",X"7D",X"7D",X"80",X"7D",X"78", + X"75",X"70",X"70",X"78",X"80",X"88",X"88",X"88",X"88",X"83",X"7D",X"78",X"78",X"80",X"83",X"83", + X"83",X"80",X"78",X"75",X"75",X"75",X"78",X"80",X"80",X"83",X"83",X"80",X"7D",X"78",X"6D",X"68", + X"65",X"62",X"5D",X"5A",X"62",X"65",X"68",X"75",X"80",X"8B",X"90",X"93",X"90",X"88",X"83",X"80", + X"78",X"75",X"75",X"70",X"68",X"65",X"5D",X"5D",X"55",X"5A",X"5D",X"65",X"68",X"75",X"75",X"80", + X"83",X"8B",X"90",X"9B",X"A3",X"A6",X"A6",X"9E",X"9B",X"98",X"98",X"9E",X"9E",X"A3",X"A3",X"A6", + X"A3",X"9B",X"8B",X"88",X"7D",X"75",X"6D",X"68",X"6D",X"75",X"7D",X"7D",X"83",X"83",X"80",X"75", + X"6D",X"68",X"68",X"68",X"65",X"62",X"5D",X"5A",X"5A",X"5D",X"62",X"68",X"78",X"80",X"83",X"80", + X"7D",X"80",X"83",X"8B",X"98",X"9B",X"9B",X"98",X"90",X"8B",X"7D",X"70",X"68",X"62",X"65",X"68", + X"70",X"78",X"80",X"80",X"80",X"80",X"83",X"83",X"83",X"80",X"7D",X"7D",X"7D",X"83",X"90",X"98", + X"9B",X"9E",X"9B",X"98",X"90",X"8B",X"83",X"83",X"7D",X"75",X"70",X"65",X"5D",X"5D",X"5A",X"5D", + X"62",X"65",X"68",X"75",X"75",X"75",X"75",X"68",X"6D",X"6D",X"70",X"70",X"75",X"70",X"75",X"75", + X"78",X"7D",X"83",X"90",X"98",X"9B",X"9B",X"9E",X"9E",X"9E",X"9E",X"93",X"88",X"83",X"7D",X"7D", + X"7D",X"80",X"83",X"80",X"80",X"7D",X"75",X"68",X"65",X"65",X"68",X"75",X"78",X"7D",X"78",X"78", + X"78",X"6D",X"68",X"65",X"68",X"6D",X"78",X"7D",X"7D",X"75",X"6D",X"6D",X"70",X"75",X"78",X"80", + X"83",X"80",X"80",X"80",X"83",X"83",X"80",X"83",X"83",X"88",X"8B",X"88",X"83",X"80",X"80",X"83", + X"8B",X"98",X"9E",X"9E",X"9E",X"9B",X"90",X"83",X"7D",X"75",X"6D",X"68",X"75",X"80",X"83",X"88", + X"8B",X"90",X"8B",X"83",X"7D",X"75",X"75",X"78",X"7D",X"80",X"80",X"75",X"68",X"5D",X"52",X"4A", + X"4D",X"52",X"5D",X"68",X"6D",X"78",X"80",X"88",X"8B",X"98",X"9B",X"A3",X"A3",X"9B",X"93",X"8B", + X"88",X"7D",X"70",X"68",X"65",X"65",X"62",X"62",X"62",X"65",X"70",X"78",X"7D",X"80",X"88",X"8B", + X"93",X"93",X"90",X"8B",X"88",X"80",X"83",X"88",X"90",X"9E",X"9E",X"9B",X"9B",X"93",X"88",X"7D", + X"7D",X"7D",X"78",X"7D",X"78",X"75",X"78",X"7D",X"7D",X"7D",X"80",X"80",X"80",X"78",X"78",X"75", + X"75",X"70",X"75",X"6D",X"68",X"6D",X"70",X"78",X"80",X"83",X"80",X"83",X"88",X"90",X"8B",X"8B", + X"88",X"83",X"7D",X"78",X"75",X"6D",X"68",X"68",X"68",X"65",X"68",X"68",X"68",X"70",X"75",X"7D", + X"88",X"83",X"88",X"88",X"80",X"83",X"83",X"88",X"8B",X"88",X"88",X"88",X"83",X"80",X"7D",X"80", + X"80",X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"80",X"80",X"80",X"7D",X"75",X"75",X"75",X"75",X"70", + X"70",X"68",X"68",X"68",X"68",X"70",X"70",X"75",X"75",X"75",X"75",X"78",X"83",X"83",X"83",X"88", + X"88",X"90",X"98",X"98",X"93",X"90",X"90",X"8B",X"88",X"88",X"8B",X"88",X"80",X"78",X"78",X"75", + X"70",X"68",X"68",X"65",X"68",X"70",X"78",X"78",X"78",X"75",X"75",X"70",X"78",X"80",X"83",X"83", + X"80",X"7D",X"70",X"68",X"65",X"68",X"70",X"7D",X"83",X"83",X"83",X"80",X"75",X"70",X"68",X"65", + X"65",X"65",X"68",X"6D",X"70",X"78",X"7D",X"7D",X"7D",X"83",X"80",X"80",X"80",X"80",X"7D",X"7D", + X"80",X"83",X"8B",X"90",X"93",X"93",X"8B",X"83",X"7D",X"78",X"70",X"6D",X"68",X"65",X"65",X"62", + X"65",X"68",X"70",X"7D",X"88",X"88",X"93",X"90",X"90",X"90",X"90",X"93",X"93",X"93",X"98",X"90", + X"88",X"80",X"78",X"78",X"75",X"78",X"80",X"88",X"90",X"90",X"93",X"8B",X"8B",X"88",X"7D",X"78", + X"6D",X"65",X"65",X"68",X"6D",X"75",X"80",X"83",X"88",X"88",X"88",X"83",X"83",X"83",X"83",X"80", + X"7D",X"80",X"7D",X"75",X"6D",X"68",X"5D",X"55",X"52",X"52",X"62",X"68",X"70",X"75",X"75",X"75", + X"78",X"7D",X"83",X"80",X"83",X"83",X"83",X"83",X"88",X"8B",X"90",X"98",X"98",X"9B",X"9B",X"93", + X"8B",X"83",X"7D",X"78",X"78",X"70",X"75",X"7D",X"80",X"80",X"83",X"80",X"80",X"75",X"70",X"68", + X"68",X"68",X"65",X"68",X"68",X"65",X"68",X"70",X"78",X"7D",X"88",X"88",X"88",X"83",X"83",X"80", + X"80",X"80",X"80",X"7D",X"7D",X"75",X"75",X"68",X"68",X"68",X"68",X"6D",X"6D",X"70",X"70",X"75", + X"75",X"7D",X"83",X"83",X"88",X"83",X"88",X"83",X"88",X"83",X"83",X"8B",X"88",X"8B",X"88",X"88", + X"80",X"7D",X"7D",X"75",X"6D",X"68",X"6D",X"70",X"7D",X"80",X"7D",X"83",X"80",X"80",X"80",X"80", + X"80",X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"80",X"83",X"80",X"80",X"7D",X"7D",X"80",X"80", + X"83",X"83",X"80",X"80",X"7D",X"78",X"75",X"70",X"68",X"6D",X"75",X"78",X"7D",X"80",X"80",X"80", + X"7D",X"78",X"7D",X"7D",X"80",X"80",X"80",X"80",X"7D",X"80",X"83",X"88",X"88",X"8B",X"8B",X"8B", + X"8B",X"88",X"83",X"83",X"80",X"78",X"75",X"75",X"70",X"70",X"75",X"75",X"80",X"83",X"80",X"83", + X"83",X"83",X"83",X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"75",X"75",X"75",X"70",X"70", + X"75",X"75",X"78",X"7D",X"7D",X"80",X"80",X"83",X"83",X"83",X"83",X"88",X"83",X"83",X"83",X"88", + X"83",X"83",X"88",X"8B",X"88",X"88",X"80",X"7D",X"7D",X"7D",X"7D",X"80",X"7D",X"80",X"80",X"80", + X"83",X"83",X"83",X"7D",X"7D",X"75",X"75",X"75",X"75",X"75",X"70",X"75",X"75",X"75",X"78",X"83", + X"80",X"83",X"80",X"7D",X"80",X"78",X"78",X"80",X"80",X"80",X"7D",X"80",X"80",X"80",X"7D",X"75", + X"70",X"68",X"68",X"68",X"68",X"68",X"70",X"75",X"7D",X"83",X"8B",X"90",X"90",X"8B",X"83",X"80", + X"7D",X"7D",X"80",X"80",X"80",X"80",X"80",X"7D",X"7D",X"75",X"75",X"75",X"70",X"70",X"75",X"75", + X"78",X"7D",X"7D",X"80",X"80",X"80",X"80",X"80",X"80",X"7D",X"7D",X"7D",X"75",X"78",X"7D",X"80", + X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"78",X"78",X"78",X"7D",X"80",X"80",X"80",X"83",X"83", + X"8B",X"8B",X"8B",X"88",X"83",X"83",X"80",X"83",X"7D",X"7D",X"7D",X"7D",X"75",X"75",X"78",X"7D", + X"80",X"80",X"78",X"78",X"78",X"78",X"7D",X"78",X"7D",X"7D",X"78",X"7D",X"78",X"7D",X"80",X"80", + X"80",X"80",X"80",X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"78",X"78",X"7D",X"7D", + X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"78",X"78", + X"78",X"78",X"78",X"78",X"7D",X"80",X"78",X"80",X"80",X"78",X"78",X"78",X"78",X"7D",X"78",X"7D", + X"78",X"78",X"7D",X"78",X"78",X"78",X"75",X"78",X"78",X"7D",X"78",X"7D",X"80",X"78",X"7D",X"7D", + X"7D",X"80",X"80",X"80",X"80",X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D", + X"7D",X"78",X"78",X"78",X"7D",X"80",X"80",X"80",X"80",X"80",X"80",X"78",X"78",X"7D",X"80",X"80", + X"80",X"80",X"80",X"80",X"80",X"78",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"7D",X"7D", + X"7D",X"7D",X"7D",X"80",X"80",X"7D",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"80",X"80", + X"75",X"75",X"75",X"75",X"78",X"83",X"80",X"80",X"80",X"80",X"80",X"80",X"75",X"75",X"78",X"80", + X"80",X"80",X"80",X"80",X"80",X"75",X"75",X"75",X"75",X"83",X"80",X"80",X"80",X"80",X"80",X"80", + X"80",X"80",X"7D",X"80",X"80",X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"80",X"80",X"88",X"83", + X"80",X"80",X"7D",X"78",X"75",X"78",X"7D",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80", + X"80",X"80",X"80",X"7D",X"7D",X"7D",X"75",X"75",X"75",X"75",X"78",X"83",X"80",X"80",X"80",X"80", + X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"7D",X"7D",X"7D",X"75",X"78",X"75",X"75",X"78", + X"75",X"78",X"78",X"80",X"80",X"80",X"80",X"80",X"80",X"83",X"83",X"83",X"80",X"80",X"7D",X"7D", + X"7D",X"7D",X"7D",X"83",X"83",X"83",X"83",X"83",X"80",X"80",X"80",X"80",X"80",X"7D",X"7D",X"7D", + X"7D",X"7D",X"78",X"78",X"78",X"75",X"75",X"75",X"70",X"75",X"75",X"7D",X"7D",X"80",X"80",X"80", + X"80",X"80",X"83",X"83",X"83",X"80",X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"80",X"78",X"78",X"7D", + X"78",X"7D",X"80",X"80",X"80",X"80",X"80",X"7D",X"80",X"7D",X"7D",X"7D",X"7D",X"78",X"78",X"78", + X"78",X"78",X"78",X"78",X"78",X"75",X"78",X"78",X"80",X"80",X"80",X"80",X"80",X"80",X"83",X"83", + X"83",X"83",X"88",X"83",X"83",X"83",X"83",X"83",X"83",X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"78", + X"7D",X"78",X"7D",X"80",X"80",X"80",X"80",X"7D",X"7D",X"80",X"7D",X"78",X"78",X"78",X"75",X"75", + X"75",X"78",X"7D",X"78",X"83",X"80",X"80",X"80",X"80",X"7D",X"80",X"7D",X"7D",X"7D",X"7D",X"7D", + X"78",X"78",X"78",X"78",X"75",X"75",X"75",X"75",X"78",X"7D",X"7D",X"7D",X"80",X"80",X"80",X"80", + X"83",X"83",X"83",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"7D",X"78",X"78",X"78",X"78", + X"7D",X"80",X"80",X"80",X"80",X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D", + X"7D",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"80",X"7D",X"7D",X"80",X"83",X"83",X"7D", + X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"80",X"83",X"80",X"83",X"80",X"7D",X"7D",X"7D",X"7D",X"7D", + X"7D",X"7D",X"7D",X"80",X"80",X"80",X"83",X"83",X"83",X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"78", + X"78",X"78",X"7D",X"78",X"7D",X"7D",X"80",X"80",X"80",X"80",X"7D",X"78",X"7D",X"78",X"78",X"7D", + X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"7D",X"7D",X"78",X"78",X"78",X"7D",X"7D",X"7D", + X"7D",X"80",X"80",X"80",X"80",X"80",X"83",X"80",X"80",X"83",X"80",X"80",X"83",X"7D",X"7D",X"7D", + X"7D",X"78",X"78",X"78",X"7D",X"7D",X"7D",X"7D",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80", + X"7D",X"80",X"80",X"83",X"83",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80", + X"80",X"7D",X"7D",X"7D",X"78",X"7D",X"78",X"78",X"7D",X"80",X"80",X"80",X"80",X"80",X"80",X"80", + X"80",X"80",X"7D",X"7D",X"78",X"7D",X"78",X"7D",X"80",X"80",X"80",X"80",X"80",X"7D",X"78",X"7D", + X"7D",X"7D",X"80",X"80",X"80",X"80",X"80",X"80",X"7D",X"78",X"78",X"78",X"7D",X"78",X"78",X"7D", + X"7D",X"80",X"80",X"80",X"80",X"83",X"83",X"83",X"80",X"80",X"80",X"80",X"80",X"7D",X"7D",X"7D", + X"7D",X"7D",X"7D",X"7D",X"7D",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"80",X"7D",X"78", + X"78",X"7D",X"80",X"80",X"80",X"80",X"80",X"80",X"7D",X"7D",X"80",X"80",X"80",X"80",X"80",X"80", + X"80",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"80",X"7D",X"7D",X"7D",X"7D",X"7D",X"7D",X"78", + X"7D",X"78",X"7D",X"80",X"80",X"80",X"80",X"7D",X"80",X"83",X"80",X"80",X"80",X"80",X"80",X"80"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/ROM_PGM_0.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/ROM_PGM_0.vhd new file mode 100644 index 00000000..84f3475d --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/ROM/ROM_PGM_0.vhd @@ -0,0 +1,1046 @@ +library ieee; +use ieee.std_logic_1164.all,ieee.numeric_std.all; + +entity ROM_PGM_0 is +port ( + clk : in std_logic; + addr : in std_logic_vector(13 downto 0); + data : out std_logic_vector(7 downto 0) +); +end entity; + +architecture prom of ROM_PGM_0 is + type rom is array(0 to 16383) of std_logic_vector(7 downto 0); + signal rom_data: rom := ( + X"AF",X"32",X"01",X"70",X"C3",X"8E",X"00",X"FF",X"C3",X"73",X"00",X"FF",X"FF",X"FF",X"FF",X"FF", + X"77",X"23",X"10",X"FC",X"C9",X"FF",X"FF",X"FF",X"11",X"20",X"00",X"77",X"19",X"10",X"FC",X"C9", + X"85",X"6F",X"3E",X"00",X"8C",X"67",X"7E",X"C9",X"87",X"E1",X"D5",X"5F",X"16",X"00",X"19",X"5E", + X"23",X"56",X"EB",X"D1",X"E9",X"FF",X"FF",X"FF",X"00",X"00",X"C3",X"B7",X"01",X"3A",X"0E",X"41", + X"21",X"02",X"40",X"86",X"23",X"86",X"5F",X"23",X"7E",X"41",X"00",X"00",X"00",X"CD",X"87",X"10", + X"CD",X"50",X"0C",X"00",X"00",X"C9",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"21",X"E6",X"43",X"DD",X"7E",X"01",X"77",X"E6",X"0F",X"E7", + X"C3",X"A7",X"11",X"E5",X"26",X"40",X"3A",X"A0",X"40",X"6F",X"CB",X"7E",X"28",X"0E",X"72",X"2C", + X"73",X"2C",X"7D",X"FE",X"C0",X"30",X"02",X"3E",X"C0",X"32",X"A0",X"40",X"E1",X"C9",X"21",X"00", + X"40",X"11",X"01",X"40",X"01",X"FF",X"03",X"36",X"00",X"ED",X"B0",X"3A",X"00",X"78",X"21",X"00", + X"58",X"11",X"01",X"58",X"01",X"FF",X"00",X"36",X"00",X"ED",X"B0",X"3A",X"00",X"78",X"31",X"00", + X"44",X"ED",X"56",X"FB",X"21",X"C0",X"40",X"06",X"40",X"3E",X"FF",X"D7",X"32",X"00",X"78",X"3A", + X"00",X"78",X"AF",X"32",X"01",X"70",X"32",X"04",X"70",X"21",X"00",X"68",X"06",X"08",X"D7",X"CD", + X"6E",X"10",X"21",X"C0",X"C0",X"22",X"A0",X"40",X"21",X"00",X"50",X"22",X"0B",X"40",X"3E",X"20", + X"32",X"08",X"40",X"3A",X"00",X"78",X"3A",X"00",X"70",X"47",X"E6",X"01",X"3E",X"10",X"28",X"02", + X"3E",X"15",X"32",X"17",X"40",X"3E",X"04",X"CB",X"50",X"20",X"02",X"3E",X"03",X"32",X"07",X"40", + X"78",X"0F",X"0F",X"0F",X"E6",X"01",X"32",X"0F",X"40",X"3A",X"00",X"68",X"E6",X"C0",X"07",X"07", + X"32",X"00",X"40",X"3A",X"00",X"78",X"21",X"00",X"50",X"11",X"01",X"50",X"01",X"FF",X"03",X"36", + X"10",X"ED",X"B0",X"3A",X"00",X"78",X"3E",X"01",X"32",X"01",X"70",X"26",X"40",X"FB",X"3A",X"A1", + X"40",X"6F",X"7E",X"87",X"30",X"05",X"CD",X"54",X"07",X"18",X"F0",X"E6",X"0F",X"4F",X"06",X"00", + X"36",X"FF",X"23",X"5E",X"36",X"FF",X"2C",X"7D",X"FE",X"C0",X"30",X"02",X"3E",X"C0",X"32",X"A1", + X"40",X"7B",X"21",X"5F",X"01",X"09",X"5E",X"23",X"56",X"21",X"2B",X"01",X"E5",X"EB",X"E9",X"8A", + X"02",X"BC",X"02",X"1C",X"03",X"BF",X"03",X"57",X"04",X"10",X"04",X"73",X"04",X"C1",X"06",X"FE", + X"01",X"C2",X"00",X"02",X"3A",X"F4",X"41",X"A7",X"C0",X"3A",X"2E",X"41",X"FE",X"10",X"DA",X"86", + X"01",X"3E",X"10",X"32",X"2E",X"41",X"47",X"4F",X"21",X"FD",X"52",X"11",X"E0",X"FF",X"A7",X"28", + X"05",X"36",X"2C",X"19",X"10",X"FB",X"3E",X"10",X"91",X"C8",X"47",X"CD",X"A4",X"01",X"79",X"77", + X"19",X"10",X"FC",X"C9",X"3A",X"0D",X"41",X"E6",X"03",X"0E",X"30",X"C8",X"0E",X"21",X"3D",X"C8", + X"0E",X"28",X"3D",X"C8",X"0E",X"2A",X"C9",X"C3",X"A3",X"07",X"4D",X"52",X"0D",X"52",X"CD",X"51", + X"4F",X"52",X"0F",X"52",X"CF",X"51",X"51",X"52",X"11",X"52",X"D1",X"51",X"0B",X"52",X"13",X"52", + X"8F",X"52",X"8F",X"51",X"21",X"EC",X"01",X"3A",X"5F",X"42",X"CB",X"5F",X"28",X"03",X"21",X"F6", + X"01",X"3A",X"0D",X"41",X"E6",X"03",X"87",X"E7",X"23",X"56",X"5F",X"C9",X"3F",X"38",X"0A",X"34", + X"52",X"34",X"C2",X"33",X"71",X"2F",X"63",X"38",X"2E",X"34",X"76",X"34",X"E6",X"33",X"72",X"2F", + X"CD",X"63",X"02",X"CD",X"D4",X"01",X"D5",X"DD",X"E1",X"3A",X"10",X"41",X"A7",X"C8",X"47",X"21", + X"BA",X"01",X"DD",X"E5",X"D1",X"78",X"3D",X"87",X"4F",X"E7",X"23",X"66",X"6F",X"79",X"87",X"EB", + X"E7",X"EB",X"CD",X"28",X"02",X"10",X"E8",X"C9",X"1A",X"77",X"13",X"23",X"1A",X"77",X"D5",X"11", + X"DF",X"FF",X"19",X"D1",X"13",X"1A",X"77",X"23",X"13",X"1A",X"77",X"C9",X"11",X"82",X"02",X"3A", + X"5F",X"42",X"CB",X"5F",X"28",X"03",X"11",X"86",X"02",X"21",X"CC",X"01",X"3A",X"06",X"40",X"A7", + X"3E",X"03",X"28",X"03",X"3A",X"5E",X"41",X"87",X"E7",X"23",X"66",X"6F",X"22",X"5C",X"41",X"CD", + X"28",X"02",X"C9",X"3A",X"5B",X"41",X"A7",X"C2",X"3C",X"02",X"06",X"04",X"21",X"CC",X"01",X"11", + X"86",X"02",X"78",X"3D",X"87",X"E7",X"23",X"66",X"6F",X"3E",X"4E",X"BE",X"CC",X"28",X"02",X"10", + X"EB",X"C9",X"4E",X"4F",X"4C",X"4D",X"10",X"10",X"10",X"10",X"A7",X"C2",X"6F",X"01",X"01",X"20", + X"00",X"2A",X"18",X"40",X"5E",X"23",X"56",X"23",X"EB",X"1A",X"FE",X"FF",X"28",X"05",X"77",X"13", + X"09",X"18",X"F6",X"13",X"1A",X"FE",X"FF",X"20",X"0E",X"21",X"0A",X"40",X"3A",X"06",X"40",X"A7", + X"20",X"03",X"21",X"BC",X"40",X"34",X"C9",X"ED",X"53",X"18",X"40",X"C9",X"3A",X"F4",X"41",X"A7", + X"C0",X"3A",X"64",X"42",X"A7",X"20",X"4A",X"3A",X"5F",X"42",X"E6",X"0F",X"C0",X"3A",X"65",X"42", + X"FE",X"05",X"20",X"04",X"AF",X"32",X"65",X"42",X"A7",X"28",X"1D",X"3D",X"28",X"1F",X"3D",X"28", + X"21",X"3D",X"28",X"23",X"11",X"43",X"43",X"21",X"4B",X"50",X"72",X"2C",X"73",X"21",X"AB",X"53", + X"72",X"2C",X"73",X"21",X"65",X"42",X"34",X"C9",X"11",X"10",X"10",X"18",X"EA",X"11",X"10",X"42", + X"18",X"E5",X"11",X"10",X"43",X"18",X"E0",X"11",X"42",X"43",X"18",X"DB",X"11",X"43",X"43",X"18", + X"D6",X"CD",X"F8",X"02",X"21",X"64",X"42",X"34",X"2C",X"36",X"00",X"C9",X"A7",X"C2",X"2D",X"03", + X"21",X"08",X"51",X"CD",X"6C",X"03",X"21",X"F4",X"52",X"CD",X"6C",X"03",X"C9",X"FE",X"02",X"CA", + X"5A",X"03",X"FE",X"04",X"CA",X"4C",X"03",X"FE",X"05",X"CA",X"53",X"03",X"2A",X"62",X"42",X"3E", + X"2F",X"77",X"2C",X"77",X"11",X"DF",X"FF",X"19",X"77",X"2C",X"77",X"C9",X"21",X"08",X"51",X"CD", + X"6C",X"03",X"C9",X"21",X"F4",X"52",X"CD",X"6C",X"03",X"C9",X"2A",X"60",X"42",X"36",X"37",X"2C", + X"36",X"38",X"11",X"DF",X"FF",X"19",X"36",X"35",X"2C",X"36",X"36",X"C9",X"3A",X"5F",X"42",X"CB", + X"5F",X"CA",X"83",X"03",X"36",X"46",X"2C",X"36",X"47",X"11",X"DF",X"FF",X"19",X"36",X"44",X"2C", + X"36",X"45",X"C9",X"36",X"4A",X"2C",X"36",X"4B",X"11",X"DF",X"FF",X"19",X"36",X"48",X"2C",X"36", + X"49",X"C9",X"F5",X"3A",X"0D",X"40",X"11",X"A2",X"40",X"0F",X"30",X"03",X"11",X"A5",X"40",X"F1", + X"C9",X"00",X"01",X"00",X"50",X"01",X"00",X"00",X"02",X"00",X"00",X"03",X"00",X"10",X"00",X"00", + X"50",X"01",X"00",X"00",X"02",X"00",X"00",X"03",X"00",X"50",X"03",X"00",X"10",X"00",X"00",X"CD", + X"92",X"03",X"4F",X"87",X"81",X"4F",X"06",X"00",X"21",X"A1",X"03",X"3A",X"0D",X"41",X"A7",X"28", + X"03",X"21",X"B0",X"03",X"09",X"A7",X"06",X"03",X"1A",X"8E",X"27",X"12",X"13",X"23",X"10",X"F8", + X"D5",X"3A",X"0D",X"40",X"0F",X"30",X"02",X"3E",X"01",X"CD",X"10",X"04",X"D1",X"1B",X"21",X"AA", + X"40",X"06",X"03",X"1A",X"BE",X"D8",X"20",X"05",X"1B",X"2B",X"10",X"F7",X"C9",X"CD",X"92",X"03", + X"21",X"A8",X"40",X"06",X"03",X"1A",X"77",X"13",X"23",X"10",X"FA",X"3E",X"02",X"C3",X"10",X"04", + X"21",X"A4",X"40",X"DD",X"21",X"61",X"53",X"A7",X"28",X"11",X"21",X"A7",X"40",X"DD",X"21",X"21", + X"51",X"3D",X"28",X"07",X"21",X"AA",X"40",X"DD",X"21",X"41",X"52",X"11",X"E0",X"FF",X"06",X"03", + X"0E",X"04",X"7E",X"0F",X"0F",X"0F",X"0F",X"CD",X"42",X"04",X"7E",X"CD",X"42",X"04",X"2B",X"10", + X"F1",X"C9",X"E6",X"0F",X"28",X"08",X"0E",X"00",X"DD",X"77",X"00",X"DD",X"19",X"C9",X"79",X"A7", + X"28",X"F6",X"3E",X"10",X"0D",X"18",X"F1",X"F5",X"21",X"A2",X"40",X"A7",X"28",X"09",X"21",X"A5", + X"40",X"3D",X"28",X"03",X"21",X"A8",X"40",X"36",X"00",X"23",X"36",X"00",X"23",X"36",X"00",X"F1", + X"C3",X"10",X"04",X"87",X"F5",X"21",X"E0",X"04",X"E6",X"7F",X"5F",X"16",X"00",X"19",X"5E",X"23", + X"56",X"EB",X"5E",X"23",X"56",X"23",X"EB",X"01",X"E0",X"FF",X"F1",X"38",X"0E",X"FA",X"A5",X"04", + X"1A",X"FE",X"3F",X"C8",X"D6",X"30",X"77",X"13",X"09",X"18",X"F5",X"1A",X"FE",X"3F",X"C8",X"36", + X"10",X"13",X"09",X"18",X"F6",X"22",X"B5",X"40",X"ED",X"53",X"B7",X"40",X"EB",X"7B",X"E6",X"1F", + X"47",X"87",X"C6",X"20",X"6F",X"26",X"40",X"22",X"B9",X"40",X"CB",X"3B",X"CB",X"3B",X"7A",X"E6", + X"03",X"0F",X"0F",X"B3",X"E6",X"F8",X"4F",X"21",X"00",X"50",X"78",X"85",X"6F",X"11",X"20",X"00", + X"43",X"36",X"10",X"19",X"10",X"FB",X"2A",X"B9",X"40",X"71",X"3E",X"01",X"32",X"BB",X"40",X"C9", + X"14",X"05",X"27",X"05",X"3B",X"05",X"48",X"05",X"55",X"05",X"60",X"05",X"6D",X"05",X"7D",X"05", + X"8D",X"05",X"9E",X"05",X"A8",X"05",X"BA",X"05",X"CF",X"05",X"DC",X"05",X"F2",X"05",X"0B",X"06", + X"1C",X"06",X"2D",X"06",X"3E",X"06",X"4F",X"06",X"60",X"06",X"71",X"06",X"82",X"06",X"91",X"06", + X"9C",X"06",X"AF",X"06",X"F4",X"52",X"53",X"45",X"54",X"40",X"46",X"49",X"53",X"48",X"40",X"41", + X"53",X"40",X"42",X"41",X"49",X"54",X"3F",X"F1",X"52",X"50",X"55",X"53",X"48",X"40",X"53",X"54", + X"41",X"52",X"54",X"40",X"42",X"55",X"54",X"54",X"4F",X"4E",X"3F",X"94",X"52",X"50",X"4C",X"41", + X"59",X"45",X"52",X"40",X"4F",X"4E",X"45",X"3F",X"94",X"52",X"50",X"4C",X"41",X"59",X"45",X"52", + X"40",X"54",X"57",X"4F",X"3F",X"60",X"52",X"48",X"49",X"5B",X"53",X"43",X"4F",X"52",X"45",X"3F", + X"9F",X"53",X"40",X"43",X"52",X"45",X"44",X"49",X"54",X"40",X"40",X"40",X"3F",X"D1",X"52",X"49", + X"4E",X"53",X"45",X"52",X"54",X"40",X"40",X"43",X"4F",X"49",X"4E",X"53",X"3F",X"BC",X"52",X"3C", + X"56",X"49",X"53",X"49",X"4F",X"4E",X"40",X"40",X"31",X"39",X"38",X"34",X"3F",X"78",X"53",X"42", + X"4F",X"4E",X"55",X"53",X"40",X"40",X"44",X"4F",X"47",X"47",X"49",X"45",X"40",X"3F",X"58",X"51", + X"30",X"30",X"30",X"40",X"50",X"54",X"53",X"3F",X"D4",X"52",X"4F",X"4E",X"45",X"40",X"50",X"4C", + X"41",X"59",X"45",X"52",X"40",X"4F",X"4E",X"4C",X"59",X"3F",X"F4",X"52",X"4F",X"4E",X"45",X"40", + X"4F",X"52",X"40",X"54",X"57",X"4F",X"40",X"50",X"4C",X"41",X"59",X"45",X"52",X"53",X"3F",X"96", + X"52",X"47",X"41",X"4D",X"45",X"40",X"40",X"4F",X"56",X"45",X"52",X"3F",X"2F",X"53",X"53",X"43", + X"4F",X"52",X"45",X"40",X"41",X"44",X"56",X"41",X"4E",X"43",X"45",X"40",X"54",X"41",X"42",X"4C", + X"45",X"3F",X"7D",X"53",X"3C",X"40",X"41",X"52",X"54",X"49",X"43",X"40",X"45",X"4C",X"45",X"43", + X"54",X"52",X"4F",X"4E",X"49",X"43",X"40",X"4C",X"54",X"44",X"3F",X"52",X"52",X"31",X"30",X"30", + X"40",X"31",X"35",X"30",X"40",X"3D",X"3D",X"3D",X"50",X"54",X"53",X"3F",X"55",X"52",X"31",X"35", + X"30",X"40",X"32",X"30",X"30",X"40",X"3D",X"3D",X"3D",X"50",X"54",X"53",X"3F",X"58",X"52",X"32", + X"30",X"30",X"40",X"32",X"35",X"30",X"40",X"3D",X"3D",X"3D",X"50",X"54",X"53",X"3F",X"5B",X"52", + X"33",X"30",X"30",X"40",X"33",X"35",X"30",X"40",X"3D",X"3D",X"3D",X"50",X"54",X"53",X"3F",X"CB", + X"52",X"57",X"45",X"4C",X"4C",X"40",X"44",X"4F",X"4E",X"45",X"40",X"4D",X"55",X"47",X"40",X"3F", + X"EB",X"51",X"44",X"45",X"56",X"49",X"4C",X"40",X"46",X"49",X"53",X"48",X"40",X"43",X"41",X"4E", + X"3F",X"ED",X"51",X"4F",X"4E",X"4C",X"59",X"40",X"42",X"45",X"40",X"43",X"41",X"55",X"47",X"48", + X"54",X"3F",X"EF",X"51",X"57",X"48",X"45",X"4E",X"40",X"43",X"4C",X"41",X"4D",X"50",X"45",X"44", + X"3F",X"F1",X"51",X"41",X"54",X"40",X"47",X"41",X"54",X"45",X"53",X"3F",X"F8",X"52",X"43",X"41", + X"54",X"43",X"48",X"40",X"44",X"45",X"56",X"49",X"4C",X"40",X"46",X"49",X"53",X"48",X"3F",X"FA", + X"52",X"52",X"45",X"54",X"55",X"52",X"4E",X"40",X"54",X"4F",X"40",X"43",X"41",X"42",X"49",X"4E", + X"3F",X"A7",X"CA",X"CC",X"06",X"3D",X"CA",X"F1",X"06",X"C3",X"2F",X"07",X"21",X"1F",X"51",X"11", + X"20",X"00",X"3A",X"0D",X"41",X"3C",X"FE",X"06",X"DA",X"DD",X"06",X"3E",X"05",X"47",X"A7",X"28", + X"06",X"36",X"41",X"19",X"3D",X"20",X"F6",X"3E",X"05",X"90",X"47",X"36",X"10",X"19",X"10",X"FB", + X"C9",X"3E",X"05",X"CD",X"73",X"04",X"3A",X"02",X"40",X"FE",X"63",X"38",X"02",X"3E",X"63",X"CD", + X"15",X"07",X"47",X"E6",X"F0",X"28",X"07",X"0F",X"0F",X"0F",X"0F",X"32",X"9F",X"52",X"78",X"E6", + X"0F",X"32",X"7F",X"52",X"C9",X"47",X"E6",X"0F",X"C6",X"00",X"27",X"4F",X"78",X"E6",X"F0",X"28", + X"0B",X"0F",X"0F",X"0F",X"0F",X"47",X"AF",X"C6",X"16",X"27",X"10",X"FB",X"81",X"27",X"C9",X"3A", + X"0E",X"41",X"47",X"4F",X"21",X"7F",X"50",X"11",X"20",X"00",X"A7",X"28",X"0B",X"FE",X"05",X"38", + X"02",X"06",X"05",X"36",X"40",X"19",X"10",X"FB",X"3E",X"05",X"91",X"C8",X"D8",X"47",X"36",X"10", + X"19",X"10",X"FB",X"C9",X"3A",X"5F",X"42",X"47",X"E6",X"0F",X"C0",X"11",X"E0",X"FF",X"21",X"E0", + X"50",X"3A",X"0E",X"40",X"A7",X"28",X"22",X"36",X"02",X"CD",X"94",X"07",X"21",X"40",X"53",X"CD", + X"92",X"07",X"3A",X"0D",X"40",X"A7",X"21",X"40",X"53",X"28",X"03",X"21",X"E0",X"50",X"CB",X"60", + X"C8",X"3A",X"06",X"40",X"0F",X"D0",X"C3",X"9B",X"07",X"21",X"E0",X"50",X"CD",X"9B",X"07",X"C3", + X"6C",X"07",X"36",X"01",X"19",X"36",X"25",X"19",X"36",X"20",X"C9",X"3E",X"10",X"77",X"19",X"77", + X"19",X"77",X"C9",X"F5",X"C5",X"D5",X"E5",X"DD",X"E5",X"FD",X"E5",X"AF",X"32",X"01",X"70",X"21", + X"20",X"40",X"11",X"00",X"58",X"01",X"80",X"00",X"ED",X"B0",X"3A",X"00",X"78",X"3A",X"15",X"40", + X"32",X"16",X"40",X"3A",X"13",X"40",X"32",X"15",X"40",X"2A",X"10",X"40",X"22",X"13",X"40",X"21", + X"12",X"40",X"3A",X"00",X"70",X"77",X"2B",X"3A",X"00",X"68",X"77",X"2B",X"3A",X"00",X"60",X"77", + X"21",X"5F",X"42",X"35",X"20",X"02",X"2D",X"34",X"CD",X"17",X"08",X"CD",X"3A",X"08",X"CD",X"7D", + X"08",X"CD",X"B2",X"08",X"CD",X"CC",X"2A",X"21",X"09",X"08",X"E5",X"3A",X"05",X"40",X"EF",X"E1", + X"08",X"6B",X"09",X"9D",X"0E",X"A2",X"0F",X"A1",X"0F",X"FD",X"E1",X"DD",X"E1",X"E1",X"D1",X"C1", + X"3E",X"01",X"32",X"01",X"70",X"F1",X"C9",X"21",X"10",X"40",X"7E",X"23",X"23",X"23",X"B6",X"23", + X"23",X"2F",X"A6",X"23",X"A6",X"E6",X"03",X"C8",X"CB",X"47",X"C4",X"35",X"08",X"CB",X"4F",X"C8", + X"21",X"26",X"41",X"34",X"C9",X"21",X"23",X"41",X"34",X"C9",X"21",X"22",X"41",X"7E",X"A7",X"20", + X"34",X"23",X"B6",X"C8",X"35",X"2B",X"36",X"0F",X"3A",X"00",X"40",X"CB",X"47",X"28",X"17",X"21", + X"02",X"40",X"7E",X"FE",X"63",X"C8",X"30",X"0B",X"34",X"11",X"01",X"07",X"CF",X"21",X"90",X"58", + X"CB",X"CE",X"C9",X"36",X"63",X"C9",X"21",X"24",X"41",X"CB",X"46",X"28",X"05",X"36",X"00",X"C3", + X"4F",X"08",X"36",X"01",X"C9",X"0F",X"0F",X"0F",X"32",X"03",X"60",X"35",X"C9",X"21",X"25",X"41", + X"7E",X"A7",X"20",X"26",X"23",X"B6",X"C8",X"35",X"2B",X"36",X"0F",X"21",X"02",X"40",X"34",X"34", + X"34",X"3A",X"00",X"40",X"CB",X"4F",X"20",X"02",X"34",X"34",X"7E",X"FE",X"63",X"C8",X"30",X"C3", + X"11",X"01",X"07",X"CF",X"21",X"90",X"58",X"CB",X"CE",X"C9",X"0F",X"0F",X"0F",X"32",X"04",X"68", + X"35",X"C9",X"3A",X"BB",X"40",X"0F",X"D0",X"2A",X"B9",X"40",X"7E",X"E6",X"07",X"20",X"1B",X"EB", + X"2A",X"B7",X"40",X"7E",X"FE",X"3F",X"28",X"11",X"23",X"22",X"B7",X"40",X"D6",X"30",X"2A",X"B5", + X"40",X"77",X"01",X"E0",X"FF",X"09",X"22",X"B5",X"40",X"EB",X"35",X"C0",X"AF",X"32",X"BB",X"40", + X"C9",X"00",X"2A",X"0B",X"40",X"06",X"20",X"3E",X"10",X"D7",X"22",X"0B",X"40",X"21",X"08",X"40", + X"35",X"C0",X"2D",X"2D",X"36",X"00",X"2D",X"34",X"AF",X"32",X"0A",X"40",X"21",X"2A",X"09",X"CD", + X"12",X"09",X"11",X"04",X"06",X"CF",X"11",X"00",X"05",X"CF",X"1E",X"02",X"CF",X"AF",X"32",X"BC", + X"40",X"C9",X"11",X"21",X"40",X"DD",X"21",X"0D",X"41",X"06",X"20",X"7E",X"DD",X"96",X"00",X"12", + X"23",X"1C",X"EB",X"36",X"00",X"EB",X"1C",X"10",X"F2",X"C9",X"01",X"01",X"02",X"02",X"02",X"02", + X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02", + X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"02",X"06",X"00",X"07",X"07",X"07",X"07", + X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07", + X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"07",X"06",X"06",X"C9",X"00",X"21",X"40",X"0B",X"E5", + X"3A",X"BC",X"40",X"EF",X"8F",X"0A",X"04",X"0B",X"DB",X"0B",X"E7",X"0B",X"28",X"0C",X"56",X"28", + X"50",X"0C",X"9B",X"0C",X"B4",X"0C",X"C0",X"0C",X"D0",X"0C",X"ED",X"0C",X"7B",X"0D",X"8B",X"0D", + X"EC",X"0D",X"B9",X"0F",X"D0",X"0F",X"F8",X"0F",X"31",X"10",X"87",X"10",X"A5",X"10",X"7D",X"0A", + X"A6",X"09",X"56",X"28",X"37",X"0B",X"00",X"11",X"01",X"00",X"CF",X"11",X"02",X"00",X"CF",X"CD", + X"1E",X"12",X"CD",X"86",X"12",X"CD",X"8D",X"14",X"CD",X"9D",X"12",X"CD",X"09",X"16",X"CD",X"7A", + X"13",X"CD",X"07",X"15",X"CD",X"F5",X"14",X"3A",X"02",X"40",X"CD",X"8A",X"16",X"CD",X"F9",X"12", + X"CD",X"B6",X"16",X"CD",X"41",X"18",X"CD",X"9D",X"18",X"CD",X"74",X"15",X"CD",X"43",X"16",X"CD", + X"96",X"1E",X"CD",X"8A",X"16",X"CD",X"F2",X"09",X"CD",X"DD",X"27",X"CD",X"C8",X"29",X"CD",X"74", + X"2A",X"C9",X"00",X"00",X"AF",X"32",X"61",X"41",X"DD",X"21",X"A0",X"42",X"DD",X"7E",X"00",X"A7", + X"C8",X"CD",X"70",X"1B",X"CD",X"10",X"0A",X"78",X"4F",X"A7",X"CA",X"D4",X"23",X"C3",X"16",X"23", + X"DD",X"7E",X"03",X"FE",X"C2",X"CA",X"2F",X"0A",X"FE",X"9A",X"CA",X"3F",X"0A",X"FE",X"82",X"CA", + X"52",X"0A",X"FE",X"42",X"CA",X"62",X"0A",X"FE",X"5A",X"CA",X"72",X"0A",X"06",X"00",X"C9",X"06", + X"20",X"DD",X"7E",X"04",X"FE",X"7A",X"C8",X"06",X"80",X"FE",X"5A",X"C8",X"06",X"00",X"C9",X"06", + X"80",X"DD",X"7E",X"04",X"FE",X"9A",X"C8",X"06",X"00",X"FE",X"5A",X"C0",X"CD",X"A0",X"13",X"06", + X"10",X"C9",X"06",X"10",X"DD",X"7E",X"04",X"FE",X"9A",X"C8",X"06",X"80",X"FE",X"CA",X"C8",X"06", + X"00",X"C9",X"06",X"20",X"DD",X"7E",X"04",X"FE",X"CA",X"C8",X"06",X"40",X"FE",X"9A",X"C8",X"06", + X"00",X"C9",X"06",X"40",X"DD",X"7E",X"04",X"FE",X"9A",X"C8",X"06",X"00",X"C9",X"3E",X"34",X"32", + X"CA",X"50",X"32",X"CE",X"50",X"3D",X"32",X"AA",X"50",X"21",X"BC",X"40",X"34",X"C9",X"C9",X"CD", + X"8E",X"0A",X"21",X"20",X"40",X"11",X"21",X"40",X"01",X"7F",X"00",X"36",X"00",X"ED",X"B0",X"3A", + X"00",X"78",X"21",X"00",X"41",X"11",X"01",X"41",X"01",X"1F",X"00",X"36",X"00",X"ED",X"B0",X"21", + X"A0",X"42",X"11",X"A1",X"42",X"01",X"FF",X"00",X"36",X"00",X"ED",X"B0",X"21",X"02",X"50",X"22", + X"0B",X"40",X"21",X"08",X"40",X"36",X"20",X"21",X"BC",X"40",X"34",X"AF",X"32",X"06",X"40",X"32", + X"5F",X"42",X"32",X"0D",X"40",X"32",X"0E",X"40",X"21",X"00",X"68",X"06",X"03",X"D7",X"21",X"80", + X"58",X"21",X"D0",X"41",X"06",X"10",X"D7",X"06",X"80",X"D7",X"3E",X"FF",X"32",X"00",X"78",X"CD", + X"F3",X"0A",X"C9",X"21",X"F2",X"05",X"06",X"20",X"AF",X"86",X"23",X"10",X"FC",X"32",X"BD",X"41", + X"3A",X"00",X"78",X"C9",X"2A",X"0B",X"40",X"06",X"1E",X"3E",X"10",X"D7",X"11",X"02",X"00",X"19", + X"22",X"0B",X"40",X"21",X"08",X"40",X"35",X"C0",X"21",X"4A",X"09",X"CD",X"12",X"09",X"CD",X"6E", + X"10",X"21",X"BC",X"40",X"34",X"23",X"36",X"30",X"11",X"01",X"07",X"CF",X"11",X"07",X"06",X"CF", + X"21",X"4E",X"0B",X"22",X"18",X"40",X"C9",X"21",X"BD",X"40",X"35",X"C0",X"2D",X"36",X"00",X"C9", + X"3A",X"02",X"40",X"A7",X"C8",X"21",X"05",X"40",X"34",X"AF",X"32",X"0A",X"40",X"C9",X"0E",X"50", + X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30", + X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30", + X"FF",X"0F",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"31", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"31",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"FF",X"10",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"32",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"11",X"50",X"30",X"30",X"30",X"30",X"30",X"30",X"30", + X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30", + X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"FF",X"FF",X"21",X"BD",X"40",X"35",X"C0", + X"36",X"05",X"11",X"00",X"00",X"CF",X"C9",X"11",X"E0",X"42",X"21",X"01",X"18",X"01",X"20",X"00", + X"ED",X"B0",X"DD",X"21",X"E0",X"42",X"AF",X"CD",X"76",X"17",X"21",X"E3",X"42",X"36",X"78",X"2C", + X"36",X"F8",X"11",X"A0",X"42",X"21",X"BD",X"27",X"01",X"20",X"00",X"ED",X"B0",X"21",X"A3",X"42", + X"36",X"7A",X"2C",X"36",X"EA",X"21",X"BC",X"40",X"34",X"AF",X"32",X"BE",X"40",X"32",X"4F",X"41", + X"11",X"00",X"06",X"CF",X"CD",X"8C",X"0C",X"C9",X"CD",X"8D",X"14",X"CD",X"07",X"15",X"CD",X"F9", + X"12",X"CD",X"7A",X"0E",X"CD",X"9D",X"18",X"CD",X"74",X"15",X"CD",X"43",X"16",X"CD",X"96",X"1E", + X"CD",X"25",X"0E",X"CD",X"40",X"0E",X"CD",X"DD",X"27",X"CD",X"C8",X"29",X"CD",X"74",X"2A",X"C9", + X"21",X"73",X"2F",X"22",X"18",X"40",X"21",X"02",X"50",X"22",X"0B",X"40",X"21",X"08",X"40",X"36", + X"20",X"21",X"60",X"40",X"11",X"61",X"40",X"01",X"3F",X"00",X"36",X"00",X"ED",X"B0",X"21",X"BC", + X"40",X"34",X"2C",X"36",X"30",X"3E",X"4F",X"32",X"C0",X"41",X"3E",X"04",X"32",X"C1",X"41",X"21", + X"05",X"0E",X"22",X"C2",X"41",X"21",X"60",X"40",X"22",X"C4",X"41",X"C9",X"3A",X"BD",X"41",X"FE", + X"F0",X"C8",X"21",X"52",X"2E",X"11",X"00",X"40",X"ED",X"B0",X"C9",X"2A",X"0B",X"40",X"06",X"1C", + X"3E",X"10",X"D7",X"11",X"04",X"00",X"19",X"22",X"0B",X"40",X"21",X"08",X"40",X"35",X"C0",X"21", + X"BC",X"40",X"34",X"C9",X"21",X"BD",X"40",X"35",X"C0",X"36",X"05",X"11",X"00",X"00",X"CF",X"C9", + X"11",X"0D",X"06",X"CF",X"11",X"0E",X"06",X"CF",X"21",X"BC",X"40",X"34",X"2C",X"36",X"10",X"C9", + X"21",X"BD",X"40",X"35",X"C0",X"36",X"20",X"2D",X"34",X"2A",X"C2",X"41",X"ED",X"5B",X"C4",X"41", + X"01",X"04",X"00",X"ED",X"B0",X"22",X"C2",X"41",X"ED",X"53",X"C4",X"41",X"C9",X"21",X"BD",X"40", + X"35",X"C0",X"36",X"A0",X"2D",X"34",X"21",X"02",X"50",X"22",X"0B",X"40",X"21",X"08",X"40",X"36", + X"20",X"16",X"06",X"21",X"C0",X"41",X"5E",X"34",X"CF",X"2A",X"C2",X"41",X"ED",X"5B",X"C4",X"41", + X"01",X"04",X"00",X"ED",X"B0",X"22",X"C2",X"41",X"ED",X"53",X"C4",X"41",X"3A",X"C1",X"41",X"3D", + X"C8",X"32",X"C1",X"41",X"21",X"BC",X"40",X"35",X"35",X"C9",X"30",X"30",X"30",X"10",X"10",X"10", + X"30",X"30",X"30",X"10",X"31",X"10",X"10",X"10",X"10",X"10",X"31",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"32",X"10",X"30",X"30",X"30",X"10",X"10",X"10",X"30",X"30",X"30",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"30",X"10",X"10",X"30",X"10",X"30",X"10",X"10",X"30",X"30",X"33",X"10",X"30",X"10",X"30",X"33", + X"34",X"30",X"30",X"10",X"10",X"30",X"10",X"30",X"10",X"10",X"30",X"3A",X"5F",X"42",X"CB",X"47", + X"C0",X"21",X"BD",X"40",X"35",X"C0",X"36",X"B0",X"2D",X"34",X"C9",X"2A",X"0B",X"40",X"06",X"1C", + X"3E",X"10",X"D7",X"11",X"04",X"00",X"19",X"22",X"0B",X"40",X"21",X"08",X"40",X"35",X"C0",X"21", + X"60",X"40",X"AF",X"06",X"40",X"D7",X"11",X"14",X"06",X"CF",X"1C",X"CF",X"1C",X"CF",X"1C",X"CF", + X"1C",X"CF",X"1C",X"CF",X"21",X"38",X"53",X"36",X"4C",X"2C",X"36",X"4D",X"21",X"58",X"53",X"36", + X"4E",X"2C",X"36",X"4F",X"CD",X"CC",X"0D",X"21",X"BC",X"40",X"34",X"C9",X"01",X"09",X"09",X"21", + X"49",X"52",X"11",X"2A",X"0D",X"1A",X"77",X"13",X"D5",X"11",X"20",X"00",X"19",X"D1",X"10",X"F5", + X"06",X"09",X"0D",X"C8",X"D5",X"11",X"E1",X"FE",X"19",X"D1",X"18",X"E9",X"3A",X"5F",X"42",X"CB", + X"47",X"C0",X"21",X"BD",X"40",X"35",X"C0",X"2D",X"34",X"AF",X"32",X"5F",X"42",X"ED",X"4F",X"3E", + X"03",X"32",X"5E",X"42",X"C9",X"28",X"04",X"03",X"88",X"48",X"00",X"03",X"88",X"28",X"04",X"02", + X"A0",X"48",X"00",X"02",X"A0",X"28",X"04",X"04",X"B8",X"48",X"00",X"04",X"B8",X"28",X"04",X"01", + X"D0",X"48",X"00",X"01",X"D0",X"00",X"DD",X"21",X"A0",X"42",X"CD",X"70",X"1B",X"3A",X"BE",X"40", + X"A7",X"C0",X"3A",X"A4",X"42",X"FE",X"A8",X"CA",X"A0",X"13",X"FE",X"28",X"CA",X"A0",X"13",X"C9", + X"3A",X"A0",X"42",X"A7",X"C8",X"DD",X"21",X"A0",X"42",X"0E",X"20",X"3A",X"BE",X"40",X"A7",X"20", + X"13",X"3A",X"A4",X"42",X"FE",X"22",X"D2",X"60",X"0E",X"0E",X"10",X"3E",X"01",X"32",X"BE",X"40", + X"79",X"C3",X"13",X"23",X"3A",X"4F",X"41",X"A7",X"C2",X"60",X"0E",X"3A",X"A4",X"42",X"FE",X"A2", + X"38",X"E7",X"3E",X"01",X"32",X"4F",X"41",X"C3",X"60",X"0E",X"3A",X"A4",X"42",X"FE",X"21",X"C0", + X"11",X"00",X"43",X"21",X"21",X"18",X"01",X"20",X"00",X"ED",X"B0",X"3E",X"02",X"DD",X"21",X"00", + X"43",X"CD",X"76",X"17",X"21",X"03",X"43",X"36",X"78",X"2C",X"36",X"02",X"C9",X"21",X"48",X"0F", + X"E5",X"AF",X"32",X"BC",X"40",X"32",X"5E",X"42",X"3A",X"0A",X"40",X"EF",X"B2",X"0E",X"F7",X"0E", + X"3A",X"0F",X"21",X"20",X"40",X"11",X"21",X"40",X"01",X"7F",X"00",X"36",X"00",X"ED",X"B0",X"21", + X"A0",X"42",X"11",X"A1",X"42",X"01",X"FF",X"00",X"36",X"00",X"ED",X"B0",X"21",X"4A",X"09",X"CD", + X"12",X"09",X"AF",X"32",X"BB",X"40",X"21",X"02",X"50",X"22",X"0B",X"40",X"21",X"09",X"40",X"36", + X"10",X"2C",X"34",X"AF",X"06",X"06",X"21",X"0B",X"41",X"D7",X"06",X"06",X"21",X"00",X"42",X"D7", + X"32",X"21",X"42",X"32",X"20",X"42",X"C9",X"2A",X"0B",X"40",X"06",X"1D",X"3E",X"10",X"D7",X"11", + X"03",X"00",X"19",X"06",X"1D",X"D7",X"19",X"22",X"0B",X"40",X"21",X"09",X"40",X"35",X"C0",X"2C", + X"34",X"CD",X"6E",X"10",X"AF",X"32",X"0D",X"40",X"11",X"01",X"07",X"CF",X"11",X"01",X"06",X"FF", + X"1E",X"08",X"CF",X"1C",X"CF",X"3A",X"17",X"40",X"47",X"E6",X"0F",X"32",X"78",X"51",X"78",X"E6", + X"F0",X"C8",X"0F",X"0F",X"0F",X"0F",X"32",X"98",X"51",X"C9",X"3A",X"02",X"40",X"A7",X"C8",X"3D", + X"11",X"0A",X"06",X"28",X"01",X"1C",X"CF",X"C9",X"3A",X"11",X"40",X"CB",X"47",X"C2",X"8B",X"0F", + X"CB",X"4F",X"C8",X"3A",X"02",X"40",X"FE",X"02",X"D8",X"D6",X"02",X"32",X"02",X"40",X"21",X"00", + X"01",X"22",X"0D",X"40",X"AF",X"32",X"0A",X"40",X"3E",X"03",X"32",X"05",X"40",X"3E",X"01",X"32", + X"06",X"40",X"11",X"04",X"06",X"CF",X"3A",X"07",X"40",X"32",X"0E",X"41",X"32",X"03",X"42",X"11", + X"00",X"04",X"CF",X"3A",X"0E",X"40",X"0F",X"D0",X"1C",X"CF",X"C9",X"3A",X"02",X"40",X"A7",X"28", + X"0A",X"3D",X"32",X"02",X"40",X"21",X"00",X"00",X"C3",X"61",X"0F",X"3E",X"01",X"32",X"05",X"40", + X"C9",X"C9",X"00",X"3A",X"0A",X"40",X"EF",X"B9",X"0F",X"D0",X"0F",X"F8",X"0F",X"31",X"10",X"87", + X"10",X"93",X"10",X"A7",X"11",X"56",X"28",X"82",X"29",X"3E",X"36",X"32",X"0B",X"41",X"32",X"00", + X"42",X"AF",X"32",X"2C",X"41",X"32",X"2D",X"41",X"32",X"2E",X"41",X"CD",X"1C",X"2A",X"34",X"C9", + X"00",X"AF",X"21",X"20",X"40",X"06",X"80",X"D7",X"CD",X"1C",X"2A",X"34",X"21",X"08",X"40",X"36", + X"20",X"21",X"00",X"50",X"22",X"0B",X"40",X"AF",X"32",X"2E",X"41",X"32",X"62",X"41",X"32",X"5B", + X"41",X"21",X"80",X"58",X"06",X"80",X"D7",X"C9",X"2A",X"0B",X"40",X"06",X"20",X"3E",X"10",X"D7", + X"22",X"0B",X"40",X"21",X"08",X"40",X"35",X"C0",X"21",X"4A",X"09",X"CD",X"12",X"09",X"CD",X"19", + X"10",X"22",X"18",X"40",X"CD",X"1C",X"2A",X"34",X"C9",X"21",X"27",X"10",X"3A",X"0D",X"41",X"E6", + X"03",X"87",X"E7",X"23",X"66",X"6F",X"C9",X"9A",X"34",X"1D",X"30",X"87",X"38",X"2C",X"3C",X"70", + X"2F",X"AF",X"32",X"5F",X"42",X"CD",X"6E",X"10",X"21",X"09",X"40",X"36",X"30",X"CD",X"1C",X"2A", + X"34",X"3A",X"0E",X"40",X"0F",X"38",X"21",X"11",X"00",X"05",X"CF",X"1E",X"02",X"CF",X"11",X"04", + X"06",X"CF",X"1E",X"02",X"3A",X"0D",X"40",X"A7",X"28",X"02",X"1E",X"03",X"CF",X"3A",X"06",X"40", + X"A7",X"C8",X"3E",X"10",X"32",X"B0",X"58",X"C9",X"11",X"01",X"05",X"CF",X"18",X"D9",X"3A",X"0F", + X"40",X"A7",X"28",X"0A",X"3A",X"0D",X"40",X"A7",X"28",X"04",X"3E",X"00",X"18",X"02",X"3E",X"01", + X"32",X"06",X"70",X"32",X"07",X"70",X"C9",X"21",X"09",X"40",X"35",X"C0",X"36",X"05",X"11",X"00", + X"00",X"CF",X"C9",X"00",X"CD",X"6E",X"12",X"11",X"00",X"02",X"CF",X"11",X"02",X"07",X"CF",X"1E", + X"00",X"CF",X"1E",X"01",X"CF",X"21",X"2E",X"41",X"7E",X"FE",X"10",X"30",X"14",X"3A",X"5F",X"42", + X"E6",X"07",X"20",X"01",X"34",X"11",X"01",X"00",X"CF",X"AF",X"32",X"62",X"41",X"32",X"0A",X"41", + X"C9",X"11",X"A0",X"42",X"21",X"BD",X"27",X"01",X"20",X"00",X"ED",X"B0",X"CD",X"1C",X"2A",X"34", + X"3E",X"10",X"32",X"5C",X"42",X"ED",X"5F",X"E6",X"03",X"47",X"3E",X"01",X"28",X"03",X"07",X"10", + X"FD",X"32",X"B0",X"58",X"C9",X"3A",X"F4",X"41",X"A7",X"C2",X"27",X"11",X"CD",X"ED",X"28",X"AF", + X"47",X"21",X"A0",X"42",X"D7",X"06",X"40",X"21",X"60",X"40",X"D7",X"21",X"F1",X"41",X"36",X"1B", + X"2C",X"36",X"04",X"2C",X"36",X"07",X"2C",X"36",X"01",X"21",X"42",X"50",X"22",X"F5",X"41",X"3E", + X"FF",X"32",X"F7",X"41",X"AF",X"32",X"B0",X"58",X"3A",X"0D",X"41",X"E6",X"03",X"3C",X"47",X"3E", + X"01",X"07",X"10",X"FD",X"32",X"A0",X"58",X"3A",X"F3",X"41",X"A7",X"CA",X"34",X"11",X"3D",X"32", + X"F3",X"41",X"E1",X"C9",X"2A",X"F5",X"41",X"3A",X"F1",X"41",X"A7",X"CA",X"88",X"11",X"47",X"3A", + X"F2",X"41",X"CD",X"72",X"11",X"3E",X"10",X"77",X"19",X"10",X"FA",X"3A",X"F2",X"41",X"3D",X"CA", + X"57",X"11",X"32",X"F2",X"41",X"18",X"E0",X"11",X"21",X"00",X"19",X"22",X"F5",X"41",X"21",X"F1", + X"41",X"7E",X"FE",X"02",X"DA",X"88",X"11",X"D6",X"02",X"77",X"2C",X"36",X"04",X"2C",X"36",X"07", + X"E1",X"C9",X"11",X"01",X"00",X"FE",X"04",X"C8",X"11",X"20",X"00",X"FE",X"03",X"C8",X"11",X"FF", + X"FF",X"FE",X"02",X"C8",X"11",X"E0",X"FF",X"C9",X"AF",X"32",X"F1",X"41",X"11",X"13",X"06",X"CF", + X"21",X"F7",X"41",X"35",X"C2",X"A5",X"11",X"21",X"0D",X"41",X"34",X"AF",X"32",X"F4",X"41",X"32", + X"10",X"41",X"32",X"0A",X"40",X"E1",X"C9",X"00",X"3A",X"5F",X"42",X"A7",X"20",X"1E",X"3A",X"0D", + X"40",X"A7",X"20",X"0D",X"3A",X"2C",X"41",X"FE",X"FF",X"28",X"11",X"3C",X"32",X"2C",X"41",X"18", + X"0B",X"3A",X"2D",X"41",X"FE",X"FF",X"28",X"04",X"3C",X"32",X"2D",X"41",X"00",X"3A",X"F4",X"41", + X"A7",X"20",X"04",X"11",X"01",X"00",X"CF",X"11",X"02",X"00",X"CF",X"CD",X"1E",X"12",X"CD",X"86", + X"12",X"CD",X"8D",X"14",X"CD",X"C0",X"12",X"CD",X"9D",X"12",X"CD",X"09",X"16",X"CD",X"7A",X"13", + X"CD",X"07",X"15",X"CD",X"F5",X"14",X"CD",X"8A",X"16",X"CD",X"F9",X"12",X"CD",X"B6",X"16",X"CD", + X"41",X"18",X"CD",X"9D",X"18",X"CD",X"74",X"15",X"CD",X"43",X"16",X"CD",X"96",X"1E",X"CD",X"8A", + X"16",X"CD",X"E4",X"22",X"CD",X"DD",X"27",X"CD",X"C8",X"29",X"CD",X"74",X"2A",X"C9",X"21",X"5B", + X"41",X"DD",X"21",X"A0",X"42",X"7E",X"A7",X"C8",X"2C",X"7E",X"DD",X"BE",X"11",X"C0",X"2C",X"7E", + X"DD",X"BE",X"10",X"C0",X"CD",X"7C",X"12",X"3A",X"66",X"41",X"A7",X"20",X"10",X"3A",X"B0",X"58", + X"E6",X"DF",X"32",X"B0",X"58",X"3E",X"01",X"32",X"A0",X"58",X"32",X"66",X"41",X"21",X"09",X"40", + X"35",X"35",X"3E",X"90",X"BE",X"DA",X"A5",X"11",X"21",X"10",X"41",X"34",X"AF",X"32",X"09",X"40", + X"32",X"5B",X"41",X"32",X"5E",X"41",X"32",X"66",X"41",X"DD",X"36",X"08",X"04",X"C9",X"21",X"38", + X"00",X"06",X"50",X"AF",X"86",X"23",X"10",X"FC",X"32",X"F0",X"41",X"C9",X"3A",X"06",X"40",X"A7", + X"C8",X"11",X"04",X"03",X"CF",X"C9",X"3A",X"F4",X"41",X"A7",X"C2",X"E5",X"10",X"3A",X"10",X"41", + X"FE",X"09",X"C0",X"21",X"09",X"40",X"35",X"C2",X"A5",X"11",X"C3",X"E5",X"10",X"3A",X"08",X"51", + X"FE",X"46",X"CA",X"B9",X"12",X"FE",X"4A",X"CA",X"B9",X"12",X"3A",X"F4",X"52",X"FE",X"46",X"28", + X"03",X"FE",X"4A",X"C0",X"11",X"05",X"02",X"CF",X"C9",X"11",X"04",X"02",X"CF",X"C3",X"AA",X"12", + X"3A",X"0F",X"41",X"0F",X"D8",X"21",X"A4",X"40",X"3A",X"0D",X"40",X"0F",X"30",X"03",X"21",X"A7", + X"40",X"3A",X"17",X"40",X"47",X"7E",X"E6",X"0F",X"07",X"07",X"07",X"07",X"4F",X"2D",X"7E",X"E6", + X"F0",X"0F",X"0F",X"0F",X"0F",X"B1",X"B8",X"D8",X"21",X"0E",X"41",X"34",X"11",X"02",X"07",X"CF", + X"2C",X"36",X"01",X"21",X"90",X"58",X"CB",X"C6",X"C9",X"DD",X"21",X"E0",X"42",X"06",X"06",X"DD", + X"7E",X"00",X"A7",X"C4",X"0E",X"13",X"11",X"20",X"00",X"DD",X"19",X"10",X"F2",X"C9",X"DD",X"7E", + X"0D",X"A7",X"20",X"53",X"DD",X"36",X"0F",X"02",X"3A",X"0C",X"41",X"A7",X"28",X"03",X"DD",X"34", + X"0F",X"3A",X"0F",X"41",X"A7",X"DD",X"34",X"0F",X"28",X"03",X"DD",X"34",X"0F",X"3A",X"0D",X"40", + X"A7",X"3A",X"2D",X"41",X"20",X"03",X"3A",X"2C",X"41",X"FE",X"2F",X"38",X"0A",X"DD",X"34",X"0F", + X"FE",X"6F",X"38",X"03",X"DD",X"34",X"0F",X"DD",X"7E",X"17",X"A7",X"28",X"03",X"DD",X"34",X"0F", + X"DD",X"7E",X"0F",X"FE",X"08",X"38",X"04",X"DD",X"36",X"0F",X"08",X"DD",X"7E",X"07",X"A7",X"C8", + X"DD",X"35",X"0F",X"DD",X"35",X"0F",X"C9",X"DD",X"36",X"0F",X"03",X"3D",X"CA",X"18",X"13",X"3D", + X"CA",X"18",X"13",X"DD",X"36",X"0F",X"04",X"C3",X"18",X"13",X"DD",X"21",X"A0",X"42",X"DD",X"7E", + X"00",X"A7",X"C8",X"3A",X"2E",X"41",X"A7",X"C8",X"CD",X"09",X"14",X"3A",X"0F",X"40",X"A7",X"28", + X"09",X"3A",X"0D",X"40",X"A7",X"3A",X"11",X"40",X"20",X"03",X"3A",X"10",X"40",X"E6",X"10",X"C8", + X"DD",X"66",X"10",X"DD",X"6E",X"11",X"DD",X"7E",X"04",X"CB",X"57",X"28",X"08",X"E6",X"03",X"28", + X"04",X"11",X"E0",X"FF",X"19",X"23",X"DD",X"7E",X"03",X"CB",X"57",X"28",X"49",X"E6",X"03",X"28", + X"45",X"22",X"60",X"42",X"11",X"02",X"02",X"CF",X"21",X"2E",X"41",X"35",X"3E",X"01",X"32",X"C0", + X"58",X"C9",X"3A",X"06",X"40",X"A7",X"C8",X"ED",X"5F",X"E6",X"07",X"C8",X"3A",X"F0",X"41",X"FE", + X"F4",X"C8",X"3A",X"02",X"40",X"FE",X"05",X"38",X"06",X"ED",X"5F",X"32",X"FC",X"43",X"C9",X"3A", + X"5F",X"42",X"E6",X"50",X"C0",X"3A",X"02",X"40",X"A7",X"28",X"05",X"3D",X"32",X"02",X"40",X"C9", + X"3C",X"3C",X"32",X"02",X"40",X"C9",X"2B",X"18",X"B8",X"CD",X"70",X"1B",X"DD",X"66",X"10",X"DD", + X"6E",X"11",X"7E",X"FE",X"10",X"C2",X"8B",X"14",X"23",X"7E",X"FE",X"10",X"C2",X"8B",X"14",X"11", + X"DF",X"FF",X"19",X"7E",X"FE",X"10",X"C2",X"8B",X"14",X"23",X"7E",X"FE",X"10",X"C2",X"8B",X"14", + X"DD",X"7E",X"04",X"CB",X"57",X"CA",X"4E",X"14",X"E6",X"03",X"CA",X"4E",X"14",X"19",X"7E",X"FE", + X"10",X"C2",X"8B",X"14",X"23",X"7E",X"FE",X"10",X"C2",X"8B",X"14",X"C3",X"69",X"14",X"DD",X"7E", + X"03",X"CB",X"57",X"C8",X"E6",X"03",X"C8",X"23",X"7E",X"FE",X"10",X"C2",X"8B",X"14",X"11",X"20", + X"00",X"19",X"7E",X"FE",X"10",X"C2",X"8B",X"14",X"C9",X"DD",X"7E",X"03",X"CB",X"57",X"C8",X"E6", + X"03",X"C8",X"23",X"7E",X"FE",X"10",X"C2",X"8B",X"14",X"11",X"20",X"00",X"19",X"7E",X"FE",X"10", + X"C2",X"8B",X"14",X"19",X"7E",X"FE",X"10",X"C2",X"8B",X"14",X"C9",X"E1",X"C9",X"DD",X"21",X"A0", + X"42",X"06",X"08",X"FD",X"21",X"60",X"40",X"DD",X"CB",X"00",X"46",X"20",X"10",X"DD",X"7E",X"01", + X"A7",X"20",X"0A",X"FD",X"36",X"00",X"00",X"FD",X"36",X"03",X"00",X"18",X"28",X"3A",X"0D",X"40", + X"A7",X"CA",X"E1",X"14",X"3A",X"0F",X"40",X"A7",X"CA",X"E1",X"14",X"DD",X"7E",X"04",X"3C",X"FD", + X"77",X"00",X"DD",X"7E",X"03",X"3D",X"FD",X"77",X"03",X"DD",X"7E",X"09",X"FD",X"77",X"01",X"DD", + X"7E",X"08",X"FD",X"77",X"02",X"11",X"20",X"00",X"DD",X"19",X"1E",X"04",X"FD",X"19",X"10",X"B7", + X"C9",X"DD",X"7E",X"04",X"3D",X"FD",X"77",X"00",X"FD",X"77",X"00",X"DD",X"7E",X"03",X"3C",X"FD", + X"77",X"03",X"C3",X"C9",X"14",X"3A",X"5F",X"42",X"A7",X"C0",X"3A",X"5E",X"42",X"E6",X"03",X"FE", + X"03",X"C0",X"11",X"00",X"02",X"CF",X"C9",X"00",X"DD",X"21",X"A0",X"42",X"DD",X"7E",X"00",X"A7", + X"28",X"22",X"DD",X"7E",X"18",X"FE",X"30",X"28",X"03",X"C3",X"34",X"15",X"DD",X"86",X"0A",X"DD", + X"77",X"09",X"3A",X"5F",X"42",X"E6",X"05",X"20",X"0B",X"DD",X"34",X"0A",X"DD",X"7E",X"0A",X"E6", + X"03",X"DD",X"77",X"0A",X"00",X"DD",X"21",X"E0",X"42",X"06",X"06",X"11",X"20",X"00",X"DD",X"7E", + X"00",X"A7",X"20",X"05",X"DD",X"19",X"10",X"F6",X"C9",X"DD",X"CB",X"0A",X"7E",X"20",X"18",X"DD", + X"CB",X"07",X"7E",X"20",X"EF",X"3A",X"5F",X"42",X"E6",X"05",X"20",X"0B",X"DD",X"34",X"0A",X"DD", + X"7E",X"0A",X"E6",X"03",X"DD",X"77",X"0A",X"DD",X"7E",X"0A",X"E6",X"03",X"DD",X"86",X"18",X"DD", + X"77",X"09",X"18",X"D0",X"DD",X"21",X"E0",X"42",X"06",X"06",X"DD",X"7E",X"00",X"A7",X"28",X"0E", + X"DD",X"7E",X"05",X"E6",X"0C",X"28",X"63",X"DD",X"7E",X"04",X"E6",X"07",X"28",X"08",X"11",X"20", + X"00",X"DD",X"19",X"10",X"E5",X"C9",X"CD",X"70",X"1B",X"DD",X"66",X"10",X"DD",X"6E",X"11",X"7E", + X"FE",X"37",X"20",X"EA",X"3E",X"10",X"CD",X"41",X"03",X"DD",X"36",X"1A",X"FF",X"DD",X"7E",X"0D", + X"FE",X"02",X"30",X"12",X"DD",X"36",X"18",X"27",X"DD",X"36",X"09",X"27",X"DD",X"36",X"07",X"81", + X"DD",X"36",X"1F",X"10",X"18",X"C8",X"00",X"DD",X"7E",X"07",X"E6",X"7F",X"FE",X"02",X"28",X"BE", + X"DD",X"36",X"1F",X"10",X"3C",X"F6",X"80",X"DD",X"77",X"07",X"E6",X"7F",X"FE",X"01",X"20",X"1E", + X"DD",X"36",X"18",X"26",X"DD",X"36",X"09",X"26",X"18",X"A4",X"DD",X"7E",X"05",X"E6",X"03",X"28", + X"9D",X"DD",X"7E",X"03",X"18",X"94",X"22",X"62",X"42",X"11",X"01",X"02",X"CF",X"C9",X"DD",X"36", + X"18",X"27",X"DD",X"36",X"09",X"27",X"C3",X"8E",X"15",X"DD",X"21",X"A0",X"42",X"CD",X"70",X"1B", + X"DD",X"66",X"10",X"DD",X"6E",X"11",X"7E",X"FE",X"46",X"28",X"03",X"FE",X"4A",X"C0",X"DD",X"CB", + X"03",X"56",X"28",X"06",X"DD",X"7E",X"03",X"E6",X"03",X"C0",X"DD",X"CB",X"04",X"56",X"28",X"06", + X"DD",X"7E",X"04",X"E6",X"03",X"C0",X"CD",X"F6",X"15",X"3E",X"02",X"32",X"C0",X"58",X"21",X"2E", + X"41",X"34",X"C9",X"DD",X"21",X"E0",X"42",X"06",X"06",X"DD",X"CB",X"07",X"7E",X"C2",X"58",X"16", + X"11",X"20",X"00",X"DD",X"19",X"10",X"F2",X"C9",X"DD",X"35",X"1F",X"20",X"F3",X"DD",X"34",X"02", + X"DD",X"7E",X"02",X"FE",X"02",X"CA",X"7C",X"16",X"DD",X"36",X"1F",X"10",X"1E",X"00",X"DD",X"7E", + X"18",X"FE",X"27",X"28",X"02",X"1E",X"04",X"DD",X"73",X"18",X"18",X"D4",X"DD",X"36",X"02",X"00", + X"DD",X"7E",X"07",X"E6",X"7F",X"DD",X"77",X"07",X"18",X"C6",X"DD",X"21",X"E0",X"42",X"AF",X"32", + X"0A",X"41",X"11",X"20",X"00",X"06",X"06",X"DD",X"36",X"0E",X"00",X"DD",X"CB",X"00",X"46",X"20", + X"0B",X"DD",X"CB",X"01",X"46",X"20",X"05",X"DD",X"19",X"10",X"EC",X"C9",X"21",X"0A",X"41",X"34", + X"DD",X"36",X"0E",X"01",X"18",X"F1",X"11",X"00",X"01",X"CF",X"21",X"0B",X"41",X"7E",X"A7",X"20", + X"02",X"36",X"2F",X"21",X"2C",X"41",X"3A",X"0D",X"40",X"A7",X"28",X"03",X"21",X"2D",X"41",X"7E", + X"FE",X"3A",X"3E",X"06",X"30",X"09",X"7E",X"FE",X"28",X"3E",X"05",X"30",X"02",X"3E",X"04",X"21", + X"0A",X"41",X"BE",X"C8",X"D8",X"21",X"5D",X"42",X"34",X"3A",X"5C",X"42",X"BE",X"C0",X"36",X"00", + X"2D",X"36",X"D0",X"3E",X"10",X"32",X"4B",X"50",X"32",X"4C",X"50",X"32",X"AB",X"53",X"32",X"AC", + X"53",X"3E",X"E0",X"32",X"64",X"42",X"3A",X"0B",X"41",X"FE",X"36",X"28",X"22",X"DD",X"21",X"E0", + X"42",X"11",X"20",X"00",X"06",X"06",X"DD",X"7E",X"0E",X"A7",X"20",X"0E",X"3A",X"06",X"40",X"A7", + X"28",X"06",X"ED",X"5F",X"CB",X"47",X"28",X"1D",X"18",X"62",X"DD",X"19",X"10",X"E8",X"C9",X"00", + X"DD",X"21",X"E0",X"42",X"11",X"E0",X"42",X"CD",X"48",X"17",X"DD",X"21",X"00",X"43",X"11",X"00", + X"43",X"CD",X"8F",X"17",X"C9",X"DD",X"E5",X"D1",X"CD",X"9C",X"17",X"21",X"01",X"18",X"01",X"20", + X"00",X"ED",X"B0",X"3E",X"35",X"21",X"0B",X"41",X"96",X"21",X"B6",X"17",X"47",X"3A",X"0D",X"41", + X"A7",X"28",X"11",X"21",X"BF",X"17",X"FE",X"01",X"28",X"0A",X"21",X"C8",X"17",X"FE",X"02",X"28", + X"03",X"21",X"D1",X"17",X"78",X"E7",X"47",X"87",X"80",X"21",X"F5",X"17",X"E7",X"7E",X"DD",X"77", + X"08",X"23",X"7E",X"DD",X"77",X"0D",X"23",X"7E",X"DD",X"77",X"18",X"C9",X"DD",X"E5",X"D1",X"CD", + X"9C",X"17",X"21",X"21",X"18",X"01",X"20",X"00",X"ED",X"B0",X"18",X"B7",X"21",X"0B",X"41",X"35", + X"7E",X"23",X"FE",X"1B",X"20",X"03",X"36",X"01",X"C9",X"FE",X"12",X"20",X"03",X"36",X"02",X"C9", + X"FE",X"09",X"C0",X"36",X"03",X"C9",X"00",X"00",X"01",X"01",X"02",X"00",X"00",X"00",X"03",X"01", + X"01",X"01",X"00",X"02",X"03",X"00",X"01",X"02",X"01",X"02",X"01",X"01",X"03",X"00",X"00",X"03", + X"01",X"02",X"01",X"00",X"03",X"00",X"01",X"01",X"02",X"03",X"02",X"03",X"00",X"01",X"01",X"00", + X"03",X"00",X"02",X"03",X"02",X"01",X"00",X"02",X"03",X"01",X"01",X"03",X"02",X"03",X"00",X"01", + X"02",X"03",X"00",X"01",X"03",X"03",X"00",X"04",X"02",X"01",X"04",X"04",X"02",X"08",X"01",X"03", + X"08",X"01",X"00",X"00",X"58",X"F0",X"04",X"00",X"00",X"01",X"00",X"00",X"00",X"00",X"00",X"01", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"04",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"01",X"00",X"00",X"58",X"00",X"08",X"00",X"00",X"01",X"00",X"00",X"00",X"00",X"00",X"01", + X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"04",X"00",X"00",X"00",X"00",X"00",X"00", + X"00",X"00",X"DD",X"21",X"60",X"43",X"06",X"02",X"00",X"DD",X"7E",X"00",X"A7",X"20",X"08",X"11", + X"20",X"00",X"DD",X"19",X"10",X"F2",X"C9",X"AF",X"DD",X"77",X"17",X"3A",X"0B",X"41",X"FE",X"08", + X"38",X"ED",X"DD",X"7E",X"03",X"21",X"A3",X"42",X"56",X"BA",X"38",X"1C",X"DD",X"7E",X"17",X"F6", + X"11",X"DD",X"77",X"17",X"DD",X"7E",X"04",X"21",X"A4",X"42",X"56",X"BA",X"38",X"14",X"DD",X"7E", + X"17",X"F6",X"44",X"DD",X"77",X"17",X"18",X"C7",X"DD",X"7E",X"17",X"F6",X"22",X"DD",X"77",X"17", + X"18",X"E2",X"DD",X"7E",X"17",X"F6",X"88",X"DD",X"77",X"17",X"C3",X"4F",X"18",X"DD",X"21",X"E0", + X"42",X"FD",X"21",X"30",X"41",X"3E",X"06",X"32",X"09",X"40",X"21",X"98",X"19",X"E5",X"DD",X"7E", + X"00",X"A7",X"C8",X"DD",X"7E",X"06",X"A7",X"C0",X"DD",X"CB",X"07",X"7E",X"C0",X"DD",X"7E",X"1A", + X"A7",X"C4",X"55",X"19",X"DD",X"7E",X"0F",X"FD",X"BE",X"00",X"C4",X"16",X"19",X"FD",X"6E",X"01", + X"FD",X"66",X"02",X"29",X"FD",X"75",X"01",X"FD",X"74",X"02",X"FD",X"6E",X"03",X"FD",X"66",X"04", + X"ED",X"6A",X"FD",X"75",X"03",X"FD",X"74",X"04",X"D0",X"FD",X"34",X"01",X"20",X"03",X"FD",X"34", + X"02",X"DD",X"7E",X"05",X"0F",X"DA",X"6C",X"1D",X"0F",X"DA",X"96",X"1D",X"0F",X"DA",X"3F",X"1D", + X"CD",X"15",X"1C",X"DD",X"7E",X"04",X"E6",X"0F",X"FE",X"08",X"CA",X"AD",X"19",X"FE",X"00",X"CA", + X"AD",X"19",X"DD",X"34",X"04",X"C9",X"FD",X"77",X"00",X"07",X"07",X"21",X"31",X"19",X"E7",X"FD", + X"77",X"01",X"23",X"7E",X"FD",X"77",X"02",X"23",X"7E",X"FD",X"77",X"03",X"23",X"FD",X"77",X"04", + X"C9",X"55",X"55",X"55",X"55",X"D5",X"6A",X"D5",X"6A",X"A5",X"94",X"A5",X"94",X"AD",X"B5",X"AD", + X"B5",X"6D",X"DB",X"6D",X"DB",X"6D",X"DB",X"6D",X"DB",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"3A",X"5F",X"42",X"CB",X"47",X"C0",X"DD",X"35",X"1A",X"C0",X"DD", + X"7E",X"0D",X"FE",X"02",X"30",X"0D",X"DD",X"36",X"18",X"04",X"DD",X"36",X"09",X"04",X"DD",X"36", + X"07",X"00",X"C9",X"DD",X"7E",X"18",X"FE",X"04",X"28",X"11",X"DD",X"36",X"07",X"01",X"DD",X"36", + X"18",X"04",X"DD",X"36",X"09",X"04",X"DD",X"36",X"1A",X"20",X"C9",X"DD",X"36",X"18",X"08",X"DD", + X"36",X"09",X"08",X"DD",X"36",X"07",X"00",X"C9",X"3A",X"09",X"40",X"3D",X"C8",X"32",X"09",X"40", + X"11",X"20",X"00",X"DD",X"19",X"11",X"05",X"00",X"FD",X"19",X"C3",X"AA",X"18",X"CD",X"C5",X"19", + X"CD",X"CE",X"1B",X"CD",X"AE",X"1C",X"CD",X"F7",X"1C",X"DD",X"7E",X"12",X"E6",X"0B",X"20",X"21", + X"3E",X"04",X"C3",X"29",X"1B",X"CD",X"70",X"1B",X"DD",X"66",X"10",X"DD",X"6E",X"11",X"AF",X"DD", + X"77",X"12",X"DD",X"77",X"13",X"DD",X"77",X"14",X"DD",X"77",X"15",X"DD",X"77",X"16",X"4D",X"44", + X"C9",X"DD",X"7E",X"17",X"A7",X"C2",X"97",X"1B",X"3A",X"5B",X"41",X"A7",X"20",X"2D",X"DD",X"E5", + X"E1",X"7D",X"FE",X"20",X"28",X"25",X"FE",X"40",X"28",X"21",X"ED",X"5F",X"21",X"5F",X"42",X"86", + X"CB",X"47",X"28",X"17",X"DD",X"7E",X"12",X"E6",X"0F",X"4F",X"07",X"07",X"07",X"07",X"B1",X"4F", + X"ED",X"5F",X"CB",X"47",X"79",X"CA",X"A0",X"1B",X"C3",X"AB",X"1B",X"DD",X"66",X"04",X"DD",X"6E", + X"03",X"CD",X"A3",X"1A",X"EB",X"3A",X"A4",X"42",X"67",X"3A",X"A3",X"42",X"6F",X"CD",X"A3",X"1A", + X"EB",X"22",X"50",X"41",X"ED",X"53",X"52",X"41",X"21",X"FF",X"FF",X"22",X"54",X"41",X"DD",X"CB", + X"12",X"46",X"CA",X"51",X"1A",X"3E",X"01",X"32",X"58",X"41",X"2A",X"50",X"41",X"2D",X"CD",X"B0", + X"1A",X"DD",X"CB",X"12",X"4E",X"CA",X"64",X"1A",X"3E",X"02",X"32",X"58",X"41",X"2A",X"50",X"41", + X"2C",X"CD",X"B0",X"1A",X"DD",X"CB",X"12",X"56",X"CA",X"77",X"1A",X"3E",X"04",X"32",X"58",X"41", + X"2A",X"50",X"41",X"25",X"CD",X"B0",X"1A",X"DD",X"CB",X"12",X"5E",X"28",X"0C",X"3E",X"08",X"32", + X"58",X"41",X"2A",X"50",X"41",X"24",X"CD",X"B0",X"1A",X"00",X"DD",X"7E",X"12",X"32",X"63",X"41", + X"CD",X"C0",X"1D",X"DD",X"7E",X"12",X"21",X"63",X"41",X"BE",X"C2",X"E1",X"19",X"3A",X"59",X"41", + X"C3",X"29",X"1B",X"CB",X"3D",X"CB",X"3D",X"CB",X"3D",X"CB",X"3C",X"CB",X"3C",X"CB",X"3C",X"C9", + X"22",X"56",X"41",X"DD",X"E5",X"FD",X"E5",X"DD",X"21",X"52",X"41",X"FD",X"21",X"56",X"41",X"CD", + X"E3",X"1A",X"FD",X"E1",X"DD",X"E1",X"EB",X"2A",X"54",X"41",X"A7",X"ED",X"52",X"D8",X"CC",X"DC", + X"1A",X"ED",X"53",X"54",X"41",X"3A",X"58",X"41",X"32",X"59",X"41",X"C9",X"ED",X"5F",X"CB",X"47", + X"C8",X"EB",X"C9",X"DD",X"7E",X"00",X"FD",X"46",X"00",X"90",X"D2",X"F2",X"1A",X"78",X"DD",X"46", + X"00",X"90",X"CD",X"0B",X"1B",X"E5",X"DD",X"7E",X"01",X"FD",X"46",X"01",X"90",X"D2",X"05",X"1B", + X"78",X"DD",X"46",X"01",X"90",X"CD",X"0B",X"1B",X"C1",X"09",X"C9",X"67",X"5F",X"2E",X"00",X"55", + X"0E",X"08",X"29",X"D2",X"17",X"1B",X"19",X"0D",X"C2",X"12",X"1B",X"C9",X"DD",X"7E",X"12",X"A6", + X"32",X"59",X"41",X"C2",X"89",X"1A",X"23",X"18",X"F3",X"00",X"DD",X"77",X"05",X"0F",X"38",X"08", + X"0F",X"38",X"0F",X"0F",X"38",X"16",X"18",X"1E",X"DD",X"7E",X"16",X"DD",X"77",X"06",X"DD",X"35", + X"03",X"C9",X"DD",X"7E",X"15",X"DD",X"77",X"06",X"DD",X"34",X"03",X"C9",X"DD",X"7E",X"14",X"DD", + X"77",X"06",X"DD",X"35",X"04",X"C9",X"DD",X"7E",X"13",X"DD",X"77",X"06",X"DD",X"34",X"04",X"C9", + X"01",X"02",X"04",X"08",X"02",X"04",X"08",X"01",X"04",X"08",X"01",X"02",X"08",X"01",X"02",X"04", + X"26",X"14",X"DD",X"6E",X"04",X"7D",X"2F",X"6F",X"C5",X"06",X"02",X"7D",X"E6",X"F8",X"CB",X"27", + X"6F",X"7C",X"17",X"67",X"10",X"F5",X"DD",X"77",X"10",X"DD",X"7E",X"03",X"E6",X"F8",X"0F",X"0F", + X"0F",X"B5",X"DD",X"77",X"11",X"C1",X"C9",X"ED",X"5F",X"CB",X"47",X"DD",X"7E",X"17",X"28",X"0B", + X"0F",X"38",X"13",X"0F",X"38",X"16",X"0F",X"38",X"19",X"18",X"1D",X"07",X"38",X"1A",X"07",X"38", + X"11",X"07",X"38",X"08",X"18",X"00",X"21",X"60",X"1B",X"C3",X"1C",X"1B",X"21",X"64",X"1B",X"C3", + X"1C",X"1B",X"21",X"68",X"1B",X"C3",X"1C",X"1B",X"21",X"6C",X"1B",X"C3",X"1C",X"1B",X"00",X"11", + X"C0",X"FF",X"69",X"60",X"19",X"7E",X"CD",X"87",X"27",X"28",X"0D",X"FE",X"31",X"28",X"26",X"DD", + X"7E",X"12",X"E6",X"F7",X"DD",X"77",X"12",X"C9",X"23",X"7E",X"CD",X"87",X"27",X"28",X"0D",X"FE", + X"32",X"28",X"18",X"DD",X"7E",X"12",X"E6",X"F7",X"DD",X"77",X"12",X"C9",X"DD",X"7E",X"12",X"F6", + X"08",X"DD",X"77",X"12",X"C9",X"DD",X"36",X"13",X"01",X"18",X"DD",X"DD",X"7E",X"13",X"F6",X"02", + X"DD",X"77",X"13",X"18",X"E7",X"DD",X"7E",X"04",X"FE",X"EF",X"D8",X"DD",X"7E",X"0F",X"A7",X"20", + X"11",X"DD",X"7E",X"19",X"D6",X"20",X"DD",X"77",X"19",X"28",X"02",X"E1",X"C9",X"DD",X"36",X"04", + X"01",X"C9",X"DD",X"7E",X"19",X"D6",X"40",X"DD",X"77",X"19",X"28",X"F1",X"E1",X"C9",X"DD",X"7E", + X"04",X"FE",X"01",X"C0",X"DD",X"7E",X"0F",X"A7",X"20",X"11",X"DD",X"7E",X"19",X"D6",X"10",X"DD", + X"77",X"19",X"28",X"02",X"E1",X"C9",X"DD",X"36",X"04",X"EF",X"C9",X"DD",X"7E",X"19",X"D6",X"20", + X"DD",X"77",X"19",X"28",X"F1",X"E1",X"C9",X"00",X"11",X"20",X"00",X"69",X"60",X"19",X"7E",X"CD", + X"87",X"27",X"28",X"0D",X"FE",X"31",X"28",X"26",X"DD",X"7E",X"12",X"E6",X"FB",X"DD",X"77",X"12", + X"C9",X"23",X"7E",X"CD",X"87",X"27",X"28",X"0D",X"FE",X"32",X"28",X"18",X"DD",X"7E",X"12",X"E6", + X"FB",X"DD",X"77",X"12",X"C9",X"DD",X"7E",X"12",X"F6",X"04",X"DD",X"77",X"12",X"C9",X"DD",X"36", + X"14",X"01",X"18",X"DD",X"DD",X"7E",X"14",X"F6",X"02",X"DD",X"77",X"14",X"18",X"E7",X"11",X"FF", + X"FF",X"69",X"60",X"19",X"7E",X"CD",X"87",X"27",X"28",X"0D",X"FE",X"34",X"28",X"29",X"DD",X"7E", + X"12",X"E6",X"FE",X"DD",X"77",X"12",X"C9",X"11",X"E0",X"FF",X"19",X"7E",X"CD",X"87",X"27",X"28", + X"0D",X"FE",X"33",X"28",X"18",X"DD",X"7E",X"12",X"E6",X"FE",X"DD",X"77",X"12",X"C9",X"DD",X"7E", + X"12",X"F6",X"01",X"DD",X"77",X"12",X"C9",X"DD",X"36",X"16",X"01",X"18",X"DA",X"DD",X"7E",X"16", + X"F6",X"02",X"DD",X"77",X"16",X"18",X"E7",X"69",X"60",X"23",X"23",X"7E",X"CD",X"87",X"27",X"28", + X"0D",X"FE",X"34",X"28",X"29",X"DD",X"7E",X"12",X"E6",X"FD",X"DD",X"77",X"12",X"C9",X"11",X"E0", + X"FF",X"19",X"7E",X"CD",X"87",X"27",X"28",X"0D",X"FE",X"33",X"28",X"18",X"DD",X"7E",X"12",X"E6", + X"FD",X"DD",X"77",X"12",X"C9",X"DD",X"7E",X"12",X"F6",X"02",X"DD",X"77",X"12",X"C9",X"DD",X"36", + X"15",X"01",X"18",X"DA",X"DD",X"7E",X"15",X"F6",X"02",X"DD",X"77",X"15",X"C3",X"25",X"1D",X"CD", + X"3E",X"1C",X"DD",X"7E",X"04",X"E6",X"0F",X"FE",X"08",X"28",X"08",X"FE",X"00",X"28",X"04",X"DD", + X"35",X"04",X"C9",X"CD",X"C5",X"19",X"CD",X"67",X"1C",X"CD",X"AE",X"1C",X"CD",X"F7",X"1C",X"DD", + X"7E",X"12",X"E6",X"07",X"C2",X"E1",X"19",X"3E",X"08",X"C3",X"29",X"1B",X"DD",X"7E",X"03",X"E6", + X"0F",X"FE",X"08",X"28",X"08",X"FE",X"00",X"28",X"04",X"DD",X"35",X"03",X"C9",X"CD",X"C5",X"19", + X"CD",X"AE",X"1C",X"CD",X"CE",X"1B",X"CD",X"67",X"1C",X"DD",X"7E",X"12",X"E6",X"0D",X"C2",X"E1", + X"19",X"3E",X"02",X"C3",X"29",X"1B",X"DD",X"7E",X"03",X"E6",X"0F",X"FE",X"08",X"28",X"08",X"FE", + X"00",X"28",X"04",X"DD",X"34",X"03",X"C9",X"CD",X"C5",X"19",X"CD",X"F7",X"1C",X"CD",X"CE",X"1B", + X"CD",X"67",X"1C",X"DD",X"7E",X"12",X"E6",X"0E",X"C2",X"E1",X"19",X"3E",X"01",X"C3",X"29",X"1B", + X"3A",X"59",X"41",X"0F",X"DA",X"D4",X"1D",X"0F",X"DA",X"ED",X"1D",X"0F",X"DA",X"06",X"1E",X"0F", + X"DA",X"1F",X"1E",X"C9",X"DD",X"7E",X"03",X"D6",X"0C",X"57",X"DD",X"5E",X"04",X"CD",X"58",X"1E", + X"C0",X"DD",X"7E",X"12",X"E6",X"FE",X"CD",X"38",X"1E",X"DD",X"77",X"12",X"C9",X"DD",X"7E",X"03", + X"C6",X"0C",X"57",X"DD",X"5E",X"04",X"CD",X"58",X"1E",X"C0",X"DD",X"7E",X"12",X"E6",X"FD",X"CD", + X"38",X"1E",X"DD",X"77",X"12",X"C9",X"DD",X"56",X"03",X"DD",X"7E",X"04",X"D6",X"0C",X"5F",X"CD", + X"58",X"1E",X"C0",X"DD",X"7E",X"12",X"E6",X"FB",X"CD",X"38",X"1E",X"DD",X"77",X"12",X"C9",X"DD", + X"56",X"03",X"DD",X"7E",X"04",X"C6",X"0C",X"5F",X"CD",X"58",X"1E",X"C0",X"DD",X"7E",X"12",X"E6", + X"F7",X"CD",X"38",X"1E",X"DD",X"77",X"12",X"C9",X"DD",X"6E",X"05",X"CB",X"45",X"20",X"0D",X"CB", + X"4D",X"20",X"0C",X"CB",X"55",X"20",X"0B",X"CB",X"5D",X"20",X"0A",X"C9",X"F6",X"02",X"C9",X"F6", + X"01",X"C9",X"F6",X"08",X"C9",X"F6",X"04",X"C9",X"DD",X"E5",X"EB",X"DD",X"21",X"E0",X"42",X"06", + X"06",X"DD",X"7E",X"03",X"BC",X"28",X"09",X"3D",X"BC",X"28",X"05",X"3C",X"3C",X"BC",X"20",X"0F", + X"DD",X"7E",X"04",X"BD",X"28",X"14",X"3D",X"BD",X"28",X"10",X"3C",X"3C",X"BD",X"28",X"0B",X"11", + X"20",X"00",X"DD",X"19",X"10",X"DB",X"DD",X"E1",X"EB",X"C9",X"DD",X"7E",X"02",X"FE",X"03",X"C2", + X"7F",X"1E",X"DD",X"E1",X"EB",X"C9",X"DD",X"21",X"E0",X"42",X"06",X"06",X"DD",X"7E",X"00",X"A7", + X"28",X"0C",X"DD",X"CB",X"07",X"7E",X"20",X"06",X"DD",X"7E",X"06",X"A7",X"20",X"08",X"11",X"20", + X"00",X"DD",X"19",X"10",X"E7",X"C9",X"DD",X"7E",X"05",X"E6",X"7F",X"DD",X"77",X"05",X"DD",X"7E", + X"0D",X"FE",X"02",X"D2",X"AE",X"22",X"DD",X"7E",X"06",X"E6",X"03",X"FE",X"03",X"CA",X"3C",X"22", + X"DD",X"7E",X"07",X"A7",X"C2",X"81",X"1F",X"DD",X"7E",X"02",X"EF",X"DF",X"1E",X"02",X"1F",X"DD", + X"36",X"19",X"16",X"DD",X"7E",X"05",X"E6",X"03",X"28",X"0C",X"DD",X"35",X"04",X"DD",X"35",X"04", + X"DD",X"34",X"02",X"C3",X"AE",X"1E",X"DD",X"34",X"03",X"DD",X"34",X"03",X"DD",X"34",X"02",X"C3", + X"AE",X"1E",X"3A",X"5F",X"42",X"CB",X"47",X"C2",X"AE",X"1E",X"DD",X"7E",X"05",X"0F",X"30",X"19", + X"DD",X"35",X"03",X"DD",X"35",X"19",X"20",X"96",X"DD",X"36",X"06",X"00",X"DD",X"34",X"04",X"DD", + X"34",X"04",X"DD",X"36",X"02",X"00",X"C3",X"AE",X"1E",X"0F",X"30",X"1A",X"DD",X"34",X"03",X"DD", + X"35",X"19",X"C2",X"AE",X"1E",X"DD",X"36",X"06",X"00",X"DD",X"34",X"04",X"DD",X"34",X"04",X"DD", + X"36",X"02",X"00",X"C3",X"AE",X"1E",X"0F",X"30",X"1A",X"DD",X"35",X"04",X"DD",X"35",X"19",X"C2", + X"AE",X"1E",X"DD",X"36",X"06",X"00",X"DD",X"35",X"03",X"DD",X"35",X"03",X"DD",X"36",X"02",X"00", + X"C3",X"AE",X"1E",X"0F",X"D2",X"AE",X"1E",X"DD",X"34",X"04",X"DD",X"35",X"19",X"C2",X"AE",X"1E", + X"DD",X"36",X"06",X"00",X"DD",X"35",X"03",X"DD",X"35",X"03",X"DD",X"36",X"02",X"00",X"C3",X"AE", + X"1E",X"CD",X"87",X"1F",X"C3",X"AE",X"1E",X"DD",X"7E",X"05",X"0F",X"DA",X"25",X"21",X"0F",X"DA", + X"BF",X"21",X"0F",X"DA",X"9B",X"20",X"16",X"8C",X"1E",X"8D",X"0E",X"8F",X"DD",X"7E",X"02",X"EF", + X"BE",X"1F",X"C9",X"1F",X"E6",X"1F",X"00",X"20",X"6F",X"20",X"DD",X"73",X"1D",X"DD",X"71",X"1E", + X"DD",X"7E",X"18",X"DD",X"72",X"18",X"DD",X"36",X"1B",X"00",X"DD",X"77",X"1C",X"C9",X"DD",X"36", + X"0A",X"80",X"CD",X"AA",X"1F",X"DD",X"34",X"02",X"C9",X"3A",X"5F",X"42",X"CB",X"47",X"C0",X"DD", + X"34",X"04",X"DD",X"7E",X"04",X"E6",X"0F",X"FE",X"00",X"28",X"03",X"FE",X"08",X"C0",X"DD",X"36", + X"19",X"08",X"DD",X"34",X"02",X"C9",X"DD",X"35",X"19",X"C0",X"DD",X"36",X"19",X"30",X"DD",X"7E", + X"04",X"C6",X"04",X"DD",X"77",X"04",X"DD",X"7E",X"1D",X"DD",X"77",X"18",X"DD",X"34",X"02",X"C9", + X"DD",X"35",X"19",X"28",X"10",X"DD",X"7E",X"19",X"E6",X"07",X"C0",X"DD",X"7E",X"0A",X"3C",X"E6", + X"81",X"DD",X"77",X"0A",X"C9",X"CD",X"36",X"20",X"DD",X"7E",X"04",X"C6",X"04",X"DD",X"77",X"04", + X"DD",X"36",X"1B",X"00",X"DD",X"36",X"0A",X"80",X"DD",X"36",X"19",X"00",X"DD",X"7E",X"1E",X"DD", + X"77",X"18",X"DD",X"34",X"02",X"C9",X"DD",X"36",X"19",X"30",X"3A",X"0D",X"40",X"A7",X"3A",X"2D", + X"41",X"20",X"03",X"3A",X"2C",X"41",X"FE",X"7F",X"30",X"1A",X"FE",X"4F",X"30",X"0B",X"DD",X"34", + X"1B",X"DD",X"7E",X"1B",X"FE",X"04",X"C8",X"E1",X"C9",X"DD",X"34",X"1B",X"DD",X"7E",X"1B",X"FE", + X"03",X"C8",X"E1",X"C9",X"DD",X"34",X"1B",X"DD",X"7E",X"1B",X"FE",X"02",X"C8",X"E1",X"C9",X"3A", + X"5F",X"42",X"CB",X"47",X"C0",X"DD",X"34",X"04",X"DD",X"7E",X"04",X"E6",X"0F",X"FE",X"00",X"28", + X"03",X"FE",X"08",X"C0",X"DD",X"36",X"02",X"00",X"DD",X"36",X"06",X"00",X"DD",X"36",X"0A",X"00", + X"DD",X"7E",X"1C",X"DD",X"77",X"18",X"DD",X"36",X"19",X"00",X"C9",X"16",X"0C",X"1E",X"0D",X"0E", + X"0F",X"DD",X"7E",X"02",X"EF",X"BE",X"1F",X"AF",X"20",X"BB",X"20",X"D5",X"20",X"0C",X"21",X"3A", + X"5F",X"42",X"CB",X"47",X"C0",X"DD",X"35",X"04",X"C3",X"D2",X"1F",X"DD",X"35",X"19",X"C0",X"DD", + X"36",X"19",X"60",X"DD",X"7E",X"04",X"D6",X"04",X"DD",X"77",X"04",X"DD",X"7E",X"1D",X"DD",X"77", + X"18",X"DD",X"34",X"02",X"C9",X"DD",X"35",X"19",X"CA",X"EB",X"20",X"DD",X"7E",X"19",X"E6",X"07", + X"C0",X"DD",X"7E",X"0A",X"3C",X"E6",X"81",X"DD",X"77",X"0A",X"C9",X"CD",X"36",X"20",X"DD",X"7E", + X"04",X"D6",X"04",X"DD",X"77",X"04",X"DD",X"36",X"1B",X"00",X"DD",X"36",X"0A",X"80",X"DD",X"36", + X"19",X"00",X"DD",X"7E",X"1E",X"DD",X"77",X"18",X"DD",X"34",X"02",X"C9",X"3A",X"5F",X"42",X"CB", + X"47",X"C0",X"DD",X"35",X"04",X"DD",X"7E",X"04",X"E6",X"0F",X"FE",X"00",X"CA",X"84",X"20",X"FE", + X"08",X"C0",X"C3",X"84",X"20",X"16",X"10",X"1E",X"11",X"0E",X"13",X"DD",X"7E",X"02",X"EF",X"BE", + X"1F",X"39",X"21",X"56",X"21",X"70",X"21",X"A6",X"21",X"3A",X"5F",X"42",X"CB",X"47",X"C0",X"DD", + X"35",X"03",X"DD",X"7E",X"03",X"E6",X"0F",X"FE",X"00",X"28",X"03",X"FE",X"08",X"C0",X"DD",X"36", + X"19",X"08",X"DD",X"34",X"02",X"C9",X"DD",X"35",X"19",X"C0",X"DD",X"36",X"19",X"60",X"DD",X"7E", + X"03",X"D6",X"04",X"DD",X"77",X"03",X"DD",X"7E",X"1D",X"DD",X"77",X"18",X"DD",X"34",X"02",X"C9", + X"DD",X"35",X"19",X"28",X"10",X"DD",X"7E",X"19",X"E6",X"07",X"C0",X"DD",X"7E",X"0A",X"3C",X"E6", + X"81",X"DD",X"77",X"0A",X"C9",X"CD",X"36",X"20",X"DD",X"7E",X"03",X"D6",X"04",X"DD",X"77",X"03", + X"DD",X"36",X"1B",X"00",X"DD",X"36",X"0A",X"80",X"DD",X"36",X"19",X"00",X"DD",X"7E",X"1E",X"DD", + X"77",X"18",X"DD",X"34",X"02",X"C9",X"3A",X"5F",X"42",X"CB",X"47",X"C0",X"DD",X"35",X"03",X"DD", + X"7E",X"03",X"E6",X"0F",X"FE",X"00",X"CA",X"84",X"20",X"FE",X"08",X"C0",X"C3",X"84",X"20",X"16", + X"13",X"1E",X"11",X"0E",X"13",X"DD",X"7E",X"02",X"EF",X"BE",X"1F",X"D3",X"21",X"DF",X"21",X"F9", + X"21",X"23",X"22",X"3A",X"5F",X"42",X"CB",X"47",X"C0",X"DD",X"34",X"03",X"C3",X"42",X"21",X"DD", + X"35",X"19",X"C0",X"DD",X"36",X"19",X"60",X"DD",X"7E",X"03",X"C6",X"04",X"DD",X"77",X"03",X"DD", + X"7E",X"1D",X"DD",X"77",X"18",X"DD",X"34",X"02",X"C9",X"DD",X"35",X"19",X"CA",X"02",X"22",X"C3", + X"75",X"21",X"CD",X"36",X"20",X"DD",X"7E",X"03",X"C6",X"04",X"DD",X"77",X"03",X"DD",X"36",X"1B", + X"00",X"DD",X"36",X"0A",X"80",X"DD",X"36",X"19",X"00",X"DD",X"7E",X"1E",X"DD",X"77",X"18",X"DD", + X"34",X"02",X"C9",X"3A",X"5F",X"42",X"CB",X"47",X"C0",X"DD",X"34",X"03",X"DD",X"7E",X"03",X"E6", + X"0F",X"FE",X"00",X"CA",X"84",X"20",X"FE",X"08",X"C0",X"C3",X"84",X"20",X"DD",X"7E",X"07",X"A7", + X"28",X"36",X"CD",X"48",X"22",X"C3",X"AE",X"1E",X"DD",X"7E",X"05",X"0F",X"38",X"18",X"0F",X"38", + X"1E",X"0F",X"38",X"09",X"16",X"94",X"1E",X"95",X"0E",X"97",X"C3",X"9C",X"1F",X"16",X"14",X"1E", + X"15",X"0E",X"17",X"C3",X"A1",X"20",X"16",X"18",X"1E",X"19",X"0E",X"1B",X"C3",X"2B",X"21",X"16", + X"1B",X"1E",X"19",X"0E",X"18",X"C3",X"C5",X"21",X"CD",X"7E",X"22",X"C3",X"AE",X"1E",X"DD",X"7E", + X"05",X"0F",X"38",X"18",X"0F",X"38",X"1E",X"0F",X"38",X"09",X"16",X"9C",X"1E",X"9D",X"0E",X"9F", + X"C3",X"9C",X"1F",X"16",X"1C",X"1E",X"1D",X"0E",X"1F",X"C3",X"A1",X"20",X"16",X"20",X"1E",X"21", + X"0E",X"23",X"C3",X"2B",X"21",X"16",X"23",X"1E",X"21",X"0E",X"20",X"C3",X"C5",X"21",X"DD",X"7E", + X"07",X"A7",X"28",X"25",X"3D",X"28",X"13",X"DD",X"7E",X"06",X"E6",X"03",X"20",X"06",X"CD",X"48", + X"22",X"C3",X"AE",X"1E",X"CD",X"87",X"1F",X"C3",X"AE",X"1E",X"DD",X"7E",X"06",X"E6",X"03",X"FE", + X"03",X"20",X"0D",X"CD",X"7E",X"22",X"C3",X"AE",X"1E",X"DD",X"36",X"06",X"00",X"C3",X"AE",X"1E", + X"C3",X"D7",X"1E",X"C9",X"00",X"DD",X"21",X"A0",X"42",X"DD",X"7E",X"00",X"A7",X"C8",X"AF",X"32", + X"61",X"41",X"3A",X"0F",X"40",X"A7",X"C2",X"2F",X"23",X"3A",X"10",X"40",X"47",X"E6",X"80",X"4F", + X"78",X"E6",X"20",X"07",X"B1",X"4F",X"78",X"E6",X"04",X"07",X"07",X"07",X"B1",X"4F",X"78",X"E6", + X"08",X"07",X"B1",X"4F",X"A7",X"C8",X"06",X"80",X"07",X"DA",X"56",X"23",X"06",X"40",X"07",X"DA", + X"56",X"23",X"06",X"20",X"07",X"DA",X"9D",X"23",X"06",X"10",X"07",X"DA",X"9D",X"23",X"C9",X"3A", + X"0D",X"40",X"A7",X"CA",X"F9",X"22",X"3A",X"10",X"40",X"E6",X"40",X"07",X"4F",X"3A",X"11",X"40", + X"47",X"E6",X"20",X"07",X"B1",X"4F",X"78",X"E6",X"08",X"07",X"B1",X"4F",X"78",X"E6",X"04",X"07", + X"07",X"07",X"B1",X"C3",X"13",X"23",X"78",X"32",X"60",X"41",X"CD",X"EA",X"23",X"3A",X"61",X"41", + X"A7",X"CA",X"D4",X"23",X"3A",X"62",X"41",X"5F",X"E6",X"A0",X"20",X"0B",X"AF",X"32",X"BE",X"41", + X"3A",X"60",X"41",X"32",X"62",X"41",X"C9",X"3A",X"60",X"41",X"BB",X"20",X"12",X"3A",X"BE",X"41", + X"A7",X"C8",X"3D",X"32",X"BE",X"41",X"20",X"01",X"C9",X"CB",X"47",X"C2",X"E4",X"22",X"C9",X"3A", + X"60",X"41",X"32",X"62",X"41",X"3E",X"08",X"32",X"BE",X"41",X"C3",X"E4",X"22",X"78",X"32",X"60", + X"41",X"CD",X"A5",X"25",X"3A",X"61",X"41",X"A7",X"CA",X"D4",X"23",X"3A",X"62",X"41",X"5F",X"E6", + X"30",X"20",X"0B",X"AF",X"32",X"BE",X"41",X"3A",X"60",X"41",X"32",X"62",X"41",X"C9",X"3A",X"60", + X"41",X"BB",X"C2",X"8F",X"23",X"3A",X"BE",X"41",X"A7",X"C8",X"3D",X"32",X"BE",X"41",X"20",X"B9", + X"32",X"BE",X"41",X"C9",X"AF",X"32",X"BE",X"41",X"3A",X"62",X"41",X"A7",X"C8",X"4F",X"E6",X"30", + X"C2",X"A5",X"25",X"79",X"E6",X"C0",X"C2",X"EA",X"23",X"C9",X"DD",X"7E",X"04",X"E6",X"07",X"FE", + X"02",X"CA",X"21",X"24",X"CD",X"0E",X"24",X"C0",X"DD",X"7E",X"04",X"E6",X"07",X"FE",X"02",X"D2", + X"08",X"24",X"3E",X"10",X"32",X"62",X"41",X"C9",X"3E",X"20",X"32",X"62",X"41",X"C9",X"CB",X"79", + X"C2",X"1A",X"24",X"11",X"02",X"00",X"CD",X"43",X"24",X"C9",X"11",X"FF",X"FF",X"CD",X"43",X"24", + X"C9",X"CB",X"79",X"C2",X"99",X"24",X"DD",X"7E",X"03",X"E6",X"07",X"FE",X"02",X"CA",X"38",X"24", + X"FE",X"04",X"D2",X"04",X"25",X"C3",X"AB",X"24",X"11",X"02",X"00",X"CD",X"89",X"25",X"C0",X"CD", + X"F1",X"24",X"C9",X"DD",X"66",X"10",X"DD",X"6E",X"11",X"19",X"7E",X"CD",X"87",X"27",X"28",X"09", + X"FE",X"34",X"28",X"05",X"FE",X"33",X"C2",X"7A",X"24",X"11",X"E0",X"FF",X"19",X"7E",X"CD",X"87", + X"27",X"C8",X"FE",X"33",X"C8",X"11",X"40",X"00",X"19",X"7E",X"CD",X"87",X"27",X"28",X"03",X"FE", + X"34",X"C0",X"3E",X"20",X"32",X"62",X"41",X"E1",X"E1",X"C9",X"11",X"E0",X"FF",X"19",X"7E",X"CD", + X"87",X"27",X"28",X"03",X"FE",X"34",X"C0",X"19",X"7E",X"CD",X"87",X"27",X"28",X"03",X"FE",X"33", + X"C0",X"3E",X"10",X"32",X"62",X"41",X"E1",X"E1",X"C9",X"DD",X"7E",X"03",X"E6",X"07",X"FE",X"02", + X"CA",X"7E",X"25",X"FE",X"04",X"D2",X"04",X"25",X"C3",X"AB",X"24",X"DD",X"66",X"10",X"DD",X"6E", + X"11",X"7E",X"FE",X"34",X"CA",X"4E",X"25",X"CD",X"87",X"27",X"C0",X"11",X"E0",X"FF",X"19",X"7E", + X"FE",X"33",X"CA",X"74",X"25",X"CD",X"87",X"27",X"C0",X"23",X"7E",X"FE",X"33",X"20",X"0D",X"11", + X"20",X"00",X"19",X"7E",X"FE",X"34",X"CA",X"6A",X"25",X"C3",X"7C",X"25",X"CD",X"87",X"27",X"C0", + X"11",X"20",X"00",X"19",X"7E",X"CD",X"87",X"27",X"C0",X"DD",X"36",X"18",X"30",X"CD",X"F1",X"24", + X"C9",X"00",X"3E",X"01",X"32",X"61",X"41",X"DD",X"34",X"03",X"CB",X"71",X"C0",X"DD",X"35",X"03", + X"DD",X"35",X"03",X"C9",X"DD",X"66",X"10",X"DD",X"6E",X"11",X"7E",X"FE",X"34",X"28",X"3F",X"CD", + X"87",X"27",X"C0",X"11",X"E0",X"FF",X"19",X"7E",X"FE",X"33",X"28",X"27",X"CD",X"87",X"27",X"C0", + X"11",X"20",X"00",X"19",X"23",X"7E",X"FE",X"34",X"28",X"40",X"CD",X"87",X"27",X"C0",X"11",X"E0", + X"FF",X"19",X"7E",X"FE",X"33",X"28",X"45",X"CD",X"87",X"27",X"C0",X"DD",X"36",X"18",X"30",X"CD", + X"F1",X"24",X"C9",X"11",X"20",X"00",X"19",X"7E",X"FE",X"34",X"28",X"02",X"18",X"26",X"DD",X"36", + X"18",X"2C",X"DD",X"36",X"09",X"2C",X"DD",X"7E",X"04",X"E6",X"F8",X"C6",X"02",X"DD",X"77",X"04", + X"3A",X"5F",X"42",X"E6",X"03",X"C0",X"CD",X"F1",X"24",X"C9",X"DD",X"36",X"18",X"2D",X"DD",X"36", + X"09",X"2D",X"18",X"E2",X"CD",X"F1",X"24",X"DD",X"36",X"18",X"30",X"C9",X"18",X"F6",X"11",X"FF", + X"FF",X"CD",X"89",X"25",X"C0",X"CD",X"F1",X"24",X"C9",X"DD",X"66",X"10",X"DD",X"6E",X"11",X"19", + X"7E",X"CD",X"87",X"27",X"28",X"03",X"FE",X"34",X"C0",X"11",X"E0",X"FF",X"19",X"7E",X"CD",X"87", + X"27",X"C8",X"FE",X"33",X"C9",X"DD",X"7E",X"03",X"E6",X"07",X"FE",X"02",X"CA",X"DC",X"25",X"CD", + X"C9",X"25",X"C0",X"DD",X"7E",X"03",X"E6",X"07",X"FE",X"02",X"D2",X"C3",X"25",X"3E",X"40",X"32", + X"62",X"41",X"C9",X"3E",X"80",X"32",X"62",X"41",X"C9",X"CB",X"69",X"CA",X"D5",X"25",X"11",X"20", + X"00",X"CD",X"F6",X"26",X"C9",X"11",X"C0",X"FF",X"CD",X"F6",X"26",X"C9",X"CB",X"69",X"CA",X"12", + X"26",X"00",X"DD",X"7E",X"04",X"FE",X"19",X"30",X"17",X"DD",X"7E",X"03",X"FE",X"50",X"38",X"03", + X"FE",X"5F",X"D8",X"DD",X"7E",X"04",X"FE",X"03",X"D2",X"00",X"26",X"DD",X"36",X"04",X"F3",X"C9", + X"DD",X"7E",X"04",X"E6",X"07",X"FE",X"02",X"CA",X"C7",X"26",X"FE",X"04",X"D2",X"44",X"27",X"C3", + X"42",X"26",X"DD",X"7E",X"04",X"FE",X"DC",X"38",X"17",X"DD",X"7E",X"03",X"FE",X"50",X"38",X"03", + X"FE",X"5F",X"D8",X"DD",X"7E",X"04",X"FE",X"F2",X"DA",X"30",X"26",X"DD",X"36",X"04",X"01",X"C9", + X"DD",X"7E",X"04",X"E6",X"07",X"FE",X"02",X"CA",X"D2",X"26",X"FE",X"04",X"D2",X"44",X"27",X"C3", + X"42",X"26",X"DD",X"66",X"10",X"DD",X"6E",X"11",X"7E",X"FE",X"31",X"28",X"4C",X"CD",X"87",X"27", + X"C0",X"23",X"7E",X"CD",X"87",X"27",X"C0",X"11",X"DF",X"FF",X"19",X"7E",X"FE",X"31",X"CA",X"A2", + X"26",X"CD",X"87",X"27",X"C0",X"23",X"7E",X"CD",X"87",X"27",X"C0",X"CD",X"AB",X"26",X"DD",X"36", + X"18",X"30",X"C9",X"DD",X"36",X"18",X"2A",X"DD",X"36",X"09",X"2A",X"DD",X"7E",X"03",X"E6",X"F8", + X"C6",X"02",X"DD",X"77",X"03",X"3A",X"5F",X"42",X"E6",X"03",X"C0",X"CD",X"AB",X"26",X"C9",X"DD", + X"36",X"18",X"2B",X"DD",X"36",X"09",X"2B",X"18",X"E2",X"23",X"7E",X"FE",X"32",X"28",X"D4",X"C3", + X"BD",X"26",X"23",X"7E",X"FE",X"32",X"28",X"E7",X"C3",X"C5",X"26",X"3E",X"01",X"32",X"61",X"41", + X"DD",X"34",X"04",X"CB",X"61",X"C0",X"DD",X"35",X"04",X"DD",X"35",X"04",X"C9",X"CD",X"AB",X"26", + X"DD",X"36",X"18",X"30",X"C9",X"18",X"F6",X"11",X"20",X"00",X"CD",X"DD",X"26",X"C0",X"CD",X"AB", + X"26",X"C9",X"11",X"C0",X"FF",X"CD",X"DD",X"26",X"C0",X"CD",X"AB",X"26",X"C9",X"DD",X"66",X"10", + X"DD",X"6E",X"11",X"19",X"7E",X"FE",X"31",X"28",X"04",X"CD",X"87",X"27",X"C0",X"23",X"7E",X"CD", + X"87",X"27",X"C8",X"FE",X"32",X"C9",X"DD",X"66",X"10",X"DD",X"6E",X"11",X"19",X"7E",X"CD",X"87", + X"27",X"28",X"09",X"FE",X"31",X"28",X"05",X"FE",X"32",X"C2",X"28",X"27",X"23",X"7E",X"CD",X"87", + X"27",X"C8",X"FE",X"32",X"C8",X"2B",X"2B",X"7E",X"CD",X"87",X"27",X"28",X"03",X"FE",X"31",X"C0", + X"3E",X"80",X"32",X"62",X"41",X"E1",X"E1",X"C9",X"23",X"7E",X"CD",X"87",X"27",X"28",X"03",X"FE", + X"31",X"C0",X"23",X"7E",X"CD",X"87",X"27",X"28",X"03",X"FE",X"32",X"C0",X"3E",X"40",X"32",X"62", + X"41",X"E1",X"E1",X"C9",X"DD",X"66",X"10",X"DD",X"6E",X"11",X"7E",X"FE",X"31",X"CA",X"99",X"26", + X"CD",X"87",X"27",X"C0",X"23",X"7E",X"CD",X"87",X"27",X"C0",X"11",X"DF",X"FF",X"19",X"7E",X"FE", + X"31",X"CA",X"99",X"26",X"CD",X"87",X"27",X"C0",X"23",X"7E",X"CD",X"87",X"27",X"C0",X"19",X"7E", + X"FE",X"31",X"CA",X"A2",X"26",X"CD",X"87",X"27",X"C0",X"23",X"7E",X"CD",X"87",X"27",X"C0",X"DD", + X"36",X"18",X"30",X"CD",X"AB",X"26",X"C9",X"FE",X"10",X"C8",X"FE",X"2F",X"C8",X"FE",X"4C",X"C8", + X"FE",X"4D",X"C8",X"FE",X"4E",X"C8",X"FE",X"4F",X"C8",X"FE",X"44",X"C8",X"FE",X"45",X"C8",X"FE", + X"46",X"C8",X"FE",X"47",X"C8",X"FE",X"35",X"C8",X"FE",X"36",X"C8",X"FE",X"37",X"C8",X"FE",X"38", + X"C8",X"FE",X"48",X"C8",X"FE",X"49",X"C8",X"FE",X"4A",X"C8",X"FE",X"4B",X"C9",X"01",X"00",X"00", + X"C2",X"7A",X"00",X"00",X"00",X"04",X"30",X"00",X"00",X"00",X"00",X"00",X"01",X"52",X"1B",X"00", + X"00",X"00",X"00",X"00",X"00",X"30",X"00",X"00",X"00",X"00",X"00",X"00",X"00",X"FD",X"21",X"A0", + X"42",X"FD",X"7E",X"00",X"A7",X"C8",X"FD",X"7E",X"01",X"A7",X"C0",X"DD",X"21",X"E0",X"42",X"06", + X"06",X"DD",X"7E",X"00",X"A7",X"28",X"57",X"DD",X"7E",X"06",X"A7",X"C2",X"4E",X"28",X"DD",X"7E", + X"03",X"C6",X"07",X"FD",X"96",X"03",X"38",X"46",X"FE",X"0A",X"30",X"42",X"DD",X"7E",X"04",X"C6", + X"07",X"FD",X"96",X"04",X"38",X"38",X"FE",X"0A",X"30",X"34",X"FD",X"36",X"02",X"00",X"FD",X"36", + X"0C",X"0F",X"FD",X"36",X"00",X"00",X"FD",X"36",X"01",X"01",X"FD",X"36",X"18",X"34",X"FD",X"36", + X"0A",X"00",X"AF",X"21",X"80",X"58",X"C5",X"06",X"80",X"D7",X"C1",X"3E",X"01",X"32",X"80",X"58", + X"21",X"BC",X"40",X"3A",X"06",X"40",X"A7",X"28",X"03",X"21",X"0A",X"40",X"34",X"C9",X"11",X"20", + X"00",X"DD",X"19",X"10",X"9C",X"C9",X"CD",X"8D",X"14",X"DD",X"21",X"A0",X"42",X"DD",X"36",X"08", + X"07",X"DD",X"7E",X"0A",X"DD",X"86",X"18",X"DD",X"77",X"09",X"DD",X"7E",X"03",X"FE",X"10",X"DA", + X"8A",X"28",X"3A",X"5F",X"42",X"CB",X"47",X"C2",X"7D",X"28",X"DD",X"35",X"03",X"CB",X"67",X"C0", + X"DD",X"7E",X"0A",X"3C",X"E6",X"03",X"DD",X"77",X"0A",X"C9",X"00",X"AF",X"32",X"80",X"58",X"21", + X"A0",X"42",X"06",X"00",X"D7",X"3A",X"06",X"40",X"A7",X"20",X"05",X"21",X"BC",X"40",X"34",X"C9", + X"3A",X"0D",X"40",X"A7",X"C2",X"F8",X"28",X"3A",X"0E",X"41",X"A7",X"CA",X"14",X"29",X"3D",X"32", + X"0E",X"41",X"CD",X"ED",X"28",X"3A",X"0E",X"40",X"A7",X"28",X"2C",X"3A",X"21",X"42",X"A7",X"20", + X"26",X"21",X"0D",X"40",X"36",X"01",X"21",X"00",X"42",X"11",X"10",X"42",X"01",X"06",X"00",X"ED", + X"B0",X"21",X"0B",X"41",X"11",X"00",X"42",X"01",X"06",X"00",X"ED",X"B0",X"21",X"10",X"42",X"11", + X"0B",X"41",X"01",X"06",X"00",X"ED",X"B0",X"21",X"0A",X"40",X"36",X"01",X"C9",X"3A",X"0A",X"41", + X"21",X"0B",X"41",X"86",X"32",X"0B",X"41",X"C9",X"3A",X"0E",X"41",X"A7",X"CA",X"21",X"29",X"3D", + X"32",X"0E",X"41",X"CD",X"ED",X"28",X"3A",X"20",X"42",X"A7",X"20",X"DB",X"21",X"0D",X"40",X"36", + X"00",X"C3",X"C6",X"28",X"21",X"20",X"42",X"36",X"01",X"21",X"0A",X"40",X"34",X"CD",X"2E",X"29", + X"C9",X"21",X"21",X"42",X"36",X"01",X"21",X"0A",X"40",X"34",X"CD",X"2E",X"29",X"C9",X"21",X"02", + X"50",X"22",X"0B",X"40",X"21",X"08",X"40",X"36",X"20",X"2C",X"36",X"70",X"AF",X"32",X"BF",X"40", + X"21",X"A0",X"42",X"11",X"A1",X"42",X"36",X"00",X"01",X"FF",X"00",X"ED",X"B0",X"21",X"60",X"40", + X"11",X"61",X"40",X"01",X"3F",X"00",X"36",X"00",X"ED",X"B0",X"C9",X"2A",X"0B",X"40",X"06",X"1C", + X"3E",X"10",X"D7",X"11",X"04",X"00",X"19",X"22",X"0B",X"40",X"21",X"08",X"40",X"35",X"C0",X"3E", + X"01",X"32",X"BF",X"40",X"11",X"02",X"06",X"3A",X"0D",X"40",X"83",X"5F",X"CF",X"11",X"0C",X"06", + X"CF",X"C9",X"CD",X"C0",X"29",X"21",X"09",X"40",X"35",X"C0",X"11",X"0C",X"07",X"CF",X"21",X"0D", + X"40",X"7E",X"A7",X"20",X"16",X"3A",X"0E",X"40",X"A7",X"CA",X"BA",X"29",X"3A",X"21",X"42",X"A7", + X"C2",X"BA",X"29",X"21",X"0D",X"40",X"36",X"01",X"C3",X"C6",X"28",X"3A",X"20",X"42",X"A7",X"C2", + X"BA",X"29",X"21",X"0D",X"40",X"36",X"00",X"C3",X"C6",X"28",X"3E",X"01",X"32",X"05",X"40",X"C9", + X"3A",X"BF",X"40",X"A7",X"CC",X"5B",X"29",X"C9",X"FD",X"21",X"A0",X"42",X"FD",X"7E",X"00",X"A7", + X"C8",X"FD",X"7E",X"01",X"A7",X"C0",X"DD",X"21",X"E0",X"42",X"06",X"06",X"DD",X"7E",X"00",X"A7", + X"28",X"32",X"DD",X"7E",X"06",X"A7",X"28",X"2C",X"DD",X"7E",X"01",X"A7",X"20",X"26",X"DD",X"7E", + X"03",X"C6",X"07",X"FD",X"96",X"03",X"38",X"1C",X"FE",X"0A",X"30",X"18",X"DD",X"7E",X"04",X"C6", + X"07",X"FD",X"96",X"04",X"38",X"0E",X"FE",X"0A",X"30",X"0A",X"DD",X"7E",X"02",X"FE",X"03",X"28", + X"17",X"C3",X"1A",X"28",X"11",X"20",X"00",X"DD",X"19",X"10",X"C1",X"C9",X"21",X"0A",X"40",X"3A", + X"06",X"40",X"A7",X"C0",X"21",X"BC",X"40",X"C9",X"3A",X"06",X"40",X"A7",X"28",X"06",X"DD",X"5E", + X"0D",X"16",X"03",X"CF",X"DD",X"36",X"00",X"00",X"DD",X"36",X"01",X"01",X"DD",X"36",X"02",X"00", + X"DD",X"36",X"0C",X"08",X"DD",X"36",X"18",X"38",X"DD",X"36",X"0A",X"00",X"3E",X"04",X"32",X"C0", + X"58",X"3A",X"5B",X"41",X"A7",X"C2",X"14",X"2A",X"ED",X"5F",X"E6",X"03",X"32",X"5E",X"41",X"3E", + X"01",X"32",X"5B",X"41",X"3A",X"B0",X"58",X"F6",X"20",X"32",X"B0",X"58",X"3E",X"05",X"32",X"A8", + X"42",X"C3",X"14",X"2A",X"DD",X"21",X"E0",X"42",X"06",X"06",X"DD",X"7E",X"01",X"A7",X"28",X"2D", + X"DD",X"7E",X"18",X"DD",X"86",X"0A",X"DD",X"77",X"09",X"DD",X"7E",X"0C",X"E6",X"07",X"FE",X"04", + X"C2",X"96",X"2A",X"DD",X"34",X"08",X"DD",X"35",X"0C",X"C2",X"AD",X"2A",X"DD",X"36",X"0C",X"08", + X"DD",X"34",X"02",X"DD",X"7E",X"02",X"FE",X"04",X"28",X"0B",X"DD",X"34",X"0A",X"11",X"20",X"00", + X"DD",X"19",X"10",X"C6",X"C9",X"DD",X"36",X"00",X"00",X"DD",X"36",X"01",X"00",X"DD",X"36",X"02", + X"00",X"DD",X"36",X"03",X"00",X"DD",X"36",X"04",X"00",X"C3",X"AD",X"2A",X"3E",X"01",X"32",X"06", + X"68",X"32",X"07",X"68",X"00",X"3A",X"05",X"40",X"FE",X"03",X"28",X"0D",X"AF",X"32",X"A0",X"58", + X"32",X"B0",X"58",X"32",X"80",X"58",X"32",X"C0",X"58",X"21",X"C5",X"2D",X"DD",X"21",X"90",X"58", + X"FD",X"21",X"F1",X"58",X"CD",X"F9",X"2B",X"21",X"03",X"2D",X"DD",X"21",X"A0",X"58",X"FD",X"21", + X"F2",X"58",X"CD",X"88",X"2B",X"21",X"0D",X"2D",X"DD",X"21",X"B0",X"58",X"FD",X"21",X"F3",X"58", + X"CD",X"88",X"2B",X"21",X"50",X"2F",X"DD",X"21",X"C0",X"58",X"FD",X"21",X"F4",X"58",X"CD",X"F9", + X"2B",X"21",X"68",X"2F",X"DD",X"21",X"80",X"58",X"FD",X"21",X"F0",X"58",X"CD",X"F9",X"2B",X"06", + X"00",X"21",X"F3",X"58",X"CD",X"63",X"2B",X"21",X"F2",X"58",X"CD",X"63",X"2B",X"21",X"F4",X"58", + X"CD",X"63",X"2B",X"21",X"F0",X"58",X"CD",X"63",X"2B",X"21",X"F1",X"58",X"CD",X"63",X"2B",X"CB", + X"40",X"20",X"09",X"3E",X"FF",X"32",X"FA",X"58",X"32",X"00",X"78",X"C9",X"3A",X"FA",X"58",X"32", + X"00",X"78",X"C9",X"7E",X"A7",X"C8",X"CB",X"C0",X"32",X"FA",X"58",X"C9",X"85",X"6F",X"3E",X"00", + X"8C",X"67",X"7E",X"C9",X"78",X"87",X"CD",X"6C",X"2B",X"5F",X"23",X"56",X"EB",X"C9",X"E1",X"87", + X"CD",X"6C",X"2B",X"5F",X"23",X"56",X"EB",X"E9",X"DD",X"7E",X"00",X"A7",X"CA",X"FF",X"2B",X"4F", + X"06",X"08",X"1E",X"80",X"7B",X"A1",X"20",X"05",X"CB",X"3B",X"10",X"F8",X"C9",X"DD",X"7E",X"02", + X"A3",X"20",X"09",X"DD",X"73",X"02",X"05",X"CD",X"74",X"2B",X"18",X"0C",X"DD",X"35",X"0C",X"C2", + X"F2",X"2B",X"DD",X"6E",X"06",X"DD",X"66",X"07",X"7E",X"23",X"DD",X"75",X"06",X"DD",X"74",X"07", + X"FE",X"F0",X"38",X"13",X"21",X"B2",X"2B",X"E5",X"E6",X"0F",X"CA",X"F3",X"2C",X"AF",X"FD",X"77", + X"00",X"DD",X"77",X"00",X"C3",X"FF",X"2B",X"47",X"07",X"07",X"07",X"E6",X"07",X"21",X"A3",X"2D", + X"CD",X"6C",X"2B",X"DD",X"77",X"0C",X"78",X"E6",X"1F",X"21",X"AB",X"2D",X"CD",X"6C",X"2B",X"DD", + X"77",X"0E",X"DD",X"7E",X"0E",X"FD",X"77",X"00",X"C9",X"DD",X"7E",X"00",X"A7",X"20",X"23",X"DD", + X"7E",X"02",X"A7",X"3E",X"00",X"FD",X"77",X"00",X"C8",X"DD",X"36",X"00",X"00",X"DD",X"36",X"02", + X"00",X"DD",X"36",X"0D",X"00",X"DD",X"36",X"0E",X"FF",X"DD",X"36",X"0F",X"00",X"FD",X"36",X"00", + X"00",X"C9",X"4F",X"06",X"08",X"1E",X"80",X"7B",X"A1",X"20",X"05",X"CB",X"3B",X"10",X"F8",X"C9", + X"DD",X"7E",X"02",X"A3",X"20",X"3F",X"DD",X"73",X"02",X"05",X"78",X"07",X"07",X"07",X"4F",X"06", + X"00",X"E5",X"09",X"DD",X"E5",X"D1",X"13",X"13",X"13",X"01",X"08",X"00",X"ED",X"B0",X"E1",X"DD", + X"7E",X"06",X"E6",X"7F",X"DD",X"77",X"0C",X"DD",X"7E",X"04",X"DD",X"77",X"0E",X"DD",X"7E",X"09", + X"47",X"0F",X"0F",X"0F",X"0F",X"E6",X"0F",X"DD",X"77",X"0B",X"E6",X"08",X"20",X"07",X"DD",X"70", + X"0F",X"DD",X"36",X"0D",X"00",X"DD",X"35",X"0C",X"20",X"5A",X"DD",X"7E",X"08",X"A7",X"28",X"10", + X"DD",X"35",X"08",X"20",X"0B",X"7B",X"2F",X"DD",X"A6",X"00",X"DD",X"77",X"00",X"C3",X"F9",X"2B", + X"DD",X"7E",X"06",X"E6",X"7F",X"DD",X"77",X"0C",X"DD",X"CB",X"06",X"7E",X"28",X"16",X"DD",X"7E", + X"05",X"ED",X"44",X"DD",X"77",X"05",X"DD",X"CB",X"00",X"46",X"DD",X"CB",X"0D",X"C6",X"28",X"24", + X"DD",X"CB",X"0D",X"86",X"DD",X"7E",X"04",X"DD",X"86",X"07",X"DD",X"77",X"04",X"DD",X"77",X"0E", + X"DD",X"7E",X"09",X"DD",X"86",X"0A",X"DD",X"77",X"09",X"47",X"DD",X"7E",X"0B",X"E6",X"08",X"20", + X"03",X"DD",X"70",X"0F",X"DD",X"7E",X"0E",X"DD",X"86",X"05",X"DD",X"77",X"0E",X"6F",X"26",X"00", + X"DD",X"7E",X"03",X"E6",X"70",X"28",X"08",X"0F",X"0F",X"0F",X"0F",X"47",X"29",X"10",X"FD",X"FD", + X"75",X"00",X"C9",X"DD",X"6E",X"06",X"DD",X"66",X"07",X"7E",X"DD",X"77",X"06",X"23",X"7E",X"DD", + X"77",X"07",X"C9",X"24",X"2E",X"D5",X"2D",X"05",X"2E",X"D5",X"2D",X"05",X"2E",X"52",X"2E",X"02", + X"2F",X"02",X"2F",X"4A",X"2D",X"38",X"2E",X"19",X"2D",X"6A",X"6B",X"6A",X"6B",X"64",X"62",X"64", + X"62",X"6A",X"6B",X"6A",X"6B",X"64",X"62",X"64",X"62",X"6A",X"6B",X"6A",X"6B",X"70",X"6E",X"6B", + X"67",X"64",X"47",X"4B",X"70",X"6E",X"64",X"47",X"4B",X"70",X"6E",X"73",X"00",X"73",X"60",X"67", + X"6B",X"6E",X"70",X"6E",X"73",X"00",X"73",X"F0",X"19",X"2D",X"6B",X"6E",X"6B",X"6E",X"70",X"6E", + X"6B",X"49",X"47",X"64",X"67",X"69",X"67",X"6A",X"6B",X"8B",X"6B",X"6E",X"6B",X"6E",X"70",X"6E", + X"6B",X"49",X"47",X"64",X"67",X"69",X"67",X"6A",X"89",X"67",X"6B",X"6E",X"70",X"6E",X"73",X"70", + X"6E",X"6B",X"69",X"62",X"64",X"66",X"A7",X"6B",X"6E",X"00",X"6E",X"00",X"6E",X"6B",X"49",X"47", + X"6B",X"49",X"47",X"73",X"73",X"70",X"8E",X"75",X"87",X"70",X"5E",X"70",X"5E",X"70",X"73",X"00", + X"73",X"70",X"6E",X"70",X"6B",X"6E",X"69",X"6B",X"6C",X"6E",X"6B",X"89",X"62",X"64",X"66",X"67", + X"F0",X"4A",X"2D",X"01",X"03",X"05",X"0A",X"14",X"28",X"50",X"00",X"FF",X"03",X"11",X"1F",X"2B", + X"37",X"42",X"4D",X"57",X"60",X"69",X"72",X"7A",X"81",X"88",X"8F",X"95",X"9B",X"A1",X"A6",X"AB", + X"B0",X"B5",X"B9",X"BD",X"C1",X"40",X"20",X"F4",X"87",X"00",X"0A",X"FF",X"FF",X"40",X"20",X"FF", + X"90",X"00",X"01",X"FF",X"FF",X"A0",X"6E",X"73",X"6E",X"73",X"00",X"73",X"69",X"00",X"49",X"00", + X"49",X"6B",X"6E",X"73",X"00",X"53",X"00",X"53",X"75",X"00",X"55",X"00",X"55",X"B7",X"6E",X"73", + X"6E",X"73",X"00",X"53",X"00",X"53",X"75",X"00",X"55",X"00",X"55",X"77",X"6E",X"72",X"57",X"55", + X"6E",X"50",X"52",X"73",X"FF",X"A0",X"8B",X"66",X"00",X"66",X"68",X"00",X"68",X"66",X"00",X"66", + X"8B",X"66",X"00",X"66",X"8F",X"8D",X"8B",X"66",X"00",X"66",X"6F",X"6D",X"8B",X"6D",X"4A",X"48", + X"66",X"6A",X"AB",X"FF",X"6E",X"50",X"52",X"93",X"52",X"50",X"6E",X"50",X"52",X"93",X"6E",X"50", + X"52",X"93",X"52",X"50",X"6E",X"77",X"93",X"FF",X"6B",X"69",X"6B",X"69",X"6B",X"62",X"64",X"67", + X"6B",X"69",X"6B",X"69",X"8B",X"8E",X"6B",X"69",X"6B",X"69",X"6B",X"62",X"64",X"67",X"6A",X"69", + X"67",X"FF",X"6B",X"6E",X"6B",X"6E",X"8B",X"87",X"89",X"8B",X"8C",X"00",X"6C",X"6B",X"6C",X"6B", + X"A9",X"80",X"82",X"86",X"89",X"6C",X"6B",X"6C",X"6B",X"8C",X"70",X"6E",X"6C",X"6B",X"6C",X"69", + X"6B",X"6E",X"70",X"6E",X"70",X"6E",X"87",X"8B",X"8E",X"73",X"67",X"73",X"67",X"93",X"97",X"95", + X"93",X"72",X"00",X"72",X"70",X"6E",X"6C",X"69",X"67",X"00",X"67",X"60",X"62",X"64",X"66",X"87", + X"49",X"4B",X"4C",X"4E",X"50",X"52",X"53",X"55",X"87",X"49",X"4B",X"4C",X"4E",X"50",X"52",X"53", + X"55",X"67",X"6E",X"6B",X"69",X"67",X"6B",X"69",X"00",X"69",X"60",X"67",X"69",X"67",X"92",X"47", + X"49",X"4B",X"4C",X"4E",X"50",X"52",X"47",X"92",X"47",X"49",X"4B",X"4C",X"4E",X"50",X"52",X"47", + X"72",X"70",X"6E",X"6C",X"6B",X"72",X"67",X"62",X"70",X"72",X"67",X"69",X"6B",X"6E",X"73",X"6B", + X"6E",X"73",X"6B",X"6E",X"73",X"6B",X"6E",X"73",X"92",X"00",X"92",X"00",X"92",X"69",X"6C",X"72", + X"6B",X"6C",X"70",X"8E",X"8B",X"00",X"8B",X"00",X"8B",X"8F",X"92",X"73",X"72",X"73",X"72",X"70", + X"6E",X"6C",X"69",X"6B",X"6C",X"72",X"70",X"6E",X"66",X"69",X"6C",X"6B",X"69",X"A7",X"80",X"F0", + X"52",X"2E",X"A0",X"8E",X"70",X"6E",X"93",X"00",X"93",X"8E",X"70",X"6E",X"95",X"00",X"95",X"8E", + X"73",X"75",X"77",X"75",X"73",X"72",X"93",X"90",X"AE",X"00",X"8E",X"70",X"6E",X"93",X"00",X"93", + X"8E",X"70",X"6E",X"95",X"92",X"8E",X"73",X"75",X"77",X"75",X"73",X"72",X"93",X"00",X"93",X"00", + X"B3",X"78",X"75",X"72",X"6E",X"70",X"6E",X"72",X"6E",X"73",X"00",X"93",X"75",X"97",X"6E",X"78", + X"75",X"78",X"70",X"6E",X"77",X"75",X"73",X"00",X"73",X"00",X"73",X"70",X"B3",X"F0",X"02",X"2F", + X"40",X"20",X"F4",X"87",X"FE",X"01",X"FF",X"FF",X"20",X"70",X"FB",X"87",X"00",X"02",X"FF",X"FF", + X"40",X"20",X"FB",X"87",X"00",X"07",X"FF",X"FF",X"88",X"40",X"ED",X"0A",X"03",X"10",X"4E",X"FF", + X"00",X"00",X"00",X"E4",X"52",X"39",X"3F",X"3F",X"3F",X"FF",X"05",X"51",X"3F",X"10",X"3F",X"3F", + X"3F",X"10",X"3F",X"10",X"10",X"3F",X"10",X"3F",X"3F",X"3F",X"10",X"3F",X"10",X"10",X"3F",X"FF", + X"06",X"51",X"3F",X"10",X"10",X"3F",X"10",X"10",X"3F",X"10",X"10",X"3F",X"10",X"3C",X"3C",X"3F", + X"10",X"3F",X"10",X"10",X"3F",X"FF",X"07",X"51",X"3F",X"10",X"10",X"3F",X"10",X"10",X"3A",X"3B", + X"39",X"3E",X"10",X"3D",X"3D",X"3F",X"10",X"3A",X"3B",X"10",X"3F",X"FF",X"C8",X"50",X"3F",X"3F", + X"3F",X"10",X"3F",X"3F",X"3F",X"10",X"10",X"3A",X"3E",X"10",X"10",X"3F",X"3F",X"3F",X"10",X"10", + X"3A",X"3F",X"3F",X"FF",X"0A",X"51",X"3F",X"10",X"3F",X"10",X"3F",X"3F",X"3F",X"10",X"3F",X"3F", + X"3F",X"10",X"3F",X"3F",X"3F",X"FF",X"0B",X"51",X"3F",X"3C",X"3F",X"10",X"3C",X"3C",X"3F",X"10", + X"10",X"3F",X"10",X"10",X"10",X"10",X"3F",X"FF",X"0C",X"51",X"3F",X"3D",X"3F",X"10",X"3F",X"3D", + X"3D",X"10",X"10",X"3F",X"10",X"10",X"3F",X"3F",X"3F",X"FF",X"0D",X"51",X"3F",X"10",X"3F",X"10", + X"3F",X"3F",X"3F",X"10",X"3F",X"3F",X"3F",X"10",X"10",X"10",X"3F",X"FF",X"FF",X"02",X"50",X"21", + X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21", + X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"FF", + X"03",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"31",X"10",X"10", + X"10",X"10",X"10",X"21",X"10",X"10",X"10",X"31",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"FF",X"04",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"32",X"10",X"10",X"10",X"10",X"10",X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"FF",X"05",X"50",X"21",X"21",X"21",X"10",X"10",X"21",X"21",X"10", + X"10",X"21",X"21",X"21",X"21",X"21",X"21",X"10",X"10",X"21",X"10",X"10",X"21",X"21",X"21",X"10", + X"10",X"21",X"21",X"10",X"10",X"21",X"21",X"21",X"FF",X"46",X"50",X"21",X"33",X"10",X"21",X"21", + X"10",X"10",X"21",X"21",X"10",X"10",X"10",X"21",X"10",X"10",X"21",X"10",X"10",X"21",X"10",X"21", + X"10",X"10",X"21",X"21",X"33",X"34",X"21",X"FF",X"47",X"50",X"21",X"10",X"10",X"21",X"21",X"10", + X"10",X"21",X"21",X"21",X"21",X"21",X"21",X"10",X"10",X"21",X"10",X"10",X"21",X"21",X"21",X"10", + X"10",X"21",X"21",X"10",X"10",X"21",X"FF",X"48",X"50",X"21",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"21",X"FF",X"49",X"50",X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"21",X"FF",X"0A",X"50",X"21",X"21",X"21",X"21",X"21",X"10",X"10",X"21",X"21", + X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"10",X"10",X"21",X"21",X"21",X"21",X"10", + X"10",X"21",X"21",X"21",X"21",X"21",X"21",X"FF",X"0B",X"50",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"21",X"21",X"21",X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"21", + X"10",X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"0C",X"50",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"21",X"10",X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"0D",X"50", + X"21",X"21",X"21",X"21",X"21",X"10",X"10",X"10",X"10",X"10",X"21",X"10",X"10",X"2E",X"2E",X"2E", + X"2E",X"2E",X"2E",X"10",X"10",X"21",X"10",X"21",X"10",X"10",X"21",X"21",X"21",X"21",X"21",X"21", + X"FF",X"4E",X"50",X"21",X"10",X"10",X"10",X"10",X"21",X"10",X"10",X"21",X"10",X"10",X"2E",X"10", + X"10",X"10",X"10",X"2E",X"10",X"10",X"21",X"21",X"21",X"10",X"10",X"21",X"21",X"21",X"21",X"FF", + X"4F",X"50",X"21",X"10",X"10",X"10",X"10",X"21",X"33",X"34",X"21",X"10",X"10",X"2E",X"10",X"10", + X"10",X"10",X"2E",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"21",X"FF",X"50", + X"50",X"21",X"10",X"10",X"21",X"21",X"21",X"10",X"10",X"21",X"10",X"10",X"2E",X"10",X"10",X"10", + X"10",X"2E",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"21",X"FF",X"51",X"50", + X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"21",X"10",X"10",X"2E",X"10",X"10",X"10",X"10", + X"2E",X"21",X"21",X"21",X"21",X"21",X"10",X"10",X"21",X"10",X"10",X"21",X"FF",X"52",X"50",X"21", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"21",X"10",X"10",X"2E",X"2E",X"2E",X"2E",X"2E",X"2E", + X"21",X"21",X"21",X"21",X"21",X"10",X"10",X"21",X"33",X"10",X"21",X"FF",X"13",X"50",X"21",X"21", + X"21",X"10",X"10",X"21",X"21",X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"21",X"21",X"10",X"10",X"21",X"10",X"10",X"21",X"21",X"21",X"FF",X"14", + X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"FF",X"15",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"21",X"21",X"21",X"21",X"21", + X"21",X"21",X"21",X"10",X"10",X"21",X"21",X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"FF",X"16",X"50",X"21",X"21",X"21",X"21",X"21",X"33",X"10",X"21",X"10", + X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"21",X"21",X"10",X"10",X"10",X"21",X"21",X"21", + X"21",X"21",X"10",X"10",X"21",X"21",X"21",X"FF",X"57",X"50",X"21",X"10",X"10",X"10",X"10",X"21", + X"10",X"21",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"21",X"21",X"10",X"10",X"10",X"21",X"10", + X"10",X"10",X"21",X"10",X"10",X"21",X"FF",X"58",X"50",X"21",X"10",X"10",X"10",X"10",X"21",X"10", + X"21",X"33",X"10",X"21",X"21",X"21",X"10",X"10",X"21",X"21",X"10",X"10",X"21",X"21",X"10",X"10", + X"10",X"21",X"10",X"10",X"21",X"FF",X"59",X"50",X"21",X"10",X"10",X"21",X"21",X"21",X"21",X"21", + X"10",X"10",X"21",X"21",X"21",X"33",X"10",X"21",X"21",X"10",X"10",X"21",X"21",X"10",X"10",X"10", + X"21",X"33",X"10",X"21",X"FF",X"1A",X"50",X"21",X"21",X"21",X"10",X"10",X"21",X"21",X"21",X"21", + X"21",X"10",X"10",X"21",X"21",X"21",X"10",X"10",X"21",X"21",X"10",X"10",X"21",X"21",X"21",X"21", + X"21",X"21",X"10",X"10",X"21",X"21",X"21",X"FF",X"1B",X"50",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"31",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"1C",X"50",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"1D",X"50", + X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21", + X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21",X"21", + X"FF",X"FF",X"71",X"6B",X"70",X"6A",X"6F",X"69",X"6E",X"68",X"6D",X"67",X"6C",X"66",X"65",X"60", + X"62",X"5D",X"64",X"5F",X"63",X"5E",X"62",X"5D",X"61",X"5C",X"5B",X"55",X"5A",X"54",X"59",X"53", + X"58",X"52",X"57",X"51",X"56",X"50",X"71",X"6B",X"70",X"7D",X"6F",X"69",X"6E",X"68",X"6D",X"7C", + X"6C",X"66",X"65",X"60",X"62",X"5D",X"64",X"5F",X"63",X"5E",X"62",X"5D",X"61",X"5C",X"7B",X"77", + X"7A",X"76",X"59",X"75",X"58",X"74",X"79",X"73",X"78",X"72",X"81",X"EC",X"DE",X"EB",X"F0",X"80", + X"EF",X"EA",X"FE",X"E9",X"ED",X"E8",X"E7",X"E2",X"E6",X"E1",X"E5",X"62",X"62",X"E0",X"E4",X"DF", + X"E3",X"DE",X"DD",X"96",X"DC",X"96",X"DB",X"D8",X"DA",X"D7",X"D9",X"82",X"84",X"7E",X"81",X"EC", + X"DE",X"DE",X"0B",X"1A",X"EF",X"0F",X"DE",X"0E",X"DE",X"FF",X"FE",X"FA",X"FD",X"F9",X"E5",X"5D", + X"5D",X"E0",X"FC",X"F8",X"FB",X"DE",X"F7",X"F3",X"F6",X"F3",X"F5",X"F2",X"F4",X"F1",X"DE",X"82", + X"84",X"7E",X"C1",X"96",X"96",X"BE",X"C0",X"BD",X"BF",X"BC",X"96",X"BB",X"96",X"BA",X"B9",X"B5", + X"B8",X"B4",X"AF",X"AF",X"AE",X"AE",X"B7",X"B3",X"B6",X"B2",X"B1",X"81",X"B0",X"81",X"AF",X"AB", + X"AE",X"AA",X"AD",X"81",X"AC",X"81",X"96",X"D4",X"C1",X"D3",X"D6",X"D2",X"D5",X"D1",X"C1",X"D0", + X"C1",X"96",X"CF",X"CB",X"CE",X"CA",X"AF",X"AF",X"AE",X"AE",X"CD",X"C9",X"CC",X"C8",X"C7",X"81", + X"C6",X"81",X"AF",X"C3",X"AE",X"C2",X"C5",X"81",X"C4",X"81",X"02",X"50",X"30",X"30",X"30",X"30", + X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30", + X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"FF",X"03",X"50",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"31",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"31",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF", + X"04",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"FF",X"05",X"50",X"30",X"30",X"30",X"10",X"10",X"30",X"30",X"30",X"30",X"30",X"30", + X"10",X"10",X"30",X"30",X"30",X"30",X"10",X"10",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30", + X"10",X"10",X"30",X"30",X"30",X"FF",X"46",X"50",X"30",X"10",X"10",X"30",X"10",X"10",X"10",X"10", + X"30",X"10",X"10",X"30",X"30",X"30",X"30",X"10",X"10",X"30",X"30",X"30",X"30",X"30",X"30",X"30", + X"30",X"33",X"34",X"30",X"FF",X"47",X"50",X"30",X"10",X"10",X"30",X"30",X"30",X"30",X"30",X"30", + X"10",X"10",X"10",X"10",X"31",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"30",X"FF",X"48",X"50",X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"32",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"30",X"FF",X"49",X"50",X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"30",X"30",X"30",X"30",X"30",X"30",X"10",X"10",X"30",X"30",X"10",X"10",X"30",X"30",X"30",X"30", + X"30",X"FF",X"0A",X"50",X"30",X"30",X"30",X"30",X"30",X"10",X"10",X"30",X"30",X"30",X"30",X"10", + X"10",X"30",X"30",X"30",X"30",X"30",X"30",X"10",X"10",X"30",X"30",X"33",X"10",X"30",X"30",X"30", + X"30",X"30",X"30",X"30",X"FF",X"0B",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"30",X"10", + X"10",X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"30",X"30",X"10",X"10",X"10",X"10",X"10",X"FF",X"0C",X"50",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"30",X"10",X"10",X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"30",X"30",X"10",X"10",X"10",X"10",X"10",X"FF",X"0D",X"50",X"30",X"30",X"30", + X"30",X"30",X"10",X"10",X"30",X"10",X"10",X"30",X"10",X"10",X"2E",X"2E",X"2E",X"2E",X"2E",X"2E", + X"10",X"10",X"30",X"10",X"10",X"30",X"30",X"30",X"10",X"10",X"30",X"30",X"30",X"FF",X"4E",X"50", + X"30",X"30",X"30",X"33",X"10",X"30",X"10",X"10",X"30",X"10",X"10",X"2E",X"10",X"10",X"10",X"10", + X"2E",X"10",X"10",X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"30",X"FF",X"4F",X"50",X"30", + X"30",X"30",X"10",X"10",X"30",X"30",X"30",X"30",X"10",X"10",X"2E",X"10",X"10",X"10",X"10",X"2E", + X"10",X"10",X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"30",X"FF",X"50",X"50",X"30",X"30", + X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"2E",X"10",X"10",X"10",X"10",X"2E",X"10", + X"10",X"30",X"33",X"10",X"30",X"30",X"30",X"10",X"10",X"30",X"FF",X"51",X"50",X"30",X"30",X"30", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"2E",X"10",X"10",X"10",X"10",X"2E",X"10",X"10", + X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"30",X"FF",X"52",X"50",X"30",X"30",X"30",X"30", + X"30",X"10",X"10",X"30",X"30",X"10",X"10",X"2E",X"2E",X"2E",X"2E",X"2E",X"2E",X"10",X"10",X"30", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"30",X"FF",X"13",X"50",X"30",X"30",X"30",X"30",X"30", + X"30",X"30",X"10",X"10",X"30",X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"30",X"10",X"10",X"30",X"30",X"30",X"10",X"10",X"30",X"30",X"30",X"FF",X"14",X"50",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"30",X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"15", + X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"30",X"30",X"30",X"30",X"30",X"30", + X"30",X"30",X"30",X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"FF",X"16",X"50",X"30",X"30",X"30",X"10",X"10",X"30",X"30",X"10",X"10",X"30",X"30",X"30", + X"30",X"30",X"30",X"30",X"10",X"10",X"30",X"33",X"10",X"30",X"30",X"30",X"30",X"30",X"30",X"10", + X"10",X"30",X"30",X"30",X"FF",X"57",X"50",X"30",X"10",X"10",X"30",X"30",X"10",X"10",X"10",X"31", + X"10",X"10",X"10",X"10",X"10",X"30",X"30",X"30",X"10",X"10",X"30",X"30",X"30",X"30",X"30",X"30", + X"10",X"10",X"30",X"FF",X"58",X"50",X"30",X"10",X"10",X"30",X"30",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"30",X"FF",X"59",X"50",X"30",X"33",X"34",X"30",X"30",X"10",X"10",X"30",X"30",X"30",X"30", + X"30",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"30",X"FF",X"1A",X"50",X"30",X"30",X"30",X"10",X"10",X"30",X"30",X"10",X"10",X"30",X"30",X"30", + X"30",X"30",X"10",X"10",X"30",X"30",X"30",X"30",X"30",X"30",X"33",X"34",X"30",X"30",X"30",X"10", + X"10",X"30",X"30",X"30",X"FF",X"1B",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"31",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"1C",X"50",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"1D",X"50",X"30",X"30",X"30", + X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30", + X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"30",X"FF",X"FF",X"9B", + X"95",X"9A",X"94",X"99",X"5D",X"98",X"5D",X"97",X"93",X"96",X"92",X"91",X"8D",X"90",X"62",X"5D", + X"5D",X"62",X"8C",X"8F",X"8B",X"8E",X"8A",X"89",X"83",X"88",X"82",X"87",X"81",X"86",X"80",X"85", + X"7F",X"84",X"7E",X"A9",X"A3",X"A8",X"A2",X"A7",X"5D",X"A6",X"5D",X"A5",X"93",X"A4",X"A1",X"91", + X"8D",X"90",X"62",X"5D",X"5D",X"62",X"8C",X"8F",X"9F",X"A0",X"9E",X"89",X"83",X"88",X"82",X"87", + X"81",X"9D",X"80",X"9C",X"7F",X"84",X"7E",X"02",X"50",X"28",X"28",X"28",X"28",X"28",X"28",X"28", + X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28", + X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"FF",X"03",X"50",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"31",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"28",X"28", + X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"04",X"50",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"28",X"28",X"28",X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF", + X"05",X"50",X"28",X"28",X"28",X"10",X"10",X"28",X"10",X"10",X"28",X"28",X"28",X"10",X"10",X"28", + X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"28",X"28",X"28",X"33",X"10",X"28", + X"28",X"28",X"FF",X"46",X"50",X"28",X"10",X"10",X"28",X"10",X"10",X"28",X"28",X"28",X"10",X"10", + X"28",X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"28",X"28",X"28",X"10",X"10", + X"28",X"FF",X"47",X"50",X"28",X"10",X"10",X"28",X"10",X"10",X"28",X"28",X"28",X"10",X"10",X"28", + X"28",X"33",X"10",X"28",X"28",X"28",X"28",X"10",X"10",X"28",X"28",X"28",X"28",X"10",X"10",X"28", + X"FF",X"48",X"50",X"28",X"10",X"10",X"28",X"10",X"10",X"10",X"10",X"28",X"10",X"10",X"28",X"28", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"FF", + X"49",X"50",X"28",X"10",X"10",X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"28",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"FF",X"0A", + X"50",X"28",X"28",X"28",X"10",X"10",X"28",X"28",X"28",X"10",X"10",X"10",X"10",X"10",X"28",X"28", + X"10",X"10",X"10",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"10",X"10",X"28",X"28", + X"28",X"FF",X"0B",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"28",X"28",X"10", + X"10",X"10",X"10",X"10",X"FF",X"0C",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"31",X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"0D",X"50",X"28",X"28",X"28",X"28",X"28",X"28", + X"28",X"28",X"10",X"10",X"28",X"10",X"10",X"2E",X"2E",X"2E",X"2E",X"2E",X"2E",X"10",X"10",X"28", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"28",X"28",X"FF",X"4E",X"50",X"28",X"28",X"28", + X"28",X"28",X"28",X"10",X"10",X"28",X"10",X"10",X"2E",X"10",X"10",X"10",X"10",X"2E",X"10",X"10", + X"28",X"10",X"10",X"28",X"28",X"28",X"28",X"28",X"28",X"FF",X"4F",X"50",X"28",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"28",X"10",X"10",X"2E",X"10",X"10",X"10",X"10",X"2E",X"10",X"10",X"28", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"FF",X"50",X"50",X"28",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"28",X"10",X"10",X"2E",X"10",X"10",X"10",X"10",X"2E",X"10",X"10",X"28",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"FF",X"51",X"50",X"28",X"10",X"10",X"28",X"28",X"28", + X"28",X"28",X"28",X"10",X"10",X"2E",X"10",X"10",X"10",X"10",X"2E",X"10",X"10",X"28",X"28",X"28", + X"28",X"28",X"28",X"10",X"10",X"28",X"FF",X"12",X"50",X"28",X"28",X"28",X"10",X"10",X"28",X"28", + X"28",X"28",X"28",X"28",X"10",X"10",X"2E",X"2E",X"2E",X"2E",X"2E",X"2E",X"10",X"10",X"31",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"28",X"28",X"FF",X"13",X"50",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"31",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"14",X"50",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"32",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"28",X"10",X"10",X"28",X"28",X"28",X"10",X"10",X"10",X"10",X"10",X"FF", + X"15",X"50",X"28",X"28",X"28",X"10",X"10",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"10", + X"10",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28", + X"28",X"28",X"FF",X"56",X"50",X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"28",X"FF",X"57",X"50",X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"28",X"28",X"28",X"28",X"28", + X"FF",X"58",X"50",X"28",X"28",X"28",X"28",X"10",X"10",X"28",X"28",X"28",X"28",X"28",X"28",X"28", + X"10",X"10",X"28",X"28",X"28",X"28",X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"FF", + X"59",X"50",X"28",X"10",X"10",X"28",X"33",X"10",X"28",X"10",X"10",X"10",X"28",X"10",X"10",X"10", + X"10",X"31",X"10",X"10",X"10",X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"FF",X"1A", + X"50",X"28",X"28",X"28",X"28",X"28",X"28",X"10",X"10",X"28",X"28",X"28",X"28",X"28",X"10",X"10", + X"10",X"10",X"32",X"10",X"10",X"10",X"28",X"28",X"28",X"28",X"28",X"28",X"10",X"10",X"28",X"28", + X"28",X"FF",X"1B",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"28",X"28",X"28",X"28",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"FF",X"1C",X"50",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"28",X"10",X"10",X"28",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"FF",X"1D",X"50",X"28",X"28",X"28",X"28",X"28",X"28", + X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28", + X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"28",X"FF",X"FF",X"42",X"50",X"2A",X"2A", + X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A", + X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"FF",X"43",X"50",X"2A",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"2A",X"FF",X"04",X"50",X"2A",X"2A",X"2A",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"2A",X"2A",X"2A",X"FF",X"05",X"50",X"10", + X"10",X"10",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"2A", + X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"10",X"10",X"10",X"FF", + X"06",X"50",X"10",X"10",X"10",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"33",X"10",X"2A", + X"2A",X"2A",X"2A",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"10", + X"10",X"10",X"FF",X"07",X"50",X"2A",X"2A",X"2A",X"33",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"31",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A", + X"33",X"10",X"2A",X"2A",X"2A",X"FF",X"48",X"50",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A", + X"2A",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A", + X"2A",X"10",X"10",X"2A",X"FF",X"49",X"50",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A", + X"2A",X"2A",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"10",X"10",X"2A",X"2A", + X"10",X"10",X"2A",X"FF",X"0A",X"50",X"2A",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A", + X"2A",X"2A",X"2A",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"10",X"10",X"2A", + X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"FF",X"0B",X"50",X"10",X"10",X"10",X"10",X"10",X"2A",X"2A", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"2A",X"2A",X"10",X"10",X"10",X"10",X"10",X"FF",X"0C",X"50",X"10",X"10",X"10",X"10", + X"10",X"2A",X"2A",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"2A",X"2A",X"10",X"10",X"10",X"10",X"10",X"FF",X"0D",X"50",X"2A", + X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"10",X"10",X"2E",X"2E",X"2E",X"2E", + X"2E",X"2E",X"10",X"10",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"FF", + X"4E",X"50",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"10",X"10",X"2E",X"10",X"10", + X"10",X"10",X"2E",X"10",X"10",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"10",X"10",X"2A",X"FF",X"4F", + X"50",X"2A",X"10",X"10",X"10",X"10",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2E",X"10",X"10",X"10", + X"10",X"2E",X"10",X"10",X"2A",X"2A",X"10",X"10",X"10",X"31",X"10",X"10",X"2A",X"FF",X"50",X"50", + X"2A",X"10",X"10",X"10",X"10",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2E",X"10",X"10",X"10",X"10", + X"2E",X"10",X"10",X"2A",X"2A",X"10",X"10",X"10",X"10",X"10",X"10",X"2A",X"FF",X"51",X"50",X"2A", + X"33",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2E",X"10",X"10",X"10",X"10",X"2E", + X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"FF",X"12",X"50",X"2A",X"2A", + X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2E",X"2E",X"2E",X"2E",X"2E", + X"2E",X"10",X"10",X"2A",X"2A",X"33",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"FF",X"13", + X"50",X"10",X"10",X"10",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"10",X"10", + X"10",X"FF",X"14",X"50",X"10",X"10",X"10",X"10",X"10",X"2A",X"2A",X"10",X"10",X"31",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"2A",X"2A",X"10", + X"10",X"10",X"10",X"10",X"FF",X"15",X"50",X"2A",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10", + X"10",X"10",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"10",X"10",X"10",X"10", + X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"FF",X"56",X"50",X"2A",X"10",X"10",X"2A",X"2A",X"2A", + X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A", + X"2A",X"2A",X"2A",X"10",X"10",X"2A",X"FF",X"57",X"50",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"2A", + X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A", + X"2A",X"2A",X"10",X"10",X"2A",X"FF",X"58",X"50",X"2A",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"31",X"10",X"10",X"10", + X"10",X"10",X"10",X"2A",X"FF",X"59",X"50",X"2A",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"2A",X"FF",X"5A",X"50",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A", + X"2A",X"10",X"10",X"2A",X"2A",X"10",X"10",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"33", + X"10",X"2A",X"FF",X"5B",X"50",X"2A",X"10",X"10",X"10",X"10",X"10",X"10",X"31",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"2A",X"FF",X"5C",X"50",X"2A",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10", + X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"10",X"2A", + X"FF",X"5D",X"50",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A", + X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"2A",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF", + X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF",X"FF"); +begin +process(clk) +begin + if rising_edge(clk) then + data <= rom_data(to_integer(unsigned(addr))); + end if; +end process; +end architecture; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/build_id.tcl b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/build_id.tcl new file mode 100644 index 00000000..938515d8 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/build_id.tcl @@ -0,0 +1,35 @@ +# ================================================================================ +# +# Build ID Verilog Module Script +# Jeff Wiencrot - 8/1/2011 +# +# Generates a Verilog module that contains a timestamp, +# from the current build. These values are available from the build_date, build_time, +# physical_address, and host_name output ports of the build_id module in the build_id.v +# Verilog source file. +# +# ================================================================================ + +proc generateBuildID_Verilog {} { + + # Get the timestamp (see: http://www.altera.com/support/examples/tcl/tcl-date-time-stamp.html) + set buildDate [ clock format [ clock seconds ] -format %y%m%d ] + set buildTime [ clock format [ clock seconds ] -format %H%M%S ] + + # Create a Verilog file for output + set outputFileName "rtl/build_id.v" + set outputFile [open $outputFileName "w"] + + # Output the Verilog source + puts $outputFile "`define BUILD_DATE \"$buildDate\"" + puts $outputFile "`define BUILD_TIME \"$buildTime\"" + close $outputFile + + # Send confirmation message to the Messages window + post_message "Generated build identification Verilog module: [pwd]/$outputFileName" + post_message "Date: $buildDate" + post_message "Time: $buildTime" +} + +# Comment out this line to prevent the process from automatically executing when the file is sourced: +generateBuildID_Verilog \ No newline at end of file diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80.vhd new file mode 100644 index 00000000..c07d2629 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80.vhd @@ -0,0 +1,1093 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 302 fixed IO cycle timing, tested thanks to Alessandro. +-- Ver 301 parity flag is just parity for 8080, also overflow for Z80, by Sean Riddle +-- Ver 300 started tidyup. Rmoved some auto_wait bits from 0247 which caused problems +-- +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0247 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0210 : Fixed wait and halt +-- +-- 0211 : Fixed Refresh addition and IM 1 +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0232 : Removed refresh address output for Mode > 1 and added DJNZ M1_n fix by Mike Johnson +-- +-- 0235 : Added clock enable and IM 2 fix by Mike Johnson +-- +-- 0237 : Changed 8080 I/O address output, added IntE output +-- +-- 0238 : Fixed (IX/IY+d) timing and 16 bit ADC and SBC zero flag +-- +-- 0240 : Added interrupt ack fix by Mike Johnson, changed (IX/IY+d) timing and changed flags in GB mode +-- +-- 0242 : Added I/O wait, fixed refresh address, moved some registers to RAM +-- +-- 0247 : Fixed bus req/ack cycle +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80 is + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic + ); +end T80; + +architecture rtl of T80 is + + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aZI : std_logic_vector(2 downto 0) := "110"; + + -- Registers + signal ACC, F : std_logic_vector(7 downto 0); + signal Ap, Fp : std_logic_vector(7 downto 0); + signal I : std_logic_vector(7 downto 0); + signal R : unsigned(7 downto 0); + signal SP, PC : unsigned(15 downto 0); + + signal RegDIH : std_logic_vector(7 downto 0); + signal RegDIL : std_logic_vector(7 downto 0); + signal RegBusA : std_logic_vector(15 downto 0); + signal RegBusB : std_logic_vector(15 downto 0); + signal RegBusC : std_logic_vector(15 downto 0); + signal RegAddrA_r : std_logic_vector(2 downto 0); + signal RegAddrA : std_logic_vector(2 downto 0); + signal RegAddrB_r : std_logic_vector(2 downto 0); + signal RegAddrB : std_logic_vector(2 downto 0); + signal RegAddrC : std_logic_vector(2 downto 0); + signal RegWEH : std_logic; + signal RegWEL : std_logic; + signal Alternate : std_logic; + + -- Help Registers + signal TmpAddr : std_logic_vector(15 downto 0); -- Temporary address register + signal IR : std_logic_vector(7 downto 0); -- Instruction register + signal ISet : std_logic_vector(1 downto 0); -- Instruction set selector + signal RegBusA_r : std_logic_vector(15 downto 0); + + signal ID16 : signed(15 downto 0); + signal Save_Mux : std_logic_vector(7 downto 0); + + signal TState : unsigned(2 downto 0); + signal MCycle : std_logic_vector(2 downto 0); + signal IntE_FF1 : std_logic; + signal IntE_FF2 : std_logic; + signal Halt_FF : std_logic; + signal BusReq_s : std_logic; + signal BusAck : std_logic; + signal ClkEn : std_logic; + signal NMI_s : std_logic; + signal INT_s : std_logic; + signal IStatus : std_logic_vector(1 downto 0); + + signal DI_Reg : std_logic_vector(7 downto 0); + signal T_Res : std_logic; + signal XY_State : std_logic_vector(1 downto 0); + signal Pre_XY_F_M : std_logic_vector(2 downto 0); + signal NextIs_XY_Fetch : std_logic; + signal XY_Ind : std_logic; + signal No_BTR : std_logic; + signal BTR_r : std_logic; + signal Auto_Wait : std_logic; + signal Auto_Wait_t1 : std_logic; + signal Auto_Wait_t2 : std_logic; + signal IncDecZ : std_logic; + + -- ALU signals + signal BusB : std_logic_vector(7 downto 0); + signal BusA : std_logic_vector(7 downto 0); + signal ALU_Q : std_logic_vector(7 downto 0); + signal F_Out : std_logic_vector(7 downto 0); + + -- Registered micro code outputs + signal Read_To_Reg_r : std_logic_vector(4 downto 0); + signal Arith16_r : std_logic; + signal Z16_r : std_logic; + signal ALU_Op_r : std_logic_vector(3 downto 0); + signal Save_ALU_r : std_logic; + signal PreserveC_r : std_logic; + signal MCycles : std_logic_vector(2 downto 0); + + -- Micro code outputs + signal MCycles_d : std_logic_vector(2 downto 0); + signal TStates : std_logic_vector(2 downto 0); + signal IntCycle : std_logic; + signal NMICycle : std_logic; + signal Inc_PC : std_logic; + signal Inc_WZ : std_logic; + signal IncDec_16 : std_logic_vector(3 downto 0); + signal Prefix : std_logic_vector(1 downto 0); + signal Read_To_Acc : std_logic; + signal Read_To_Reg : std_logic; + signal Set_BusB_To : std_logic_vector(3 downto 0); + signal Set_BusA_To : std_logic_vector(3 downto 0); + signal ALU_Op : std_logic_vector(3 downto 0); + signal Save_ALU : std_logic; + signal PreserveC : std_logic; + signal Arith16 : std_logic; + signal Set_Addr_To : std_logic_vector(2 downto 0); + signal Jump : std_logic; + signal JumpE : std_logic; + signal JumpXY : std_logic; + signal Call : std_logic; + signal RstP : std_logic; + signal LDZ : std_logic; + signal LDW : std_logic; + signal LDSPHL : std_logic; + signal IORQ_i : std_logic; + signal Special_LD : std_logic_vector(2 downto 0); + signal ExchangeDH : std_logic; + signal ExchangeRp : std_logic; + signal ExchangeAF : std_logic; + signal ExchangeRS : std_logic; + signal I_DJNZ : std_logic; + signal I_CPL : std_logic; + signal I_CCF : std_logic; + signal I_SCF : std_logic; + signal I_RETN : std_logic; + signal I_BT : std_logic; + signal I_BC : std_logic; + signal I_BTR : std_logic; + signal I_RLD : std_logic; + signal I_RRD : std_logic; + signal I_INRC : std_logic; + signal SetDI : std_logic; + signal SetEI : std_logic; + signal IMode : std_logic_vector(1 downto 0); + signal Halt : std_logic; + signal XYbit_undoc : std_logic; + +begin + + mcode : T80_MCode + generic map( + Mode => Mode, + Flag_C => Flag_C, + Flag_N => Flag_N, + Flag_P => Flag_P, + Flag_X => Flag_X, + Flag_H => Flag_H, + Flag_Y => Flag_Y, + Flag_Z => Flag_Z, + Flag_S => Flag_S) + port map( + IR => IR, + ISet => ISet, + MCycle => MCycle, + F => F, + NMICycle => NMICycle, + IntCycle => IntCycle, + XY_State => XY_State, + MCycles => MCycles_d, + TStates => TStates, + Prefix => Prefix, + Inc_PC => Inc_PC, + Inc_WZ => Inc_WZ, + IncDec_16 => IncDec_16, + Read_To_Acc => Read_To_Acc, + Read_To_Reg => Read_To_Reg, + Set_BusB_To => Set_BusB_To, + Set_BusA_To => Set_BusA_To, + ALU_Op => ALU_Op, + Save_ALU => Save_ALU, + PreserveC => PreserveC, + Arith16 => Arith16, + Set_Addr_To => Set_Addr_To, + IORQ => IORQ_i, + Jump => Jump, + JumpE => JumpE, + JumpXY => JumpXY, + Call => Call, + RstP => RstP, + LDZ => LDZ, + LDW => LDW, + LDSPHL => LDSPHL, + Special_LD => Special_LD, + ExchangeDH => ExchangeDH, + ExchangeRp => ExchangeRp, + ExchangeAF => ExchangeAF, + ExchangeRS => ExchangeRS, + I_DJNZ => I_DJNZ, + I_CPL => I_CPL, + I_CCF => I_CCF, + I_SCF => I_SCF, + I_RETN => I_RETN, + I_BT => I_BT, + I_BC => I_BC, + I_BTR => I_BTR, + I_RLD => I_RLD, + I_RRD => I_RRD, + I_INRC => I_INRC, + SetDI => SetDI, + SetEI => SetEI, + IMode => IMode, + Halt => Halt, + NoRead => NoRead, + Write => Write, + XYbit_undoc => XYbit_undoc); + + alu : T80_ALU + generic map( + Mode => Mode, + Flag_C => Flag_C, + Flag_N => Flag_N, + Flag_P => Flag_P, + Flag_X => Flag_X, + Flag_H => Flag_H, + Flag_Y => Flag_Y, + Flag_Z => Flag_Z, + Flag_S => Flag_S) + port map( + Arith16 => Arith16_r, + Z16 => Z16_r, + ALU_Op => ALU_Op_r, + IR => IR(5 downto 0), + ISet => ISet, + BusA => BusA, + BusB => BusB, + F_In => F, + Q => ALU_Q, + F_Out => F_Out); + + ClkEn <= CEN and not BusAck; + + T_Res <= '1' when TState = unsigned(TStates) else '0'; + + NextIs_XY_Fetch <= '1' when XY_State /= "00" and XY_Ind = '0' and + ((Set_Addr_To = aXY) or + (MCycle = "001" and IR = "11001011") or + (MCycle = "001" and IR = "00110110")) else '0'; + + Save_Mux <= BusB when ExchangeRp = '1' else + DI_Reg when Save_ALU_r = '0' else + ALU_Q; + + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + PC <= (others => '0'); -- Program Counter + A <= (others => '0'); + TmpAddr <= (others => '0'); + IR <= "00000000"; + ISet <= "00"; + XY_State <= "00"; + IStatus <= "00"; + MCycles <= "000"; + DO <= "00000000"; + + ACC <= (others => '1'); + F <= (others => '1'); + Ap <= (others => '1'); + Fp <= (others => '1'); + I <= (others => '0'); + R <= (others => '0'); + SP <= (others => '1'); + Alternate <= '0'; + + Read_To_Reg_r <= "00000"; + F <= (others => '1'); + Arith16_r <= '0'; + BTR_r <= '0'; + Z16_r <= '0'; + ALU_Op_r <= "0000"; + Save_ALU_r <= '0'; + PreserveC_r <= '0'; + XY_Ind <= '0'; + + elsif CLK_n'event and CLK_n = '1' then + + if ClkEn = '1' then + + ALU_Op_r <= "0000"; + Save_ALU_r <= '0'; + Read_To_Reg_r <= "00000"; + + MCycles <= MCycles_d; + + if IMode /= "11" then + IStatus <= IMode; + end if; + + Arith16_r <= Arith16; + PreserveC_r <= PreserveC; + if ISet = "10" and ALU_OP(2) = '0' and ALU_OP(0) = '1' and MCycle = "011" then + Z16_r <= '1'; + else + Z16_r <= '0'; + end if; + + if MCycle = "001" and TState(2) = '0' then + -- MCycle = 1 and TState = 1, 2, or 3 + + if TState = 2 and Wait_n = '1' then + if Mode < 2 then + A(7 downto 0) <= std_logic_vector(R); + A(15 downto 8) <= I; + R(6 downto 0) <= R(6 downto 0) + 1; + end if; + + if Jump = '0' and Call = '0' and NMICycle = '0' and IntCycle = '0' and not (Halt_FF = '1' or Halt = '1') then + PC <= PC + 1; + end if; + + if IntCycle = '1' and IStatus = "01" then + IR <= "11111111"; + elsif Halt_FF = '1' or (IntCycle = '1' and IStatus = "10") or NMICycle = '1' then + IR <= "00000000"; + else + IR <= DInst; + end if; + + ISet <= "00"; + if Prefix /= "00" then + if Prefix = "11" then + if IR(5) = '1' then + XY_State <= "10"; + else + XY_State <= "01"; + end if; + else + if Prefix = "10" then + XY_State <= "00"; + XY_Ind <= '0'; + end if; + ISet <= Prefix; + end if; + else + XY_State <= "00"; + XY_Ind <= '0'; + end if; + end if; + + else + -- either (MCycle > 1) OR (MCycle = 1 AND TState > 3) + + if MCycle = "110" then + XY_Ind <= '1'; + if Prefix = "01" then + ISet <= "01"; + end if; + end if; + + if T_Res = '1' then + BTR_r <= (I_BT or I_BC or I_BTR) and not No_BTR; + if Jump = '1' then + A(15 downto 8) <= DI_Reg; + A(7 downto 0) <= TmpAddr(7 downto 0); + PC(15 downto 8) <= unsigned(DI_Reg); + PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0)); + elsif JumpXY = '1' then + A <= RegBusC; + PC <= unsigned(RegBusC); + elsif Call = '1' or RstP = '1' then + A <= TmpAddr; + PC <= unsigned(TmpAddr); + elsif MCycle = MCycles and NMICycle = '1' then + A <= "0000000001100110"; + PC <= "0000000001100110"; + elsif MCycle = "011" and IntCycle = '1' and IStatus = "10" then + A(15 downto 8) <= I; + A(7 downto 0) <= TmpAddr(7 downto 0); + PC(15 downto 8) <= unsigned(I); + PC(7 downto 0) <= unsigned(TmpAddr(7 downto 0)); + else + case Set_Addr_To is + when aXY => + if XY_State = "00" then + A <= RegBusC; + else + if NextIs_XY_Fetch = '1' then + A <= std_logic_vector(PC); + else + A <= TmpAddr; + end if; + end if; + when aIOA => + if Mode = 3 then + -- Memory map I/O on GBZ80 + A(15 downto 8) <= (others => '1'); + elsif Mode = 2 then + -- Duplicate I/O address on 8080 + A(15 downto 8) <= DI_Reg; + else + A(15 downto 8) <= ACC; + end if; + A(7 downto 0) <= DI_Reg; + when aSP => + A <= std_logic_vector(SP); + when aBC => + if Mode = 3 and IORQ_i = '1' then + -- Memory map I/O on GBZ80 + A(15 downto 8) <= (others => '1'); + A(7 downto 0) <= RegBusC(7 downto 0); + else + A <= RegBusC; + end if; + when aDE => + A <= RegBusC; + when aZI => + if Inc_WZ = '1' then + A <= std_logic_vector(unsigned(TmpAddr) + 1); + else + A(15 downto 8) <= DI_Reg; + A(7 downto 0) <= TmpAddr(7 downto 0); + end if; + when others => + A <= std_logic_vector(PC); + end case; + end if; + + Save_ALU_r <= Save_ALU; + ALU_Op_r <= ALU_Op; + + if I_CPL = '1' then + -- CPL + ACC <= not ACC; + F(Flag_Y) <= not ACC(5); + F(Flag_H) <= '1'; + F(Flag_X) <= not ACC(3); + F(Flag_N) <= '1'; + end if; + if I_CCF = '1' then + -- CCF + F(Flag_C) <= not F(Flag_C); + F(Flag_Y) <= ACC(5); + F(Flag_H) <= F(Flag_C); + F(Flag_X) <= ACC(3); + F(Flag_N) <= '0'; + end if; + if I_SCF = '1' then + -- SCF + F(Flag_C) <= '1'; + F(Flag_Y) <= ACC(5); + F(Flag_H) <= '0'; + F(Flag_X) <= ACC(3); + F(Flag_N) <= '0'; + end if; + end if; + + if TState = 2 and Wait_n = '1' then + if ISet = "01" and MCycle = "111" then + IR <= DInst; + end if; + if JumpE = '1' then + PC <= unsigned(signed(PC) + signed(DI_Reg)); + elsif Inc_PC = '1' then + PC <= PC + 1; + end if; + if BTR_r = '1' then + PC <= PC - 2; + end if; + if RstP = '1' then + TmpAddr <= (others =>'0'); + TmpAddr(5 downto 3) <= IR(5 downto 3); + end if; + end if; + if TState = 3 and MCycle = "110" then + TmpAddr <= std_logic_vector(signed(RegBusC) + signed(DI_Reg)); + end if; + + if (TState = 2 and Wait_n = '1') or (TState = 4 and MCycle = "001") then + if IncDec_16(2 downto 0) = "111" then + if IncDec_16(3) = '1' then + SP <= SP - 1; + else + SP <= SP + 1; + end if; + end if; + end if; + + if LDSPHL = '1' then + SP <= unsigned(RegBusC); + end if; + if ExchangeAF = '1' then + Ap <= ACC; + ACC <= Ap; + Fp <= F; + F <= Fp; + end if; + if ExchangeRS = '1' then + Alternate <= not Alternate; + end if; + end if; + + if TState = 3 then + if LDZ = '1' then + TmpAddr(7 downto 0) <= DI_Reg; + end if; + if LDW = '1' then + TmpAddr(15 downto 8) <= DI_Reg; + end if; + + if Special_LD(2) = '1' then + case Special_LD(1 downto 0) is + when "00" => + ACC <= I; + F(Flag_P) <= IntE_FF2; + when "01" => + ACC <= std_logic_vector(R); + F(Flag_P) <= IntE_FF2; + when "10" => + I <= ACC; + when others => + R <= unsigned(ACC); + end case; + end if; + end if; + + if (I_DJNZ = '0' and Save_ALU_r = '1') or ALU_Op_r = "1001" then + if Mode = 3 then + F(6) <= F_Out(6); + F(5) <= F_Out(5); + F(7) <= F_Out(7); + if PreserveC_r = '0' then + F(4) <= F_Out(4); + end if; + else + F(7 downto 1) <= F_Out(7 downto 1); + if PreserveC_r = '0' then + F(Flag_C) <= F_Out(0); + end if; + end if; + end if; + if T_Res = '1' and I_INRC = '1' then + F(Flag_H) <= '0'; + F(Flag_N) <= '0'; + if DI_Reg(7 downto 0) = "00000000" then + F(Flag_Z) <= '1'; + else + F(Flag_Z) <= '0'; + end if; + F(Flag_S) <= DI_Reg(7); + F(Flag_P) <= not (DI_Reg(0) xor DI_Reg(1) xor DI_Reg(2) xor DI_Reg(3) xor + DI_Reg(4) xor DI_Reg(5) xor DI_Reg(6) xor DI_Reg(7)); + end if; + + if TState = 1 then + DO <= BusB; + if I_RLD = '1' then + DO(3 downto 0) <= BusA(3 downto 0); + DO(7 downto 4) <= BusB(3 downto 0); + end if; + if I_RRD = '1' then + DO(3 downto 0) <= BusB(7 downto 4); + DO(7 downto 4) <= BusA(3 downto 0); + end if; + end if; + + if T_Res = '1' then + Read_To_Reg_r(3 downto 0) <= Set_BusA_To; + Read_To_Reg_r(4) <= Read_To_Reg; + if Read_To_Acc = '1' then + Read_To_Reg_r(3 downto 0) <= "0111"; + Read_To_Reg_r(4) <= '1'; + end if; + end if; + + if TState = 1 and I_BT = '1' then + F(Flag_X) <= ALU_Q(3); + F(Flag_Y) <= ALU_Q(1); + F(Flag_H) <= '0'; + F(Flag_N) <= '0'; + end if; + if I_BC = '1' or I_BT = '1' then + F(Flag_P) <= IncDecZ; + end if; + + if (TState = 1 and Save_ALU_r = '0') or + (Save_ALU_r = '1' and ALU_OP_r /= "0111") then + case Read_To_Reg_r is + when "10111" => + ACC <= Save_Mux; + when "10110" => + DO <= Save_Mux; + when "11000" => + SP(7 downto 0) <= unsigned(Save_Mux); + when "11001" => + SP(15 downto 8) <= unsigned(Save_Mux); + when "11011" => + F <= Save_Mux; + when others => + end case; + if XYbit_undoc='1' then + DO <= ALU_Q; + end if; + end if; + + end if; + + end if; + + end process; + +--------------------------------------------------------------------------- +-- +-- BC('), DE('), HL('), IX and IY +-- +--------------------------------------------------------------------------- + process (CLK_n) + begin + if CLK_n'event and CLK_n = '1' then + if ClkEn = '1' then + -- Bus A / Write + RegAddrA_r <= Alternate & Set_BusA_To(2 downto 1); + if XY_Ind = '0' and XY_State /= "00" and Set_BusA_To(2 downto 1) = "10" then + RegAddrA_r <= XY_State(1) & "11"; + end if; + + -- Bus B + RegAddrB_r <= Alternate & Set_BusB_To(2 downto 1); + if XY_Ind = '0' and XY_State /= "00" and Set_BusB_To(2 downto 1) = "10" then + RegAddrB_r <= XY_State(1) & "11"; + end if; + + -- Address from register + RegAddrC <= Alternate & Set_Addr_To(1 downto 0); + -- Jump (HL), LD SP,HL + if (JumpXY = '1' or LDSPHL = '1') then + RegAddrC <= Alternate & "10"; + end if; + if ((JumpXY = '1' or LDSPHL = '1') and XY_State /= "00") or (MCycle = "110") then + RegAddrC <= XY_State(1) & "11"; + end if; + + if I_DJNZ = '1' and Save_ALU_r = '1' and Mode < 2 then + IncDecZ <= F_Out(Flag_Z); + end if; + if (TState = 2 or (TState = 3 and MCycle = "001")) and IncDec_16(2 downto 0) = "100" then + if ID16 = 0 then + IncDecZ <= '0'; + else + IncDecZ <= '1'; + end if; + end if; + + RegBusA_r <= RegBusA; + end if; + end if; + end process; + + RegAddrA <= + -- 16 bit increment/decrement + Alternate & IncDec_16(1 downto 0) when (TState = 2 or + (TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and XY_State = "00" else + XY_State(1) & "11" when (TState = 2 or + (TState = 3 and MCycle = "001" and IncDec_16(2) = '1')) and IncDec_16(1 downto 0) = "10" else + -- EX HL,DL + Alternate & "10" when ExchangeDH = '1' and TState = 3 else + Alternate & "01" when ExchangeDH = '1' and TState = 4 else + -- Bus A / Write + RegAddrA_r; + + RegAddrB <= + -- EX HL,DL + Alternate & "01" when ExchangeDH = '1' and TState = 3 else + -- Bus B + RegAddrB_r; + + ID16 <= signed(RegBusA) - 1 when IncDec_16(3) = '1' else + signed(RegBusA) + 1; + + process (Save_ALU_r, Auto_Wait_t1, ALU_OP_r, Read_To_Reg_r, + ExchangeDH, IncDec_16, MCycle, TState, Wait_n) + begin + RegWEH <= '0'; + RegWEL <= '0'; + if (TState = 1 and Save_ALU_r = '0') or + (Save_ALU_r = '1' and ALU_OP_r /= "0111") then + case Read_To_Reg_r is + when "10000" | "10001" | "10010" | "10011" | "10100" | "10101" => + RegWEH <= not Read_To_Reg_r(0); + RegWEL <= Read_To_Reg_r(0); + when others => + end case; + end if; + + if ExchangeDH = '1' and (TState = 3 or TState = 4) then + RegWEH <= '1'; + RegWEL <= '1'; + end if; + + if IncDec_16(2) = '1' and ((TState = 2 and Wait_n = '1' and MCycle /= "001") or (TState = 3 and MCycle = "001")) then + case IncDec_16(1 downto 0) is + when "00" | "01" | "10" => + RegWEH <= '1'; + RegWEL <= '1'; + when others => + end case; + end if; + end process; + + process (Save_Mux, RegBusB, RegBusA_r, ID16, + ExchangeDH, IncDec_16, MCycle, TState, Wait_n) + begin + RegDIH <= Save_Mux; + RegDIL <= Save_Mux; + + if ExchangeDH = '1' and TState = 3 then + RegDIH <= RegBusB(15 downto 8); + RegDIL <= RegBusB(7 downto 0); + end if; + if ExchangeDH = '1' and TState = 4 then + RegDIH <= RegBusA_r(15 downto 8); + RegDIL <= RegBusA_r(7 downto 0); + end if; + + if IncDec_16(2) = '1' and ((TState = 2 and MCycle /= "001") or (TState = 3 and MCycle = "001")) then + RegDIH <= std_logic_vector(ID16(15 downto 8)); + RegDIL <= std_logic_vector(ID16(7 downto 0)); + end if; + end process; + + Regs : T80_Reg + port map( + Clk => CLK_n, + CEN => ClkEn, + WEH => RegWEH, + WEL => RegWEL, + AddrA => RegAddrA, + AddrB => RegAddrB, + AddrC => RegAddrC, + DIH => RegDIH, + DIL => RegDIL, + DOAH => RegBusA(15 downto 8), + DOAL => RegBusA(7 downto 0), + DOBH => RegBusB(15 downto 8), + DOBL => RegBusB(7 downto 0), + DOCH => RegBusC(15 downto 8), + DOCL => RegBusC(7 downto 0)); + +--------------------------------------------------------------------------- +-- +-- Buses +-- +--------------------------------------------------------------------------- + process (CLK_n) + begin + if CLK_n'event and CLK_n = '1' then + if ClkEn = '1' then + case Set_BusB_To is + when "0111" => + BusB <= ACC; + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" => + if Set_BusB_To(0) = '1' then + BusB <= RegBusB(7 downto 0); + else + BusB <= RegBusB(15 downto 8); + end if; + when "0110" => + BusB <= DI_Reg; + when "1000" => + BusB <= std_logic_vector(SP(7 downto 0)); + when "1001" => + BusB <= std_logic_vector(SP(15 downto 8)); + when "1010" => + BusB <= "00000001"; + when "1011" => + BusB <= F; + when "1100" => + BusB <= std_logic_vector(PC(7 downto 0)); + when "1101" => + BusB <= std_logic_vector(PC(15 downto 8)); + when "1110" => + BusB <= "00000000"; + when others => + BusB <= "--------"; + end case; + + case Set_BusA_To is + when "0111" => + BusA <= ACC; + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" => + if Set_BusA_To(0) = '1' then + BusA <= RegBusA(7 downto 0); + else + BusA <= RegBusA(15 downto 8); + end if; + when "0110" => + BusA <= DI_Reg; + when "1000" => + BusA <= std_logic_vector(SP(7 downto 0)); + when "1001" => + BusA <= std_logic_vector(SP(15 downto 8)); + when "1010" => + BusA <= "00000000"; + when others => + BusB <= "--------"; + end case; + if XYbit_undoc='1' then + BusA <= DI_Reg; + BusB <= DI_Reg; + end if; + end if; + end if; + end process; + +--------------------------------------------------------------------------- +-- +-- Generate external control signals +-- +--------------------------------------------------------------------------- + process (RESET_n,CLK_n) + begin + if RESET_n = '0' then + RFSH_n <= '1'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + if MCycle = "001" and ((TState = 2 and Wait_n = '1') or TState = 3) then + RFSH_n <= '0'; + else + RFSH_n <= '1'; + end if; + end if; + end if; + end process; + + MC <= std_logic_vector(MCycle); + TS <= std_logic_vector(TState); + DI_Reg <= DI; + HALT_n <= not Halt_FF; + BUSAK_n <= not BusAck; + IntCycle_n <= not IntCycle; + IntE <= IntE_FF1; + IORQ <= IORQ_i; + Stop <= I_DJNZ; + +------------------------------------------------------------------------- +-- +-- Syncronise inputs +-- +------------------------------------------------------------------------- + process (RESET_n, CLK_n) + variable OldNMI_n : std_logic; + begin + if RESET_n = '0' then + BusReq_s <= '0'; + INT_s <= '0'; + NMI_s <= '0'; + OldNMI_n := '0'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + BusReq_s <= not BUSRQ_n; + INT_s <= not INT_n; + if NMICycle = '1' then + NMI_s <= '0'; + elsif NMI_n = '0' and OldNMI_n = '1' then + NMI_s <= '1'; + end if; + OldNMI_n := NMI_n; + end if; + end if; + end process; + +------------------------------------------------------------------------- +-- +-- Main state machine +-- +------------------------------------------------------------------------- + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + MCycle <= "001"; + TState <= "000"; + Pre_XY_F_M <= "000"; + Halt_FF <= '0'; + BusAck <= '0'; + NMICycle <= '0'; + IntCycle <= '0'; + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + No_BTR <= '0'; + Auto_Wait_t1 <= '0'; + Auto_Wait_t2 <= '0'; + M1_n <= '1'; + elsif CLK_n'event and CLK_n = '1' then + if CEN = '1' then + Auto_Wait_t1 <= Auto_Wait; + Auto_Wait_t2 <= Auto_Wait_t1; + No_BTR <= (I_BT and (not IR(4) or not F(Flag_P))) or + (I_BC and (not IR(4) or F(Flag_Z) or not F(Flag_P))) or + (I_BTR and (not IR(4) or F(Flag_Z))); + if TState = 2 then + if SetEI = '1' then + IntE_FF1 <= '1'; + IntE_FF2 <= '1'; + end if; + if I_RETN = '1' then + IntE_FF1 <= IntE_FF2; + end if; + end if; + if TState = 3 then + if SetDI = '1' then + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + end if; + end if; + if IntCycle = '1' or NMICycle = '1' then + Halt_FF <= '0'; + end if; + if MCycle = "001" and TState = 2 and Wait_n = '1' then + M1_n <= '1'; + end if; + if BusReq_s = '1' and BusAck = '1' then + else + BusAck <= '0'; + if TState = 2 and Wait_n = '0' then + elsif T_Res = '1' then + if Halt = '1' then + Halt_FF <= '1'; + end if; + if BusReq_s = '1' then + BusAck <= '1'; + else + TState <= "001"; + if NextIs_XY_Fetch = '1' then + MCycle <= "110"; + Pre_XY_F_M <= MCycle; + if IR = "00110110" and Mode = 0 then + Pre_XY_F_M <= "010"; + end if; + elsif (MCycle = "111") or + (MCycle = "110" and Mode = 1 and ISet /= "01") then + MCycle <= std_logic_vector(unsigned(Pre_XY_F_M) + 1); + elsif (MCycle = MCycles) or + No_BTR = '1' or + (MCycle = "010" and I_DJNZ = '1' and IncDecZ = '1') then + M1_n <= '0'; + MCycle <= "001"; + IntCycle <= '0'; + NMICycle <= '0'; + if NMI_s = '1' and Prefix = "00" then + NMICycle <= '1'; + IntE_FF1 <= '0'; + elsif (IntE_FF1 = '1' and INT_s = '1') and Prefix = "00" and SetEI = '0' then + IntCycle <= '1'; + IntE_FF1 <= '0'; + IntE_FF2 <= '0'; + end if; + else + MCycle <= std_logic_vector(unsigned(MCycle) + 1); + end if; + end if; + else + if Auto_Wait = '1' nand Auto_Wait_t2 = '0' then + + TState <= TState + 1; + end if; + end if; + end if; + if TState = 0 then + M1_n <= '0'; + end if; + end if; + end if; + end process; + + process (IntCycle, NMICycle, MCycle) + begin + Auto_Wait <= '0'; + if IntCycle = '1' or NMICycle = '1' then + if MCycle = "001" then + Auto_Wait <= '1'; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_ALU.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_ALU.vhd new file mode 100644 index 00000000..6bd576cf --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_ALU.vhd @@ -0,0 +1,371 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 301 parity flag is just parity for 8080, also overflow for Z80, by Sean Riddle +-- Ver 300 started tidyup +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0247 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0238 : Fixed zero flag for 16 bit SBC and ADC +-- +-- 0240 : Added GB operations +-- +-- 0242 : Cleanup +-- +-- 0247 : Cleanup +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; + +entity T80_ALU is + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) + ); +end T80_ALU; + +architecture rtl of T80_ALU is + + procedure AddSub(A : std_logic_vector; + B : std_logic_vector; + Sub : std_logic; + Carry_In : std_logic; + signal Res : out std_logic_vector; + signal Carry : out std_logic) is + + variable B_i : unsigned(A'length - 1 downto 0); + variable Res_i : unsigned(A'length + 1 downto 0); + begin + if Sub = '1' then + B_i := not unsigned(B); + else + B_i := unsigned(B); + end if; + + Res_i := unsigned("0" & A & Carry_In) + unsigned("0" & B_i & "1"); + Carry <= Res_i(A'length + 1); + Res <= std_logic_vector(Res_i(A'length downto 1)); + end; + + -- AddSub variables (temporary signals) + signal UseCarry : std_logic; + signal Carry7_v : std_logic; + signal Overflow_v : std_logic; + signal HalfCarry_v : std_logic; + signal Carry_v : std_logic; + signal Q_v : std_logic_vector(7 downto 0); + + signal BitMask : std_logic_vector(7 downto 0); + +begin + + with IR(5 downto 3) select BitMask <= "00000001" when "000", + "00000010" when "001", + "00000100" when "010", + "00001000" when "011", + "00010000" when "100", + "00100000" when "101", + "01000000" when "110", + "10000000" when others; + + UseCarry <= not ALU_Op(2) and ALU_Op(0); + AddSub(BusA(3 downto 0), BusB(3 downto 0), ALU_Op(1), ALU_Op(1) xor (UseCarry and F_In(Flag_C)), Q_v(3 downto 0), HalfCarry_v); + AddSub(BusA(6 downto 4), BusB(6 downto 4), ALU_Op(1), HalfCarry_v, Q_v(6 downto 4), Carry7_v); + AddSub(BusA(7 downto 7), BusB(7 downto 7), ALU_Op(1), Carry7_v, Q_v(7 downto 7), Carry_v); + + -- bug fix - parity flag is just parity for 8080, also overflow for Z80 + process (Carry_v, Carry7_v, Q_v) + begin + if(Mode=2) then + OverFlow_v <= not (Q_v(0) xor Q_v(1) xor Q_v(2) xor Q_v(3) xor + Q_v(4) xor Q_v(5) xor Q_v(6) xor Q_v(7)); else + OverFlow_v <= Carry_v xor Carry7_v; + end if; + end process; + + process (Arith16, ALU_OP, F_In, BusA, BusB, IR, Q_v, Carry_v, HalfCarry_v, OverFlow_v, BitMask, ISet, Z16) + variable Q_t : std_logic_vector(7 downto 0); + variable DAA_Q : unsigned(8 downto 0); + begin + Q_t := "--------"; + F_Out <= F_In; + DAA_Q := "---------"; + case ALU_Op is + when "0000" | "0001" | "0010" | "0011" | "0100" | "0101" | "0110" | "0111" => + F_Out(Flag_N) <= '0'; + F_Out(Flag_C) <= '0'; + case ALU_OP(2 downto 0) is + when "000" | "001" => -- ADD, ADC + Q_t := Q_v; + F_Out(Flag_C) <= Carry_v; + F_Out(Flag_H) <= HalfCarry_v; + F_Out(Flag_P) <= OverFlow_v; + when "010" | "011" | "111" => -- SUB, SBC, CP + Q_t := Q_v; + F_Out(Flag_N) <= '1'; + F_Out(Flag_C) <= not Carry_v; + F_Out(Flag_H) <= not HalfCarry_v; + F_Out(Flag_P) <= OverFlow_v; + when "100" => -- AND + Q_t(7 downto 0) := BusA and BusB; + F_Out(Flag_H) <= '1'; + when "101" => -- XOR + Q_t(7 downto 0) := BusA xor BusB; + F_Out(Flag_H) <= '0'; + when others => -- OR "110" + Q_t(7 downto 0) := BusA or BusB; + F_Out(Flag_H) <= '0'; + end case; + if ALU_Op(2 downto 0) = "111" then -- CP + F_Out(Flag_X) <= BusB(3); + F_Out(Flag_Y) <= BusB(5); + else + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + end if; + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + if Z16 = '1' then + F_Out(Flag_Z) <= F_In(Flag_Z); -- 16 bit ADC,SBC + end if; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= Q_t(7); + case ALU_Op(2 downto 0) is + when "000" | "001" | "010" | "011" | "111" => -- ADD, ADC, SUB, SBC, CP + when others => + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + end case; + if Arith16 = '1' then + F_Out(Flag_S) <= F_In(Flag_S); + F_Out(Flag_Z) <= F_In(Flag_Z); + F_Out(Flag_P) <= F_In(Flag_P); + end if; + when "1100" => + -- DAA + F_Out(Flag_H) <= F_In(Flag_H); + F_Out(Flag_C) <= F_In(Flag_C); + DAA_Q(7 downto 0) := unsigned(BusA); + DAA_Q(8) := '0'; + if F_In(Flag_N) = '0' then + -- After addition + -- Alow > 9 or H = 1 + if DAA_Q(3 downto 0) > 9 or F_In(Flag_H) = '1' then + if (DAA_Q(3 downto 0) > 9) then + F_Out(Flag_H) <= '1'; + else + F_Out(Flag_H) <= '0'; + end if; + DAA_Q := DAA_Q + 6; + end if; + -- new Ahigh > 9 or C = 1 + if DAA_Q(8 downto 4) > 9 or F_In(Flag_C) = '1' then + DAA_Q := DAA_Q + 96; -- 0x60 + end if; + else + -- After subtraction + if DAA_Q(3 downto 0) > 9 or F_In(Flag_H) = '1' then + if DAA_Q(3 downto 0) > 5 then + F_Out(Flag_H) <= '0'; + end if; + DAA_Q(7 downto 0) := DAA_Q(7 downto 0) - 6; + end if; + if unsigned(BusA) > 153 or F_In(Flag_C) = '1' then + DAA_Q := DAA_Q - 352; -- 0x160 + end if; + end if; + F_Out(Flag_X) <= DAA_Q(3); + F_Out(Flag_Y) <= DAA_Q(5); + F_Out(Flag_C) <= F_In(Flag_C) or DAA_Q(8); + Q_t := std_logic_vector(DAA_Q(7 downto 0)); + if DAA_Q(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= DAA_Q(7); + F_Out(Flag_P) <= not (DAA_Q(0) xor DAA_Q(1) xor DAA_Q(2) xor DAA_Q(3) xor + DAA_Q(4) xor DAA_Q(5) xor DAA_Q(6) xor DAA_Q(7)); + when "1101" | "1110" => + -- RLD, RRD + Q_t(7 downto 4) := BusA(7 downto 4); + if ALU_Op(0) = '1' then + Q_t(3 downto 0) := BusB(7 downto 4); + else + Q_t(3 downto 0) := BusB(3 downto 0); + end if; + F_Out(Flag_H) <= '0'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_S) <= Q_t(7); + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + when "1001" => + -- BIT + Q_t(7 downto 0) := BusB and BitMask; + F_Out(Flag_S) <= Q_t(7); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + F_Out(Flag_P) <= '1'; + else + F_Out(Flag_Z) <= '0'; + F_Out(Flag_P) <= '0'; + end if; + F_Out(Flag_H) <= '1'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= '0'; + F_Out(Flag_Y) <= '0'; + if IR(2 downto 0) /= "110" then + F_Out(Flag_X) <= BusB(3); + F_Out(Flag_Y) <= BusB(5); + end if; + when "1010" => + -- SET + Q_t(7 downto 0) := BusB or BitMask; + when "1011" => + -- RES + Q_t(7 downto 0) := BusB and not BitMask; + when "1000" => + -- ROT + case IR(5 downto 3) is + when "000" => -- RLC + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := BusA(7); + F_Out(Flag_C) <= BusA(7); + when "010" => -- RL + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := F_In(Flag_C); + F_Out(Flag_C) <= BusA(7); + when "001" => -- RRC + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := BusA(0); + F_Out(Flag_C) <= BusA(0); + when "011" => -- RR + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := F_In(Flag_C); + F_Out(Flag_C) <= BusA(0); + when "100" => -- SLA + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := '0'; + F_Out(Flag_C) <= BusA(7); + when "110" => -- SLL (Undocumented) / SWAP + if Mode = 3 then + Q_t(7 downto 4) := BusA(3 downto 0); + Q_t(3 downto 0) := BusA(7 downto 4); + F_Out(Flag_C) <= '0'; + else + Q_t(7 downto 1) := BusA(6 downto 0); + Q_t(0) := '1'; + F_Out(Flag_C) <= BusA(7); + end if; + when "101" => -- SRA + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := BusA(7); + F_Out(Flag_C) <= BusA(0); + when others => -- SRL + Q_t(6 downto 0) := BusA(7 downto 1); + Q_t(7) := '0'; + F_Out(Flag_C) <= BusA(0); + end case; + F_Out(Flag_H) <= '0'; + F_Out(Flag_N) <= '0'; + F_Out(Flag_X) <= Q_t(3); + F_Out(Flag_Y) <= Q_t(5); + F_Out(Flag_S) <= Q_t(7); + if Q_t(7 downto 0) = "00000000" then + F_Out(Flag_Z) <= '1'; + else + F_Out(Flag_Z) <= '0'; + end if; + F_Out(Flag_P) <= not (Q_t(0) xor Q_t(1) xor Q_t(2) xor Q_t(3) xor + Q_t(4) xor Q_t(5) xor Q_t(6) xor Q_t(7)); + if ISet = "00" then + F_Out(Flag_P) <= F_In(Flag_P); + F_Out(Flag_S) <= F_In(Flag_S); + F_Out(Flag_Z) <= F_In(Flag_Z); + end if; + when others => + null; + end case; + Q <= Q_t; + end process; +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_MCode.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_MCode.vhd new file mode 100644 index 00000000..ee217402 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_MCode.vhd @@ -0,0 +1,2026 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 302 fixed IO cycle timing, tested thanks to Alessandro. +-- Ver 300 started tidyup +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0242 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0211 : Fixed IM 1 +-- +-- 0214 : Fixed mostly flags, only the block instructions now fail the zex regression test +-- +-- 0235 : Added IM 2 fix by Mike Johnson +-- +-- 0238 : Added NoRead signal +-- +-- 0238b: Fixed instruction timing for POP and DJNZ +-- +-- 0240 : Added (IX/IY+d) states, removed op-codes from mode 2 and added all remaining mode 3 op-codes + +-- 0240mj1 fix for HL inc/dec for INI, IND, INIR, INDR, OUTI, OUTD, OTIR, OTDR +-- +-- 0242 : Fixed I/O instruction timing, cleanup +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80_MCode is + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + XY_State : in std_logic_vector(1 downto 0); + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,CB,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); + -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + XYbit_undoc : out std_logic + ); +end T80_MCode; + +architecture rtl of T80_MCode is + + constant aNone : std_logic_vector(2 downto 0) := "111"; + constant aBC : std_logic_vector(2 downto 0) := "000"; + constant aDE : std_logic_vector(2 downto 0) := "001"; + constant aXY : std_logic_vector(2 downto 0) := "010"; + constant aIOA : std_logic_vector(2 downto 0) := "100"; + constant aSP : std_logic_vector(2 downto 0) := "101"; + constant aZI : std_logic_vector(2 downto 0) := "110"; + + function is_cc_true( + F : std_logic_vector(7 downto 0); + cc : bit_vector(2 downto 0) + ) return boolean is + begin + if Mode = 3 then + case cc is + when "000" => return F(7) = '0'; -- NZ + when "001" => return F(7) = '1'; -- Z + when "010" => return F(4) = '0'; -- NC + when "011" => return F(4) = '1'; -- C + when "100" => return false; + when "101" => return false; + when "110" => return false; + when "111" => return false; + end case; + else + case cc is + when "000" => return F(6) = '0'; -- NZ + when "001" => return F(6) = '1'; -- Z + when "010" => return F(0) = '0'; -- NC + when "011" => return F(0) = '1'; -- C + when "100" => return F(2) = '0'; -- PO + when "101" => return F(2) = '1'; -- PE + when "110" => return F(7) = '0'; -- P + when "111" => return F(7) = '1'; -- M + end case; + end if; + end; + +begin + + process (IR, ISet, MCycle, F, NMICycle, IntCycle, XY_State) + variable DDD : std_logic_vector(2 downto 0); + variable SSS : std_logic_vector(2 downto 0); + variable DPair : std_logic_vector(1 downto 0); + variable IRB : bit_vector(7 downto 0); + begin + DDD := IR(5 downto 3); + SSS := IR(2 downto 0); + DPair := IR(5 downto 4); + IRB := to_bitvector(IR); + + MCycles <= "001"; + if MCycle = "001" then + TStates <= "100"; + else + TStates <= "011"; + end if; + Prefix <= "00"; + Inc_PC <= '0'; + Inc_WZ <= '0'; + IncDec_16 <= "0000"; + Read_To_Acc <= '0'; + Read_To_Reg <= '0'; + Set_BusB_To <= "0000"; + Set_BusA_To <= "0000"; + ALU_Op <= "0" & IR(5 downto 3); + Save_ALU <= '0'; + PreserveC <= '0'; + Arith16 <= '0'; + IORQ <= '0'; + Set_Addr_To <= aNone; + Jump <= '0'; + JumpE <= '0'; + JumpXY <= '0'; + Call <= '0'; + RstP <= '0'; + LDZ <= '0'; + LDW <= '0'; + LDSPHL <= '0'; + Special_LD <= "000"; + ExchangeDH <= '0'; + ExchangeRp <= '0'; + ExchangeAF <= '0'; + ExchangeRS <= '0'; + I_DJNZ <= '0'; + I_CPL <= '0'; + I_CCF <= '0'; + I_SCF <= '0'; + I_RETN <= '0'; + I_BT <= '0'; + I_BC <= '0'; + I_BTR <= '0'; + I_RLD <= '0'; + I_RRD <= '0'; + I_INRC <= '0'; + SetDI <= '0'; + SetEI <= '0'; + IMode <= "11"; + Halt <= '0'; + NoRead <= '0'; + Write <= '0'; + XYbit_undoc <= '0'; + + case ISet is + when "00" => + +------------------------------------------------------------------------------ +-- +-- Unprefixed instructions +-- +------------------------------------------------------------------------------ + + case IRB is +-- 8 BIT LOAD GROUP + when "01000000"|"01000001"|"01000010"|"01000011"|"01000100"|"01000101"|"01000111" + |"01001000"|"01001001"|"01001010"|"01001011"|"01001100"|"01001101"|"01001111" + |"01010000"|"01010001"|"01010010"|"01010011"|"01010100"|"01010101"|"01010111" + |"01011000"|"01011001"|"01011010"|"01011011"|"01011100"|"01011101"|"01011111" + |"01100000"|"01100001"|"01100010"|"01100011"|"01100100"|"01100101"|"01100111" + |"01101000"|"01101001"|"01101010"|"01101011"|"01101100"|"01101101"|"01101111" + |"01111000"|"01111001"|"01111010"|"01111011"|"01111100"|"01111101"|"01111111" => + -- LD r,r' + Set_BusB_To(2 downto 0) <= SSS; + ExchangeRp <= '1'; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when "00000110"|"00001110"|"00010110"|"00011110"|"00100110"|"00101110"|"00111110" => + -- LD r,n + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when others => null; + end case; + when "01000110"|"01001110"|"01010110"|"01011110"|"01100110"|"01101110"|"01111110" => + -- LD r,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + when others => null; + end case; + when "01110000"|"01110001"|"01110010"|"01110011"|"01110100"|"01110101"|"01110111" => + -- LD (HL),r + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00110110" => + -- LD (HL),n + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aXY; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + when 3 => + Write <= '1'; + when others => null; + end case; + when "00001010" => + -- LD A,(BC) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "00011010" => + -- LD A,(DE) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aDE; + when 2 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "00111010" => + if Mode = 3 then + -- LDD A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Acc <= '1'; + IncDec_16 <= "1110"; + when others => null; + end case; + else + -- LD A,(nn) + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + when 4 => + Read_To_Acc <= '1'; + when others => null; + end case; + end if; + when "00000010" => + -- LD (BC),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00010010" => + -- LD (DE),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aDE; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + when others => null; + end case; + when "00110010" => + if Mode = 3 then + -- LDD (HL),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IncDec_16 <= "1110"; + when others => null; + end case; + else + -- LD (nn),A + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + Set_BusB_To <= "0111"; + when 4 => + Write <= '1'; + when others => null; + end case; + end if; + +-- 16 BIT LOAD GROUP + when "00000001"|"00010001"|"00100001"|"00110001" => + -- LD dd,nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1000"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '1'; + end if; + when 3 => + Inc_PC <= '1'; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1001"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + when "00101010" => + if Mode = 3 then + -- LDI A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Acc <= '1'; + IncDec_16 <= "0110"; + when others => null; + end case; + else + -- LD HL,(nn) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Set_BusA_To(2 downto 0) <= "101"; -- L + Read_To_Reg <= '1'; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Set_BusA_To(2 downto 0) <= "100"; -- H + Read_To_Reg <= '1'; + when others => null; + end case; + end if; + when "00100010" => + if Mode = 3 then + -- LDI (HL),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IncDec_16 <= "0110"; + when others => null; + end case; + else + -- LD (nn),HL + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + Set_BusB_To <= "0101"; -- L + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + Set_BusB_To <= "0100"; -- H + when 5 => + Write <= '1'; + when others => null; + end case; + end if; + when "11111001" => + -- LD SP,HL + TStates <= "110"; + LDSPHL <= '1'; + when "11000101"|"11010101"|"11100101"|"11110101" => + -- PUSH qq + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_TO <= aSP; + if DPAIR = "11" then + Set_BusB_To <= "0111"; + else + Set_BusB_To(2 downto 1) <= DPAIR; + Set_BusB_To(0) <= '0'; + Set_BusB_To(3) <= '0'; + end if; + when 2 => + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + if DPAIR = "11" then + Set_BusB_To <= "1011"; + else + Set_BusB_To(2 downto 1) <= DPAIR; + Set_BusB_To(0) <= '1'; + Set_BusB_To(3) <= '0'; + end if; + Write <= '1'; + when 3 => + Write <= '1'; + when others => null; + end case; + when "11000001"|"11010001"|"11100001"|"11110001" => + -- POP qq + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "1011"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '1'; + end if; + when 3 => + IncDec_16 <= "0111"; + Read_To_Reg <= '1'; + if DPAIR = "11" then + Set_BusA_To(3 downto 0) <= "0111"; + else + Set_BusA_To(2 downto 1) <= DPAIR; + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + +-- EXCHANGE, BLOCK TRANSFER AND SEARCH GROUP + when "11101011" => + if Mode /= 3 then + -- EX DE,HL + ExchangeDH <= '1'; + end if; + when "00001000" => + if Mode = 3 then + -- LD (nn),SP + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + Set_BusB_To <= "1000"; + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + Set_BusB_To <= "1001"; + when 5 => + Write <= '1'; + when others => null; + end case; + elsif Mode < 2 then + -- EX AF,AF' + ExchangeAF <= '1'; + end if; + when "11011001" => + if Mode = 3 then + -- RETI + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + I_RETN <= '1'; + SetEI <= '1'; + when others => null; + end case; + elsif Mode < 2 then + -- EXX + ExchangeRS <= '1'; + end if; + when "11100011" => + if Mode /= 3 then + -- EX (SP),HL + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aSP; + when 2 => + Read_To_Reg <= '1'; + Set_BusA_To <= "0101"; + Set_BusB_To <= "0101"; + Set_Addr_To <= aSP; + when 3 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + TStates <= "100"; + Write <= '1'; + when 4 => + Read_To_Reg <= '1'; + Set_BusA_To <= "0100"; + Set_BusB_To <= "0100"; + Set_Addr_To <= aSP; + when 5 => + IncDec_16 <= "1111"; + TStates <= "101"; + Write <= '1'; + when others => null; + end case; + end if; + +-- 8 BIT ARITHMETIC AND LOGICAL GROUP + when "10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011111" + |"10100000"|"10100001"|"10100010"|"10100011"|"10100100"|"10100101"|"10100111" + |"10101000"|"10101001"|"10101010"|"10101011"|"10101100"|"10101101"|"10101111" + |"10110000"|"10110001"|"10110010"|"10110011"|"10110100"|"10110101"|"10110111" + |"10111000"|"10111001"|"10111010"|"10111011"|"10111100"|"10111101"|"10111111" => + -- ADD A,r + -- ADC A,r + -- SUB A,r + -- SBC A,r + -- AND A,r + -- OR A,r + -- XOR A,r + -- CP A,r + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + when "10000110"|"10001110"|"10010110"|"10011110"|"10100110"|"10101110"|"10110110"|"10111110" => + -- ADD A,(HL) + -- ADC A,(HL) + -- SUB A,(HL) + -- SBC A,(HL) + -- AND A,(HL) + -- OR A,(HL) + -- XOR A,(HL) + -- CP A,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + when others => null; + end case; + when "11000110"|"11001110"|"11010110"|"11011110"|"11100110"|"11101110"|"11110110"|"11111110" => + -- ADD A,n + -- ADC A,n + -- SUB A,n + -- SBC A,n + -- AND A,n + -- OR A,n + -- XOR A,n + -- CP A,n + MCycles <= "010"; + if MCycle = "010" then + Inc_PC <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusA_To(2 downto 0) <= "111"; + end if; + when "00000100"|"00001100"|"00010100"|"00011100"|"00100100"|"00101100"|"00111100" => + -- INC r + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0000"; + when "00110100" => + -- INC (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + TStates <= "100"; + Set_Addr_To <= aXY; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0000"; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + when 3 => + Write <= '1'; + when others => null; + end case; + when "00000101"|"00001101"|"00010101"|"00011101"|"00100101"|"00101101"|"00111101" => + -- DEC r + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + ALU_Op <= "0010"; + when "00110101" => + -- DEC (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + when 2 => + TStates <= "100"; + Set_Addr_To <= aXY; + ALU_Op <= "0010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + PreserveC <= '1'; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= DDD; + when 3 => + Write <= '1'; + when others => null; + end case; + +-- GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS + when "00100111" => + -- DAA + Set_BusA_To(2 downto 0) <= "111"; + Read_To_Reg <= '1'; + ALU_Op <= "1100"; + Save_ALU <= '1'; + when "00101111" => + -- CPL + I_CPL <= '1'; + when "00111111" => + -- CCF + I_CCF <= '1'; + when "00110111" => + -- SCF + I_SCF <= '1'; + when "00000000" => + if NMICycle = '1' then + -- NMI + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + TStates <= "100"; + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + TStates <= "100"; + Write <= '1'; + when others => null; + end case; + elsif IntCycle = '1' then + -- INT (IM 2) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 1 => + LDZ <= '1'; + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + TStates <= "100"; + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + TStates <= "100"; + Write <= '1'; + when 4 => + Inc_PC <= '1'; + LDZ <= '1'; + when 5 => + Jump <= '1'; + when others => null; + end case; + else + -- NOP + end if; + when "01110110" => + -- HALT + Halt <= '1'; + when "11110011" => + -- DI + SetDI <= '1'; + when "11111011" => + -- EI + SetEI <= '1'; + +-- 16 BIT ARITHMETIC GROUP + when "00001001"|"00011001"|"00101001"|"00111001" => + -- ADD HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + Arith16 <= '1'; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + when others => + Set_BusB_To <= "1001"; + end case; + Arith16 <= '1'; + when others => + end case; + when "00000011"|"00010011"|"00100011"|"00110011" => + -- INC ss + TStates <= "110"; + IncDec_16(3 downto 2) <= "01"; + IncDec_16(1 downto 0) <= DPair; + when "00001011"|"00011011"|"00101011"|"00111011" => + -- DEC ss + TStates <= "110"; + IncDec_16(3 downto 2) <= "11"; + IncDec_16(1 downto 0) <= DPair; + +-- ROTATE AND SHIFT GROUP + when "00000111" + -- RLCA + |"00010111" + -- RLA + |"00001111" + -- RRCA + |"00011111" => + -- RRA + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + +-- JUMP GROUP + when "11000011" => + -- JP nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + Jump <= '1'; + when others => null; + end case; + when "11000010"|"11001010"|"11010010"|"11011010"|"11100010"|"11101010"|"11110010"|"11111010" => + if IR(5) = '1' and Mode = 3 then + case IRB(4 downto 3) is + when "00" => + -- LD ($FF00+C),A + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "0111"; + when 2 => + Write <= '1'; + IORQ <= '1'; + when others => + end case; + when "01" => + -- LD (nn),A + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + Set_BusB_To <= "0111"; + when 4 => + Write <= '1'; + when others => null; + end case; + when "10" => + -- LD A,($FF00+C) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + Read_To_Acc <= '1'; + IORQ <= '1'; + when others => + end case; + when "11" => + -- LD A,(nn) + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + when 4 => + Read_To_Acc <= '1'; + when others => null; + end case; + end case; + else + -- JP cc,nn + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + Jump <= '1'; + end if; + when others => null; + end case; + end if; + when "00011000" => + if Mode /= 2 then + -- JR e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00111000" => + if Mode /= 2 then + -- JR C,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_C) = '0' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00110000" => + if Mode /= 2 then + -- JR NC,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_C) = '1' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00101000" => + if Mode /= 2 then + -- JR Z,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_Z) = '0' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "00100000" => + if Mode /= 2 then + -- JR NZ,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + if F(Flag_Z) = '1' then + MCycles <= "010"; + end if; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + when "11101001" => + -- JP (HL) + JumpXY <= '1'; + when "00010000" => + if Mode = 3 then + I_DJNZ <= '1'; + elsif Mode < 2 then + -- DJNZ,e + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + I_DJNZ <= '1'; + Set_BusB_To <= "1010"; + Set_BusA_To(2 downto 0) <= "000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + I_DJNZ <= '1'; + Inc_PC <= '1'; + when 3 => + NoRead <= '1'; + JumpE <= '1'; + TStates <= "101"; + when others => null; + end case; + end if; + +-- CALL AND RETURN GROUP + when "11001101" => + -- CALL nn + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + IncDec_16 <= "1111"; + Inc_PC <= '1'; + TStates <= "100"; + Set_Addr_To <= aSP; + LDW <= '1'; + Set_BusB_To <= "1101"; + when 4 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 5 => + Write <= '1'; + Call <= '1'; + when others => null; + end case; + when "11000100"|"11001100"|"11010100"|"11011100"|"11100100"|"11101100"|"11110100"|"11111100" => + if IR(5) = '0' or Mode /= 3 then + -- CALL cc,nn + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Inc_PC <= '1'; + LDW <= '1'; + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + IncDec_16 <= "1111"; + Set_Addr_TO <= aSP; + TStates <= "100"; + Set_BusB_To <= "1101"; + else + MCycles <= "011"; + end if; + when 4 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 5 => + Write <= '1'; + Call <= '1'; + when others => null; + end case; + end if; + when "11001001" => + -- RET + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + when others => null; + end case; + when "11000000"|"11001000"|"11010000"|"11011000"|"11100000"|"11101000"|"11110000"|"11111000" => + if IR(5) = '1' and Mode = 3 then + case IRB(4 downto 3) is + when "00" => + -- LD ($FF00+nn),A + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + Set_BusB_To <= "0111"; + when 3 => + Write <= '1'; + when others => null; + end case; + when "01" => + -- ADD SP,n + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + ALU_Op <= "0000"; + Inc_PC <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To <= "1000"; + Set_BusB_To <= "0110"; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To <= "1001"; + Set_BusB_To <= "1110"; -- Incorrect unsigned !!!!!!!!!!!!!!!!!!!!! + when others => + end case; + when "10" => + -- LD A,($FF00+nn) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + when 3 => + Read_To_Acc <= '1'; + when others => null; + end case; + when "11" => + -- LD HL,SP+n -- Not correct !!!!!!!!!!!!!!!!!!! + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Set_BusA_To(2 downto 0) <= "101"; -- L + Read_To_Reg <= '1'; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Set_BusA_To(2 downto 0) <= "100"; -- H + Read_To_Reg <= '1'; + when others => null; + end case; + end case; + else + -- RET cc + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + if is_cc_true(F, to_bitvector(IR(5 downto 3))) then + Set_Addr_TO <= aSP; + else + MCycles <= "001"; + end if; + TStates <= "101"; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + when others => null; + end case; + end if; + when "11000111"|"11001111"|"11010111"|"11011111"|"11100111"|"11101111"|"11110111"|"11111111" => + -- RST p + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1101"; + when 2 => + Write <= '1'; + IncDec_16 <= "1111"; + Set_Addr_To <= aSP; + Set_BusB_To <= "1100"; + when 3 => + Write <= '1'; + RstP <= '1'; + when others => null; + end case; + +-- INPUT AND OUTPUT GROUP + when "11011011" => + if Mode /= 3 then + -- IN A,(n) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + when 3 => + Read_To_Acc <= '1'; + IORQ <= '1'; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + when others => null; + end case; + end if; + when "11010011" => + if Mode /= 3 then + -- OUT (n),A + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + Set_Addr_To <= aIOA; + Set_BusB_To <= "0111"; + when 3 => + Write <= '1'; + IORQ <= '1'; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + when others => null; + end case; + end if; + +------------------------------------------------------------------------------ +------------------------------------------------------------------------------ +-- MULTIBYTE INSTRUCTIONS +------------------------------------------------------------------------------ +------------------------------------------------------------------------------ + + when "11001011" => + if Mode /= 2 then + Prefix <= "01"; + end if; + + when "11101101" => + if Mode < 2 then + Prefix <= "10"; + end if; + + when "11011101"|"11111101" => + if Mode < 2 then + Prefix <= "11"; + end if; + + end case; + + when "01" => + +------------------------------------------------------------------------------ +-- +-- CB prefixed instructions +-- +------------------------------------------------------------------------------ + + Set_BusA_To(2 downto 0) <= IR(2 downto 0); + Set_BusB_To(2 downto 0) <= IR(2 downto 0); + + case IRB is + when "00000000"|"00000001"|"00000010"|"00000011"|"00000100"|"00000101"|"00000111" + |"00010000"|"00010001"|"00010010"|"00010011"|"00010100"|"00010101"|"00010111" + |"00001000"|"00001001"|"00001010"|"00001011"|"00001100"|"00001101"|"00001111" + |"00011000"|"00011001"|"00011010"|"00011011"|"00011100"|"00011101"|"00011111" + |"00100000"|"00100001"|"00100010"|"00100011"|"00100100"|"00100101"|"00100111" + |"00101000"|"00101001"|"00101010"|"00101011"|"00101100"|"00101101"|"00101111" + |"00110000"|"00110001"|"00110010"|"00110011"|"00110100"|"00110101"|"00110111" + |"00111000"|"00111001"|"00111010"|"00111011"|"00111100"|"00111101"|"00111111" => + -- RLC r + -- RL r + -- RRC r + -- RR r + -- SLA r + -- SRA r + -- SRL r + -- SLL r (Undocumented) / SWAP r + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- R/S (IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end if; + when "00000110"|"00010110"|"00001110"|"00011110"|"00101110"|"00111110"|"00100110"|"00110110" => + -- RLC (HL) + -- RL (HL) + -- RRC (HL) + -- RR (HL) + -- SRA (HL) + -- SRL (HL) + -- SLA (HL) + -- SLL (HL) (Undocumented) / SWAP (HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => + end case; + when "01000000"|"01000001"|"01000010"|"01000011"|"01000100"|"01000101"|"01000111" + |"01001000"|"01001001"|"01001010"|"01001011"|"01001100"|"01001101"|"01001111" + |"01010000"|"01010001"|"01010010"|"01010011"|"01010100"|"01010101"|"01010111" + |"01011000"|"01011001"|"01011010"|"01011011"|"01011100"|"01011101"|"01011111" + |"01100000"|"01100001"|"01100010"|"01100011"|"01100100"|"01100101"|"01100111" + |"01101000"|"01101001"|"01101010"|"01101011"|"01101100"|"01101101"|"01101111" + |"01110000"|"01110001"|"01110010"|"01110011"|"01110100"|"01110101"|"01110111" + |"01111000"|"01111001"|"01111010"|"01111011"|"01111100"|"01111101"|"01111111" => + -- BIT b,r + if XY_State="00" then + if MCycle = "001" then + Set_BusB_To(2 downto 0) <= IR(2 downto 0); + ALU_Op <= "1001"; + end if; + else + -- BIT b,(IX+d), undocumented + MCycles <= "010"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1001"; + TStates <= "100"; + when others => null; + end case; + end if; + when "01000110"|"01001110"|"01010110"|"01011110"|"01100110"|"01101110"|"01110110"|"01111110" => + -- BIT b,(HL) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1001"; + TStates <= "100"; + when others => null; + end case; + when "11000000"|"11000001"|"11000010"|"11000011"|"11000100"|"11000101"|"11000111" + |"11001000"|"11001001"|"11001010"|"11001011"|"11001100"|"11001101"|"11001111" + |"11010000"|"11010001"|"11010010"|"11010011"|"11010100"|"11010101"|"11010111" + |"11011000"|"11011001"|"11011010"|"11011011"|"11011100"|"11011101"|"11011111" + |"11100000"|"11100001"|"11100010"|"11100011"|"11100100"|"11100101"|"11100111" + |"11101000"|"11101001"|"11101010"|"11101011"|"11101100"|"11101101"|"11101111" + |"11110000"|"11110001"|"11110010"|"11110011"|"11110100"|"11110101"|"11110111" + |"11111000"|"11111001"|"11111010"|"11111011"|"11111100"|"11111101"|"11111111" => + -- SET b,r + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- SET b,(IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end if; + when "11000110"|"11001110"|"11010110"|"11011110"|"11100110"|"11101110"|"11110110"|"11111110" => + -- SET b,(HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1010"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + when "10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011111" + |"10100000"|"10100001"|"10100010"|"10100011"|"10100100"|"10100101"|"10100111" + |"10101000"|"10101001"|"10101010"|"10101011"|"10101100"|"10101101"|"10101111" + |"10110000"|"10110001"|"10110010"|"10110011"|"10110100"|"10110101"|"10110111" + |"10111000"|"10111001"|"10111010"|"10111011"|"10111100"|"10111101"|"10111111" => + -- RES b,r + if XY_State="00" then + if MCycle = "001" then + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + end if; + else + -- RES b,(IX+d),Reg, undocumented + MCycles <= "011"; + XYbit_undoc <= '1'; + case to_integer(unsigned(MCycle)) is + when 1 | 7=> + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end if; + + when "10000110"|"10001110"|"10010110"|"10011110"|"10100110"|"10101110"|"10110110"|"10111110" => + -- RES b,(HL) + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 | 7 => + Set_Addr_To <= aXY; + when 2 => + ALU_Op <= "1011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_Addr_To <= aXY; + TStates <= "100"; + when 3 => + Write <= '1'; + when others => null; + end case; + end case; + + when others => + +------------------------------------------------------------------------------ +-- +-- ED prefixed instructions +-- +------------------------------------------------------------------------------ + + case IRB is + when "00000000"|"00000001"|"00000010"|"00000011"|"00000100"|"00000101"|"00000110"|"00000111" + |"00001000"|"00001001"|"00001010"|"00001011"|"00001100"|"00001101"|"00001110"|"00001111" + |"00010000"|"00010001"|"00010010"|"00010011"|"00010100"|"00010101"|"00010110"|"00010111" + |"00011000"|"00011001"|"00011010"|"00011011"|"00011100"|"00011101"|"00011110"|"00011111" + |"00100000"|"00100001"|"00100010"|"00100011"|"00100100"|"00100101"|"00100110"|"00100111" + |"00101000"|"00101001"|"00101010"|"00101011"|"00101100"|"00101101"|"00101110"|"00101111" + |"00110000"|"00110001"|"00110010"|"00110011"|"00110100"|"00110101"|"00110110"|"00110111" + |"00111000"|"00111001"|"00111010"|"00111011"|"00111100"|"00111101"|"00111110"|"00111111" + + + |"10000000"|"10000001"|"10000010"|"10000011"|"10000100"|"10000101"|"10000110"|"10000111" + |"10001000"|"10001001"|"10001010"|"10001011"|"10001100"|"10001101"|"10001110"|"10001111" + |"10010000"|"10010001"|"10010010"|"10010011"|"10010100"|"10010101"|"10010110"|"10010111" + |"10011000"|"10011001"|"10011010"|"10011011"|"10011100"|"10011101"|"10011110"|"10011111" + | "10100100"|"10100101"|"10100110"|"10100111" + | "10101100"|"10101101"|"10101110"|"10101111" + | "10110100"|"10110101"|"10110110"|"10110111" + | "10111100"|"10111101"|"10111110"|"10111111" + |"11000000"|"11000001"|"11000010"|"11000011"|"11000100"|"11000101"|"11000110"|"11000111" + |"11001000"|"11001001"|"11001010"|"11001011"|"11001100"|"11001101"|"11001110"|"11001111" + |"11010000"|"11010001"|"11010010"|"11010011"|"11010100"|"11010101"|"11010110"|"11010111" + |"11011000"|"11011001"|"11011010"|"11011011"|"11011100"|"11011101"|"11011110"|"11011111" + |"11100000"|"11100001"|"11100010"|"11100011"|"11100100"|"11100101"|"11100110"|"11100111" + |"11101000"|"11101001"|"11101010"|"11101011"|"11101100"|"11101101"|"11101110"|"11101111" + |"11110000"|"11110001"|"11110010"|"11110011"|"11110100"|"11110101"|"11110110"|"11110111" + |"11111000"|"11111001"|"11111010"|"11111011"|"11111100"|"11111101"|"11111110"|"11111111" => + null; -- NOP, undocumented + when "01111110"|"01111111" => + -- NOP, undocumented + null; +-- 8 BIT LOAD GROUP + when "01010111" => + -- LD A,I + Special_LD <= "100"; + TStates <= "101"; + when "01011111" => + -- LD A,R + Special_LD <= "101"; + TStates <= "101"; + when "01000111" => + -- LD I,A + Special_LD <= "110"; + TStates <= "101"; + when "01001111" => + -- LD R,A + Special_LD <= "111"; + TStates <= "101"; +-- 16 BIT LOAD GROUP + when "01001011"|"01011011"|"01101011"|"01111011" => + -- LD dd,(nn) + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + when 4 => + Read_To_Reg <= '1'; + if IR(5 downto 4) = "11" then + Set_BusA_To <= "1000"; + else + Set_BusA_To(2 downto 1) <= IR(5 downto 4); + Set_BusA_To(0) <= '1'; + end if; + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + when 5 => + Read_To_Reg <= '1'; + if IR(5 downto 4) = "11" then + Set_BusA_To <= "1001"; + else + Set_BusA_To(2 downto 1) <= IR(5 downto 4); + Set_BusA_To(0) <= '0'; + end if; + when others => null; + end case; + when "01000011"|"01010011"|"01100011"|"01110011" => + -- LD (nn),dd + MCycles <= "101"; + case to_integer(unsigned(MCycle)) is + when 2 => + Inc_PC <= '1'; + LDZ <= '1'; + when 3 => + Set_Addr_To <= aZI; + Inc_PC <= '1'; + LDW <= '1'; + if IR(5 downto 4) = "11" then + Set_BusB_To <= "1000"; + else + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + Set_BusB_To(3) <= '0'; + end if; + when 4 => + Inc_WZ <= '1'; + Set_Addr_To <= aZI; + Write <= '1'; + if IR(5 downto 4) = "11" then + Set_BusB_To <= "1001"; + else + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '0'; + Set_BusB_To(3) <= '0'; + end if; + when 5 => + Write <= '1'; + when others => null; + end case; + when "10100000" | "10101000" | "10110000" | "10111000" => + -- LDI, LDD, LDIR, LDDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + IncDec_16 <= "1100"; -- BC + when 2 => + Set_BusB_To <= "0110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "0000"; + Set_Addr_To <= aDE; + if IR(3) = '0' then + IncDec_16 <= "0110"; -- IX + else + IncDec_16 <= "1110"; + end if; + when 3 => + I_BT <= '1'; + TStates <= "101"; + Write <= '1'; + if IR(3) = '0' then + IncDec_16 <= "0101"; -- DE + else + IncDec_16 <= "1101"; + end if; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "10100001" | "10101001" | "10110001" | "10111001" => + -- CPI, CPD, CPIR, CPDR + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aXY; + IncDec_16 <= "1100"; -- BC + when 2 => + Set_BusB_To <= "0110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "0111"; + Save_ALU <= '1'; + PreserveC <= '1'; + if IR(3) = '0' then + IncDec_16 <= "0110"; + else + IncDec_16 <= "1110"; + end if; + when 3 => + NoRead <= '1'; + I_BC <= '1'; + TStates <= "101"; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "01000100"|"01001100"|"01010100"|"01011100"|"01100100"|"01101100"|"01110100"|"01111100" => + -- NEG + Alu_OP <= "0010"; + Set_BusB_To <= "0111"; + Set_BusA_To <= "1010"; + Read_To_Acc <= '1'; + Save_ALU <= '1'; + when "01000110"|"01001110"|"01100110"|"01101110" => + -- IM 0 + IMode <= "00"; + when "01010110"|"01110110" => + -- IM 1 + IMode <= "01"; + when "01011110"|"01110111" => + -- IM 2 + IMode <= "10"; +-- 16 bit arithmetic + when "01001010"|"01011010"|"01101010"|"01111010" => + -- ADC HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0001"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + when 3 => + NoRead <= '1'; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0001"; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '0'; + when others => + Set_BusB_To <= "1001"; + end case; + when others => + end case; + when "01000010"|"01010010"|"01100010"|"01110010" => + -- SBC HL,ss + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + ALU_Op <= "0011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "101"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + Set_BusB_To(0) <= '1'; + when others => + Set_BusB_To <= "1000"; + end case; + TStates <= "100"; + when 3 => + NoRead <= '1'; + ALU_Op <= "0011"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + Set_BusA_To(2 downto 0) <= "100"; + case to_integer(unsigned(IR(5 downto 4))) is + when 0|1|2 => + Set_BusB_To(2 downto 1) <= IR(5 downto 4); + when others => + Set_BusB_To <= "1001"; + end case; + when others => + end case; + when "01101111" => + -- RLD + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + NoRead <= '1'; + Set_Addr_To <= aXY; + when 3 => + Read_To_Reg <= '1'; + Set_BusB_To(2 downto 0) <= "110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1101"; + TStates <= "100"; + Set_Addr_To <= aXY; + Save_ALU <= '1'; + when 4 => + I_RLD <= '1'; + Write <= '1'; + when others => + end case; + when "01100111" => + -- RRD + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 2 => + Set_Addr_To <= aXY; + when 3 => + Read_To_Reg <= '1'; + Set_BusB_To(2 downto 0) <= "110"; + Set_BusA_To(2 downto 0) <= "111"; + ALU_Op <= "1110"; + TStates <= "100"; + Set_Addr_To <= aXY; + Save_ALU <= '1'; + when 4 => + I_RRD <= '1'; + Write <= '1'; + when others => + end case; + when "01000101"|"01001101"|"01010101"|"01011101"|"01100101"|"01101101"|"01110101"|"01111101" => + -- RETI, RETN + MCycles <= "011"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_TO <= aSP; + when 2 => + IncDec_16 <= "0111"; + Set_Addr_To <= aSP; + LDZ <= '1'; + when 3 => + Jump <= '1'; + IncDec_16 <= "0111"; + I_RETN <= '1'; + when others => null; + end case; + when "01000000"|"01001000"|"01010000"|"01011000"|"01100000"|"01101000"|"01110000"|"01111000" => + -- IN r,(C) + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + IORQ <= '1'; + if IR(5 downto 3) /= "110" then + Read_To_Reg <= '1'; + Set_BusA_To(2 downto 0) <= IR(5 downto 3); + end if; + I_INRC <= '1'; + when others => + end case; + when "01000001"|"01001001"|"01010001"|"01011001"|"01100001"|"01101001"|"01110001"|"01111001" => + -- OUT (C),r + -- OUT (C),0 + MCycles <= "010"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To(2 downto 0) <= IR(5 downto 3); + if IR(5 downto 3) = "110" then + Set_BusB_To(3) <= '1'; + end if; + when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + Write <= '1'; + IORQ <= '1'; + when others => + end case; + when "10100010" | "10101010" | "10110010" | "10111010" => + -- INI, IND, INIR, INDR + -- note B is decremented AFTER being put on the bus + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + Set_Addr_To <= aBC; + Set_BusB_To <= "1010"; + Set_BusA_To <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + IORQ <= '1'; + Set_BusB_To <= "0110"; + Set_Addr_To <= aXY; + when 3 => + if IR(3) = '0' then + --IncDec_16 <= "0010"; + IncDec_16 <= "0110"; + else + --IncDec_16 <= "1010"; + IncDec_16 <= "1110"; + end if; + TStates <= "100"; + Write <= '1'; + I_BTR <= '1'; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + when "10100011" | "10101011" | "10110011" | "10111011" => + -- OUTI, OUTD, OTIR, OTDR + -- note B is decremented BEFORE being put on the bus. + -- mikej fix for hl inc + MCycles <= "100"; + case to_integer(unsigned(MCycle)) is + when 1 => + TStates <= "101"; + Set_Addr_To <= aXY; + Set_BusB_To <= "1010"; + Set_BusA_To <= "0000"; + Read_To_Reg <= '1'; + Save_ALU <= '1'; + ALU_Op <= "0010"; + when 2 => + Set_BusB_To <= "0110"; + Set_Addr_To <= aBC; + when 3 => + if IR(3) = '0' then + IncDec_16 <= "0110"; -- mikej + else + IncDec_16 <= "1110"; -- mikej + end if; + TStates <= "100"; -- MIKEJ should be 4 for IO cycle + IORQ <= '1'; + Write <= '1'; + I_BTR <= '1'; + when 4 => + NoRead <= '1'; + TStates <= "101"; + when others => null; + end case; + end case; + + end case; + + if Mode = 1 then + if MCycle = "001" then +-- TStates <= "100"; + else + TStates <= "011"; + end if; + end if; + + if Mode = 3 then + if MCycle = "001" then +-- TStates <= "100"; + else + TStates <= "100"; + end if; + end if; + + if Mode < 2 then + if MCycle = "110" then + Inc_PC <= '1'; + if Mode = 1 then + Set_Addr_To <= aXY; + TStates <= "100"; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + end if; + if IRB = "00110110" or IRB = "11001011" then + Set_Addr_To <= aNone; + end if; + end if; + if MCycle = "111" then + if Mode = 0 then + TStates <= "101"; + end if; + if ISet /= "01" then + Set_Addr_To <= aXY; + end if; + Set_BusB_To(2 downto 0) <= SSS; + Set_BusB_To(3) <= '0'; + if IRB = "00110110" or ISet = "01" then + -- LD (HL),n + Inc_PC <= '1'; + else + NoRead <= '1'; + end if; + end if; + end if; + + end process; + +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_Pack.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_Pack.vhd new file mode 100644 index 00000000..679730ab --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_Pack.vhd @@ -0,0 +1,220 @@ +-- **** +-- T80(b) core. In an effort to merge and maintain bug fixes .... +-- +-- +-- Ver 303 add undocumented DDCB and FDCB opcodes by TobiFlex 20.04.2010 +-- Ver 300 started tidyup +-- MikeJ March 2005 +-- Latest version from www.fpgaarcade.com (original www.opencores.org) +-- +-- **** +-- +-- Z80 compatible microprocessor core +-- +-- Version : 0242 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- + +library IEEE; +use IEEE.std_logic_1164.all; + +package T80_Pack is + + component T80 + generic( + Mode : integer := 0; -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + IOWait : integer := 0; -- 1 => Single cycle I/O, 1 => Std I/O cycle + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + CEN : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + IORQ : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); + DInst : in std_logic_vector(7 downto 0); + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + MC : out std_logic_vector(2 downto 0); + TS : out std_logic_vector(2 downto 0); + IntCycle_n : out std_logic; + IntE : out std_logic; + Stop : out std_logic + ); + end component; + + component T80_Reg + port( + Clk : in std_logic; + CEN : in std_logic; + WEH : in std_logic; + WEL : in std_logic; + AddrA : in std_logic_vector(2 downto 0); + AddrB : in std_logic_vector(2 downto 0); + AddrC : in std_logic_vector(2 downto 0); + DIH : in std_logic_vector(7 downto 0); + DIL : in std_logic_vector(7 downto 0); + DOAH : out std_logic_vector(7 downto 0); + DOAL : out std_logic_vector(7 downto 0); + DOBH : out std_logic_vector(7 downto 0); + DOBL : out std_logic_vector(7 downto 0); + DOCH : out std_logic_vector(7 downto 0); + DOCL : out std_logic_vector(7 downto 0) + ); + end component; + + component T80_MCode + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + IR : in std_logic_vector(7 downto 0); + ISet : in std_logic_vector(1 downto 0); + MCycle : in std_logic_vector(2 downto 0); + F : in std_logic_vector(7 downto 0); + NMICycle : in std_logic; + IntCycle : in std_logic; + XY_State : in std_logic_vector(1 downto 0); + MCycles : out std_logic_vector(2 downto 0); + TStates : out std_logic_vector(2 downto 0); + Prefix : out std_logic_vector(1 downto 0); -- None,BC,ED,DD/FD + Inc_PC : out std_logic; + Inc_WZ : out std_logic; + IncDec_16 : out std_logic_vector(3 downto 0); -- BC,DE,HL,SP 0 is inc + Read_To_Reg : out std_logic; + Read_To_Acc : out std_logic; + Set_BusA_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI/DB,A,SP(L),SP(M),0,F + Set_BusB_To : out std_logic_vector(3 downto 0); -- B,C,D,E,H,L,DI,A,SP(L),SP(M),1,F,PC(L),PC(M),0 + ALU_Op : out std_logic_vector(3 downto 0); + -- ADD, ADC, SUB, SBC, AND, XOR, OR, CP, ROT, BIT, SET, RES, DAA, RLD, RRD, None + Save_ALU : out std_logic; + PreserveC : out std_logic; + Arith16 : out std_logic; + Set_Addr_To : out std_logic_vector(2 downto 0); -- aNone,aXY,aIOA,aSP,aBC,aDE,aZI + IORQ : out std_logic; + Jump : out std_logic; + JumpE : out std_logic; + JumpXY : out std_logic; + Call : out std_logic; + RstP : out std_logic; + LDZ : out std_logic; + LDW : out std_logic; + LDSPHL : out std_logic; + Special_LD : out std_logic_vector(2 downto 0); -- A,I;A,R;I,A;R,A;None + ExchangeDH : out std_logic; + ExchangeRp : out std_logic; + ExchangeAF : out std_logic; + ExchangeRS : out std_logic; + I_DJNZ : out std_logic; + I_CPL : out std_logic; + I_CCF : out std_logic; + I_SCF : out std_logic; + I_RETN : out std_logic; + I_BT : out std_logic; + I_BC : out std_logic; + I_BTR : out std_logic; + I_RLD : out std_logic; + I_RRD : out std_logic; + I_INRC : out std_logic; + SetDI : out std_logic; + SetEI : out std_logic; + IMode : out std_logic_vector(1 downto 0); + Halt : out std_logic; + NoRead : out std_logic; + Write : out std_logic; + XYbit_undoc : out std_logic + ); + end component; + + component T80_ALU + generic( + Mode : integer := 0; + Flag_C : integer := 0; + Flag_N : integer := 1; + Flag_P : integer := 2; + Flag_X : integer := 3; + Flag_H : integer := 4; + Flag_Y : integer := 5; + Flag_Z : integer := 6; + Flag_S : integer := 7 + ); + port( + Arith16 : in std_logic; + Z16 : in std_logic; + ALU_Op : in std_logic_vector(3 downto 0); + IR : in std_logic_vector(5 downto 0); + ISet : in std_logic_vector(1 downto 0); + BusA : in std_logic_vector(7 downto 0); + BusB : in std_logic_vector(7 downto 0); + F_In : in std_logic_vector(7 downto 0); + Q : out std_logic_vector(7 downto 0); + F_Out : out std_logic_vector(7 downto 0) + ); + end component; + +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_Reg.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_Reg.vhd new file mode 100644 index 00000000..828485fb --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80_Reg.vhd @@ -0,0 +1,105 @@ +-- +-- T80 Registers, technology independent +-- +-- Version : 0244 +-- +-- Copyright (c) 2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t51/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0242 : Initial release +-- +-- 0244 : Changed to single register file +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; + +entity T80_Reg is + port( + Clk : in std_logic; + CEN : in std_logic; + WEH : in std_logic; + WEL : in std_logic; + AddrA : in std_logic_vector(2 downto 0); + AddrB : in std_logic_vector(2 downto 0); + AddrC : in std_logic_vector(2 downto 0); + DIH : in std_logic_vector(7 downto 0); + DIL : in std_logic_vector(7 downto 0); + DOAH : out std_logic_vector(7 downto 0); + DOAL : out std_logic_vector(7 downto 0); + DOBH : out std_logic_vector(7 downto 0); + DOBL : out std_logic_vector(7 downto 0); + DOCH : out std_logic_vector(7 downto 0); + DOCL : out std_logic_vector(7 downto 0) + ); +end T80_Reg; + +architecture rtl of T80_Reg is + + type Register_Image is array (natural range <>) of std_logic_vector(7 downto 0); + signal RegsH : Register_Image(0 to 7); + signal RegsL : Register_Image(0 to 7); + +begin + + process (Clk) + begin + if Clk'event and Clk = '1' then + if CEN = '1' then + if WEH = '1' then + RegsH(to_integer(unsigned(AddrA))) <= DIH; + end if; + if WEL = '1' then + RegsL(to_integer(unsigned(AddrA))) <= DIL; + end if; + end if; + end if; + end process; + + DOAH <= RegsH(to_integer(unsigned(AddrA))); + DOAL <= RegsL(to_integer(unsigned(AddrA))); + DOBH <= RegsH(to_integer(unsigned(AddrB))); + DOBL <= RegsL(to_integer(unsigned(AddrB))); + DOCH <= RegsH(to_integer(unsigned(AddrC))); + DOCL <= RegsL(to_integer(unsigned(AddrC))); + +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80as.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80as.vhd new file mode 100644 index 00000000..fe477f50 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/cpu/T80as.vhd @@ -0,0 +1,283 @@ +------------------------------------------------------------------------------ +-- t80as.vhd : The non-tristate signal edition of t80a.vhd +-- +-- 2003.2.7 non-tristate modification by Tatsuyuki Satoh +-- +-- 1.separate 'D' to 'DO' and 'DI'. +-- 2.added 'DOE' to 'DO' enable signal.(data direction) +-- 3.MREQ_n,IORQ_n,RD_n,WR_n,RFSH_n,A doesn't become the condition of 'Z'. +-- +-- There is a mark of "--AS" in all the change points. +-- +------------------------------------------------------------------------------ + +-- +-- Z80 compatible microprocessor core, asynchronous top level +-- +-- Version : 0247 +-- +-- Copyright (c) 2001-2002 Daniel Wallner (jesus@opencores.org) +-- +-- All rights reserved +-- +-- Redistribution and use in source and synthezised forms, with or without +-- modification, are permitted provided that the following conditions are met: +-- +-- Redistributions of source code must retain the above copyright notice, +-- this list of conditions and the following disclaimer. +-- +-- Redistributions in synthesized form must reproduce the above copyright +-- notice, this list of conditions and the following disclaimer in the +-- documentation and/or other materials provided with the distribution. +-- +-- Neither the name of the author nor the names of other contributors may +-- be used to endorse or promote products derived from this software without +-- specific prior written permission. +-- +-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, +-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +-- PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE +-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +-- POSSIBILITY OF SUCH DAMAGE. +-- +-- Please report bugs to the author, but before you do so, please +-- make sure that this is not a derivative work and that +-- you have the latest version of this file. +-- +-- The latest version of this file can be found at: +-- http://www.opencores.org/cvsweb.shtml/t80/ +-- +-- Limitations : +-- +-- File history : +-- +-- 0208 : First complete release +-- +-- 0211 : Fixed interrupt cycle +-- +-- 0235 : Updated for T80 interface change +-- +-- 0238 : Updated for T80 interface change +-- +-- 0240 : Updated for T80 interface change +-- +-- 0242 : Updated for T80 interface change +-- +-- 0247 : Fixed bus req/ack cycle +-- + +library IEEE; +use IEEE.std_logic_1164.all; +use IEEE.numeric_std.all; +use work.T80_Pack.all; + +entity T80as is + generic( + Mode : integer := 0 -- 0 => Z80, 1 => Fast Z80, 2 => 8080, 3 => GB + ); + port( + RESET_n : in std_logic; + CLK_n : in std_logic; + WAIT_n : in std_logic; + INT_n : in std_logic; + NMI_n : in std_logic; + BUSRQ_n : in std_logic; + M1_n : out std_logic; + MREQ_n : out std_logic; + IORQ_n : out std_logic; + RD_n : out std_logic; + WR_n : out std_logic; + RFSH_n : out std_logic; + HALT_n : out std_logic; + BUSAK_n : out std_logic; + A : out std_logic_vector(15 downto 0); +--AS-- D : inout std_logic_vector(7 downto 0) +--AS>> + DI : in std_logic_vector(7 downto 0); + DO : out std_logic_vector(7 downto 0); + DOE : out std_logic +--< 'Z'); +--AS-- D <= DO when Write = '1' and BUSAK_n_i = '1' else (others => 'Z'); +--AS>> + MREQ_n <= MREQ_n_i; + IORQ_n <= IORQ_n_i; + RD_n <= RD_n_i; + WR_n <= WR_n_i; + RFSH_n <= RFSH_n_i; + A <= A_i; + DOE <= Write when BUSAK_n_i = '1' else '0'; +--< Mode, + IOWait => 1) + port map( + CEN => CEN, + M1_n => M1_n, + IORQ => IORQ, + NoRead => NoRead, + Write => Write, + RFSH_n => RFSH_n_i, + HALT_n => HALT_n, + WAIT_n => Wait_s, + INT_n => INT_n, + NMI_n => NMI_n, + RESET_n => Reset_s, + BUSRQ_n => BUSRQ_n, + BUSAK_n => BUSAK_n_i, + CLK_n => CLK_n, + A => A_i, +-- DInst => D, + DInst => DI, + DI => DI_Reg, + DO => DO, + MC => MCycle, + TS => TState, + IntCycle_n => IntCycle_n); + + process (CLK_n) + begin + if CLK_n'event and CLK_n = '0' then + Wait_s <= WAIT_n; + if TState = "011" and BUSAK_n_i = '1' then +--AS-- DI_Reg <= to_x01(D); +--AS>> + DI_Reg <= to_x01(DI); +--< 0, + IOWait => 1) + port map( + CEN => CLKEN, + M1_n => M1_n, + IORQ => IORQ, + NoRead => NoRead, + Write => Write, + RFSH_n => RFSH_n, + HALT_n => HALT_n, + WAIT_n => Wait_n, + INT_n => INT_n, + NMI_n => NMI_n, + RESET_n => RESET_n, + BUSRQ_n => BUSRQ_n, + BUSAK_n => BUSAK_n, + CLK_n => CLK_n, + A => A, + DInst => DI, + DI => DI_Reg, + DO => DO, + MC => MCycle, + TS => TState, + IntCycle_n => IntCycle_n); + + process (RESET_n, CLK_n) + begin + if RESET_n = '0' then + RD_n <= '1'; + WR_n <= '1'; + IORQ_n <= '1'; + MREQ_n <= '1'; + DI_Reg <= "00000000"; + elsif CLK_n'event and CLK_n = '1' then + if CLKEN = '1' then + RD_n <= '1'; + WR_n <= '1'; + IORQ_n <= '1'; + MREQ_n <= '1'; + if MCycle = "001" then + if TState = "001" or (TState = "010" and Wait_n = '0') then + RD_n <= not IntCycle_n; + MREQ_n <= not IntCycle_n; + IORQ_n <= IntCycle_n; + end if; + if TState = "011" then + MREQ_n <= '0'; + end if; + else + if (TState = "001" or TState = "010") and NoRead = '0' and Write = '0' then + RD_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + if ((TState = "001") or (TState = "010")) and Write = '1' then + WR_n <= '0'; + IORQ_n <= not IORQ; + MREQ_n <= IORQ; + end if; + end if; + if TState = "010" and Wait_n = '1' then + DI_Reg <= DI; + end if; + end if; + end if; + end process; + +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/dpram.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/dpram.vhd new file mode 100644 index 00000000..dafe8385 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/dpram.vhd @@ -0,0 +1,75 @@ +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.altera_mf_components.all; + +entity dpram is + generic ( + addr_width_g : integer := 8; + data_width_g : integer := 8 + ); + PORT + ( + address_a : IN STD_LOGIC_VECTOR (addr_width_g-1 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (addr_width_g-1 DOWNTO 0); + clock_a : IN STD_LOGIC := '1'; + clock_b : IN STD_LOGIC ; + data_a : IN STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0); + enable_a : IN STD_LOGIC := '1'; + enable_b : IN STD_LOGIC := '1'; + wren_a : IN STD_LOGIC := '0'; + wren_b : IN STD_LOGIC := '0'; + q_a : OUT STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0) + ); +END dpram; + + +ARCHITECTURE SYN OF dpram IS +BEGIN + altsyncram_component : altsyncram + GENERIC MAP ( + address_reg_b => "CLOCK1", + clock_enable_input_a => "NORMAL", + clock_enable_input_b => "NORMAL", + clock_enable_output_a => "BYPASS", + clock_enable_output_b => "BYPASS", + indata_reg_b => "CLOCK1", + intended_device_family => "Cyclone V", + lpm_type => "altsyncram", + numwords_a => 2**addr_width_g, + numwords_b => 2**addr_width_g, + operation_mode => "BIDIR_DUAL_PORT", + outdata_aclr_a => "NONE", + outdata_aclr_b => "NONE", + outdata_reg_a => "UNREGISTERED", + outdata_reg_b => "UNREGISTERED", + power_up_uninitialized => "FALSE", + read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ", + read_during_write_mode_port_b => "NEW_DATA_NO_NBE_READ", + widthad_a => addr_width_g, + widthad_b => addr_width_g, + width_a => data_width_g, + width_b => data_width_g, + width_byteena_a => 1, + width_byteena_b => 1, + wrcontrol_wraddress_reg_b => "CLOCK1" + ) + PORT MAP ( + address_a => address_a, + address_b => address_b, + clock0 => clock_a, + clock1 => clock_b, + clocken0 => enable_a, + clocken1 => enable_b, + data_a => data_a, + data_b => data_b, + wren_a => wren_a, + wren_b => wren_b, + q_a => q_a, + q_b => q_b + ); + +END SYN; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/galaxian.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/galaxian.vhd new file mode 100644 index 00000000..05956ffa --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/galaxian.vhd @@ -0,0 +1,452 @@ +------------------------------------------------------------------------------ +-- FPGA GALAXIAN +-- +-- Version downto 2.50 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important not +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004- 4-30 galaxian modify by K.DEGAWA +-- 2004- 5- 6 first release. +-- 2004- 8-23 Improvement with T80-IP. +-- 2004- 9-22 The problem which missile didn't sometimes come out from was improved. +------------------------------------------------------------------------------ +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +--use work.pkg_galaxian.all; + +entity galaxian is + port( + W_CLK_18M : in std_logic; + W_CLK_12M : in std_logic; + W_CLK_6M : in std_logic; + + P1_CSJUDLR : in std_logic_vector(6 downto 0); + P2_CSJUDLR : in std_logic_vector(6 downto 0); + I_RESET : in std_logic; + + W_R : out std_logic_vector(2 downto 0); + W_G : out std_logic_vector(2 downto 0); + W_B : out std_logic_vector(2 downto 0); + HBLANK : out std_logic; + VBLANK : out std_logic; + W_H_SYNC : out std_logic; + W_V_SYNC : out std_logic; + W_SDAT_A : out std_logic_vector( 7 downto 0); + W_SDAT_B : out std_logic_vector( 7 downto 0); + O_CMPBL : out std_logic + ); +end; + +architecture RTL of galaxian is + -- CPU ADDRESS BUS + signal W_A : std_logic_vector(15 downto 0) := (others => '0'); + -- CPU IF + signal W_CPU_CLK : std_logic := '0'; + signal W_CPU_MREQn : std_logic := '0'; + signal W_CPU_NMIn : std_logic := '0'; + signal W_CPU_RDn : std_logic := '0'; + signal W_CPU_RFSHn : std_logic := '0'; + signal W_CPU_WAITn : std_logic := '0'; + signal W_CPU_WRn : std_logic := '0'; + signal W_CPU_WR : std_logic := '0'; + signal W_RESETn : std_logic := '0'; + -------- H and V COUNTER ------------------------- + signal W_C_BLn : std_logic := '0'; + signal W_C_BLnX : std_logic := '0'; + signal W_C_BLXn : std_logic := '0'; + signal W_H_BL : std_logic := '0'; + signal W_H_SYNC_int : std_logic := '0'; + signal W_V_BLn : std_logic := '0'; + signal W_V_BL2n : std_logic := '0'; + signal W_V_SYNC_int : std_logic := '0'; + signal W_H_CNT : std_logic_vector(8 downto 0) := (others => '0'); + signal W_V_CNT : std_logic_vector(7 downto 0) := (others => '0'); + -------- CPU RAM ---------------------------- + signal W_CPU_RAM_DO : std_logic_vector(7 downto 0) := (others => '0'); + -------- ADDRESS DECDER ---------------------- + signal W_BD_G : std_logic := '0'; + signal W_CPU_RAM_CS : std_logic := '0'; + signal W_CPU_RAM_RD : std_logic := '0'; +-- signal W_CPU_RAM_WR : std_logic := '0'; + signal W_CPU_ROM_CS : std_logic := '0'; + signal W_DIP_OE : std_logic := '0'; + signal W_H_FLIP : std_logic := '0'; + signal W_DRIVER_WE : std_logic := '0'; + signal W_OBJ_RAM_RD : std_logic := '0'; + signal W_OBJ_RAM_RQ : std_logic := '0'; + signal W_OBJ_RAM_WR : std_logic := '0'; + signal W_PITCH : std_logic := '0'; + signal W_SOUND_WE : std_logic := '0'; + signal W_STARS_ON : std_logic := '0'; + signal W_STARS_OFFn : std_logic := '0'; + signal W_SW0_OE : std_logic := '0'; + signal W_SW1_OE : std_logic := '0'; + signal W_V_FLIP : std_logic := '0'; + signal W_VID_RAM_RD : std_logic := '0'; + signal W_VID_RAM_WR : std_logic := '0'; + signal W_WDR_OE : std_logic := '0'; + --------- INPORT ----------------------------- + signal W_SW_DO : std_logic_vector( 7 downto 0) := (others => '0'); + --------- VIDEO ----------------------------- + signal W_VID_DO : std_logic_vector( 7 downto 0) := (others => '0'); + ----- DATA I/F ------------------------------------- + signal W_CPU_ROM_DO : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_CPU_ROM_DOB : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_BDO : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_BDI : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_CPU_RAM_CLK : std_logic := '0'; + signal W_VOL1 : std_logic := '0'; + signal W_VOL2 : std_logic := '0'; + signal W_FIRE : std_logic := '0'; + signal W_HIT : std_logic := '0'; + signal W_FS : std_logic_vector( 2 downto 0) := (others => '0'); + + signal blx_comb : std_logic := '0'; + signal W_1VF : std_logic := '0'; + signal W_256HnX : std_logic := '0'; + signal W_8HF : std_logic := '0'; + signal W_DAC_A : std_logic := '0'; + signal W_DAC_B : std_logic := '0'; + signal W_MISSILEn : std_logic := '0'; + signal W_SHELLn : std_logic := '0'; + signal W_MS_D : std_logic := '0'; + signal W_MS_R : std_logic := '0'; + signal W_MS_G : std_logic := '0'; + signal W_MS_B : std_logic := '0'; + + signal new_sw : std_logic_vector( 2 downto 0) := (others => '0'); + signal in_game : std_logic_vector( 1 downto 0) := (others => '0'); + signal ROM_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal rst_count : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_COL : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_STARS_B : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_STARS_G : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_STARS_R : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_VID : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_VIDEO_B : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_VIDEO_G : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_VIDEO_R : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_WAV_A0 : std_logic_vector(18 downto 0) := (others => '0'); + signal W_WAV_A1 : std_logic_vector(18 downto 0) := (others => '0'); + signal W_WAV_A2 : std_logic_vector(18 downto 0) := (others => '0'); + signal W_WAV_D0 : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_WAV_D1 : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_WAV_D2 : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_DAC : std_logic_vector( 3 downto 0) := (others => '0'); + +begin + mc_vid : entity work.MC_VIDEO + port map( + I_CLK_18M => W_CLK_18M, + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_H_CNT => W_H_CNT, + I_V_CNT => W_V_CNT, + I_H_FLIP => W_H_FLIP, + I_V_FLIP => W_V_FLIP, + I_V_BLn => W_V_BLn, + I_C_BLn => W_C_BLn, + I_A => W_A(9 downto 0), + I_OBJ_SUB_A => "000", + I_BD => W_BDI, + I_OBJ_RAM_RQ => W_OBJ_RAM_RQ, + I_OBJ_RAM_RD => W_OBJ_RAM_RD, + I_OBJ_RAM_WR => W_OBJ_RAM_WR, + I_VID_RAM_RD => W_VID_RAM_RD, + I_VID_RAM_WR => W_VID_RAM_WR, + I_DRIVER_WR => W_DRIVER_WE, + O_C_BLnX => W_C_BLnX, + O_8HF => W_8HF, + O_256HnX => W_256HnX, + O_1VF => W_1VF, + O_MISSILEn => W_MISSILEn, + O_SHELLn => W_SHELLn, + O_BD => W_VID_DO, + O_VID => W_VID, + O_COL => W_COL + ); + + cpu : entity work.T80as + port map ( + RESET_n => W_RESETn, + CLK_n => W_CPU_CLK, + WAIT_n => W_CPU_WAITn, + INT_n => W_CPU_NMIn, + NMI_n => '1', + BUSRQ_n => '1', + MREQ_n => W_CPU_MREQn, + RD_n => W_CPU_RDn, + WR_n => W_CPU_WRn, + RFSH_n => W_CPU_RFSHn, + A => W_A, + DI => W_BDO, + DO => W_BDI, + M1_n => open, + IORQ_n => open, + HALT_n => open, + BUSAK_n => open, + DOE => open + ); + + mc_cpu_ram : entity work.MC_CPU_RAM + port map ( + I_CLK => W_CPU_RAM_CLK, + I_ADDR => W_A(10 downto 0), + I_D => W_BDI, + I_WE => W_CPU_WR, + I_OE => W_CPU_RAM_RD, + O_D => W_CPU_RAM_DO + ); + + mc_adec : entity work.MC_ADEC + port map( + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_CPU_CLK => W_CPU_CLK, + I_RSTn => W_RESETn, + + I_CPU_A => W_A, + I_CPU_D => W_BDI(0), + I_MREQn => W_CPU_MREQn, + I_RFSHn => W_CPU_RFSHn, + I_RDn => W_CPU_RDn, + I_WRn => W_CPU_WRn, + I_H_BL => W_H_BL, + I_V_BLn => W_V_BLn, + + O_WAITn => W_CPU_WAITn, + O_NMIn => W_CPU_NMIn, + O_CPU_ROM_CS => W_CPU_ROM_CS, + O_CPU_RAM_RD => W_CPU_RAM_RD, +-- O_CPU_RAM_WR => W_CPU_RAM_WR, + O_CPU_RAM_CS => W_CPU_RAM_CS, + O_OBJ_RAM_RD => W_OBJ_RAM_RD, + O_OBJ_RAM_WR => W_OBJ_RAM_WR, + O_OBJ_RAM_RQ => W_OBJ_RAM_RQ, + O_VID_RAM_RD => W_VID_RAM_RD, + O_VID_RAM_WR => W_VID_RAM_WR, + O_SW0_OE => W_SW0_OE, + O_SW1_OE => W_SW1_OE, + O_DIP_OE => W_DIP_OE, + O_WDR_OE => W_WDR_OE, + O_DRIVER_WE => W_DRIVER_WE, + O_SOUND_WE => W_SOUND_WE, + O_PITCH => W_PITCH, + O_H_FLIP => W_H_FLIP, + O_V_FLIP => W_V_FLIP, + O_BD_G => W_BD_G, + O_STARS_ON => W_STARS_ON + ); + + -- active high buttons + mc_inport : entity work.MC_INPORT + port map ( + I_COIN1 => P1_CSJUDLR(6), + I_COIN2 => P2_CSJUDLR(6), + I_1P_START => P1_CSJUDLR(5), + I_2P_START => P2_CSJUDLR(5), + I_1P_SH => P1_CSJUDLR(4), + I_2P_SH => P2_CSJUDLR(4), + + I_1P_UP => P1_CSJUDLR(3), + I_2P_UP => P2_CSJUDLR(3), + I_1P_DN => P1_CSJUDLR(2), + I_2P_DN => P2_CSJUDLR(2), + + I_1P_LE => P1_CSJUDLR(1), + I_2P_LE => P2_CSJUDLR(1), + I_1P_RI => P1_CSJUDLR(0), + I_2P_RI => P2_CSJUDLR(0), + I_SW0_OE => W_SW0_OE, + I_SW1_OE => W_SW1_OE, + I_DIP_OE => W_DIP_OE, + O_D => W_SW_DO + ); + + mc_hv : entity work.MC_HV_COUNT + port map( + I_CLK => W_CLK_6M, + I_RSTn => W_RESETn, + O_H_CNT => W_H_CNT, + O_H_SYNC => W_H_SYNC_int, + O_H_BL => W_H_BL, + O_V_CNT => W_V_CNT, + O_V_SYNC => W_V_SYNC_int, + O_V_BL2n => W_V_BL2n, + O_V_BLn => W_V_BLn, + O_C_BLn => W_C_BLn + ); + + mc_col_pal : entity work.MC_COL_PAL + port map( + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_VID => W_VID, + I_COL => W_COL, + I_C_BLnX => W_C_BLnX, + O_C_BLXn => W_C_BLXn, + O_STARS_OFFn => W_STARS_OFFn, + O_R => W_VIDEO_R, + O_G => W_VIDEO_G, + O_B => W_VIDEO_B + ); + + mc_stars : entity work.MC_STARS + port map ( + I_CLK_18M => W_CLK_18M, + I_CLK_6M => W_CLK_6M, + I_H_FLIP => W_H_FLIP, + I_V_SYNC => W_V_SYNC_int, + I_8HF => W_8HF, + I_256HnX => W_256HnX, + I_1VF => W_1VF, + I_2V => W_V_CNT(1), + I_STARS_ON => W_STARS_ON, + I_STARS_OFFn => W_STARS_OFFn, + O_R => W_STARS_R, + O_G => W_STARS_G, + O_B => W_STARS_B, + O_NOISE => open + ); + + mc_sound_a : entity work.MC_SOUND_A + port map( + I_CLK_12M => W_CLK_12M, + I_CLK_6M => W_CLK_6M, + I_H_CNT1 => W_H_CNT(1), + I_BD => W_BDI, + I_PITCH => W_PITCH, + I_VOL1 => W_VOL1, + I_VOL2 => W_VOL2, + O_SDAT => W_SDAT_A, + O_DO => open + ); + + vmc_sound_b : entity work.MC_SOUND_B + port map( + I_CLK1 => W_CLK_6M, + I_RSTn => rst_count(3), + I_SW => new_sw, + I_DAC => W_DAC, + I_FS => W_FS, + O_SDAT => W_SDAT_B + ); + +--------- ROM ------------------------------------------------------- + mc_roms : entity work.ROM_PGM_0 + port map ( + CLK => W_CLK_12M, + ADDR => W_A(13 downto 0), + DATA => W_CPU_ROM_DO + ); + +-------- VIDEO ----------------------------- + blx_comb <= not ( W_C_BLXn and W_V_BL2n ); + W_V_SYNC <= not W_V_SYNC_int; + W_H_SYNC <= not W_H_SYNC_int; + O_CMPBL <= W_C_BLnX; + + -- MISSILE => Yellow ; + -- SHELL => White ; + W_MS_D <= not (W_MISSILEn and W_SHELLn); + W_MS_R <= not blx_comb and W_MS_D; + W_MS_G <= not blx_comb and W_MS_D; + W_MS_B <= not blx_comb and W_MS_D and not W_SHELLn ; + + W_R <= W_VIDEO_R or (W_STARS_R & "0") or (W_MS_R & W_MS_R & "0"); + W_G <= W_VIDEO_G or (W_STARS_G & "0") or (W_MS_G & W_MS_G & "0"); + W_B <= W_VIDEO_B or (W_STARS_B & "0") or (W_MS_B & W_MS_B & "0"); + + process(W_CLK_6M) + begin + if rising_edge(W_CLK_6M) then + HBLANK <= not W_C_BLXn; + VBLANK <= not W_V_BL2n; + end if; + end process; + + +----- CPU I/F ------------------------------------- + + W_CPU_CLK <= W_H_CNT(0); + W_CPU_RAM_CLK <= W_CLK_12M and W_CPU_RAM_CS; + + W_CPU_ROM_DOB <= W_CPU_ROM_DO when W_CPU_ROM_CS = '1' else (others=>'0'); + + W_RESETn <= not I_RESET; + W_BDO <= W_SW_DO or W_VID_DO or W_CPU_RAM_DO or W_CPU_ROM_DOB ; + W_CPU_WR <= not W_CPU_WRn; + + new_sw <= (W_FS(2) or W_FS(1) or W_FS(0)) & W_HIT & W_FIRE; + + process(W_CPU_CLK, I_RESET) + begin + if (I_RESET = '1') then + rst_count <= (others => '0'); + elsif rising_edge( W_CPU_CLK) then + if ( rst_count /= x"f") then + rst_count <= rst_count + 1; + end if; + end if; + end process; + +----- Parts 9L --------- + process(W_CLK_12M, I_RESET) + begin + if (I_RESET = '1') then + W_FS <= (others=>'0'); + W_HIT <= '0'; + W_FIRE <= '0'; + W_VOL1 <= '0'; + W_VOL2 <= '0'; + elsif rising_edge(W_CLK_12M) then + if (W_SOUND_WE = '1') then + case(W_A(2 downto 0)) is + when "000" => W_FS(0) <= W_BDI(0); + when "001" => W_FS(1) <= W_BDI(0); + when "010" => W_FS(2) <= W_BDI(0); + when "011" => W_HIT <= W_BDI(0); +-- when "100" => UNUSED <= W_BDI(0); + when "101" => W_FIRE <= W_BDI(0); + when "110" => W_VOL1 <= W_BDI(0); + when "111" => W_VOL2 <= W_BDI(0); + when others => null; + end case; + end if; + end if; + end process; + +----- Parts 9M --------- + process(W_CLK_12M, I_RESET) + begin + if (I_RESET = '1') then + W_DAC <= (others=>'0'); + elsif rising_edge(W_CLK_12M) then + if (W_DRIVER_WE = '1') then + case(W_A(2 downto 0)) is + -- next 4 outputs go off board via ULN2075 buffer +-- when "000" => 1P START <= W_BDI(0); +-- when "001" => 2P START <= W_BDI(0); +-- when "010" => COIN LOCK <= W_BDI(0); +-- when "011" => COIN CTR <= W_BDI(0); + when "100" => W_DAC(0) <= W_BDI(0); -- 1M + when "101" => W_DAC(1) <= W_BDI(0); -- 470K + when "110" => W_DAC(2) <= W_BDI(0); -- 220K + when "111" => W_DAC(3) <= W_BDI(0); -- 100K + when others => null; + end case; + end if; + end if; + end process; + +------------------------------------------------------------------------------- +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_adec.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_adec.vhd new file mode 100644 index 00000000..51676803 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_adec.vhd @@ -0,0 +1,251 @@ +--------------------------------------------------------------------- +-- FPGA GALAXIAN ADDRESS DECDER +-- +-- Version : 2.01 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004- 4-30 galaxian modify by K.DEGAWA +-- 2004- 5- 6 first release. +-- 2004- 8-23 Improvement with T80-IP. +--------------------------------------------------------------------- +-- +--GALAXIAN Address Map +-- +-- Address Item(R..read-mode W..wight-mode) Parts +--0000 - 1FFF CPU-ROM..R ( 7H or 7K ) +--2000 - 3FFF CPU-ROM..R ( 7L ) +--4000 - 47FF CPU-RAM..RW ( 7N & 7P ) +--5000 - 57FF VID-RAM..RW +--5800 - 5FFF OBJ-RAM..RW +--6000 - SW0..R LAMP......W +--6800 - SW1..R SOUND.....W +--7000 - DIP..R +--7001 NMI_ON....W +--7004 STARS_ON..W +--7006 H_FLIP....W +--7007 V-FLIP....W +--7800 WDR..R PITCH.....W +-- +--W MODE +--6000 1P START +--6001 2P START +--6002 COIN LOCKOUT +--6003 COIN COUNTER +--6004 - 6007 SOUND CONTROL(OSC) +-- +--6800 SOUND CONTROL(FS1) +--6801 SOUND CONTROL(FS2) +--6802 SOUND CONTROL(FS3) +--6803 SOUND CONTROL(HIT) +--6805 SOUND CONTROL(SHOT) +--6806 SOUND CONTROL(VOL1) +--6807 SOUND CONTROL(VOL2) +-- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_ADEC is + port ( + I_CLK_12M : in std_logic; + I_CLK_6M : in std_logic; + I_CPU_CLK : in std_logic; + I_RSTn : in std_logic; + + I_CPU_A : in std_logic_vector(15 downto 0); + I_CPU_D : in std_logic; + I_MREQn : in std_logic; + I_RFSHn : in std_logic; + I_RDn : in std_logic; + I_WRn : in std_logic; + I_H_BL : in std_logic; + I_V_BLn : in std_logic; + + O_WAITn : out std_logic; + O_NMIn : out std_logic; + O_CPU_ROM_CS : out std_logic; + O_CPU_RAM_RD : out std_logic; + O_CPU_RAM_WR : out std_logic; + O_CPU_RAM_CS : out std_logic; + O_OBJ_RAM_RD : out std_logic; + O_OBJ_RAM_WR : out std_logic; + O_OBJ_RAM_RQ : out std_logic; + O_VID_RAM_RD : out std_logic; + O_VID_RAM_WR : out std_logic; + O_SW0_OE : out std_logic; + O_SW1_OE : out std_logic; + O_DIP_OE : out std_logic; + O_WDR_OE : out std_logic; + O_DRIVER_WE : out std_logic; + O_SOUND_WE : out std_logic; + O_PITCH : out std_logic; + O_H_FLIP : out std_logic; + O_V_FLIP : out std_logic; + O_BD_G : out std_logic; + O_STARS_ON : out std_logic + ); +end; + +architecture RTL of MC_ADEC is + signal W_8E1_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_8E2_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_8P_Q : std_logic_vector(7 downto 0) := (others => '0'); + signal W_8N_Q : std_logic_vector(7 downto 0) := (others => '0'); + signal W_8M_Q : std_logic_vector(7 downto 0) := (others => '0'); + signal W_9N_Q : std_logic_vector(7 downto 0) := (others => '0'); + signal W_NMI_ONn : std_logic := '0'; + -------- CPU WAITn ---------------------------------------------- +-- signal W_6S1_Q : std_logic := '0'; + signal W_6S1_Qn : std_logic := '0'; +-- signal W_6S2_Qn : std_logic := '0'; + + signal W_V_BL : std_logic := '0'; + +begin + W_NMI_ONn <= W_9N_Q(1); -- galaxian + +-- O_WAITn <= '1' ; -- No Wait + O_WAITn <= W_6S1_Qn; + + process(I_CPU_CLK, I_V_BLn) + begin + if (I_V_BLn = '0') then +-- W_6S1_Q <= '0'; + W_6S1_Qn <= '1'; + elsif rising_edge(I_CPU_CLK) then +-- W_6S1_Q <= not (I_H_BL or W_8P_Q(2)); + W_6S1_Qn <= I_H_BL or W_8P_Q(2); + end if; + end process; + +-- process(I_CPU_CLK) +-- begin +-- if falling_edge(I_CPU_CLK) then +-- W_6S2_Qn <= not W_6S1_Q; +-- end if; +-- end process; + +-------- CPU NMIn ----------------------------------------------- + W_V_BL <= not I_V_BLn; + process(W_V_BL, W_NMI_ONn) + begin + if (W_NMI_ONn = '0') then + O_NMIn <= '1'; + elsif rising_edge(W_V_BL) then + O_NMIn <= '0'; + end if; + end process; + + ------------------------------------------------------------------- + u_8e1 : entity work.LOGIC_74XX139 + port map ( + I_G => I_MREQn, + I_Sel(1) => I_CPU_A(15), + I_Sel(0) => I_CPU_A(14), + O_Q => W_8E1_Q + ); + + ---------- CPU_ROM CS 0000 - 3FFF --------------------------- + u_8e2 : entity work.LOGIC_74XX139 + port map ( + I_G => I_RDn, + I_Sel(1) => W_8E1_Q(0), + I_Sel(0) => I_CPU_A(13), + O_Q => W_8E2_Q + ); + + O_CPU_ROM_CS <= not (W_8E2_Q(0) and W_8E2_Q(1) ) ; -- 0000 - 3FFF + ------------------------------------------------------------------- + -- ADDRESS + -- W_8E1_Q[0] = 0000 - 3FFF ---- CPU_ROM_USE + -- W_8E1_Q[1] = 4000 - 7FFF ---- GALAXIAN USE *1 + -- W_8E1_Q[2] = 8000 - BFFF ---- MOONCREST USE + -- W_8E1_Q[3] = C000 - FFFF + + u_8p : entity work.LOGIC_74XX138 + port map ( + I_G1 => I_RFSHn, + I_G2a => W_8E1_Q(1), -- <= *1 + I_G2b => W_8E1_Q(1), -- <= *1 + I_Sel => I_CPU_A(13 downto 11), + O_Q => W_8P_Q + ); + + u_8n : entity work.LOGIC_74XX138 + port map ( + I_G1 => '1', + I_G2a => I_RDn, + I_G2b => W_8E1_Q(1), -- <= *1 + I_Sel => I_CPU_A(13 downto 11), + O_Q => W_8N_Q + ); + + u_8m : entity work.LOGIC_74XX138 + port map ( + -- I_G1 => W_6S2_Qn, + I_G1 => '1', -- No Wait + I_G2a => I_WRn, + I_G2b => W_8E1_Q(1), -- <= *1 + I_Sel => I_CPU_A(13 downto 11), + O_Q => W_8M_Q + ); + + O_BD_G <= not (W_8E1_Q(0) and W_8P_Q(0)); + O_OBJ_RAM_RQ <= not W_8P_Q(3); + + O_CPU_RAM_CS <= not (W_8N_Q(0) and W_8M_Q(0)); + + O_WDR_OE <= not W_8N_Q(7); + O_DIP_OE <= not W_8N_Q(6); + O_SW1_OE <= not W_8N_Q(5); + O_SW0_OE <= not W_8N_Q(4); + O_OBJ_RAM_RD <= not W_8N_Q(3); + O_VID_RAM_RD <= not W_8N_Q(2); +-- UNUSED <= not W_8N_Q(1); + O_CPU_RAM_RD <= not W_8N_Q(0); + + O_PITCH <= not W_8M_Q(7); +-- STARS_ON_ENA <= not W_8M_Q(6); + O_SOUND_WE <= not W_8M_Q(5); + O_DRIVER_WE <= not W_8M_Q(4); + O_OBJ_RAM_WR <= not W_8M_Q(3); + O_VID_RAM_WR <= not W_8M_Q(2); +-- UNUSED <= not W_8M_Q(1); + O_CPU_RAM_WR <= not W_8M_Q(0); + + ----- Parts 9N --------- + + process(I_CLK_12M, I_RSTn) + begin + if (I_RSTn = '0') then + W_9N_Q <= (others => '0'); + elsif rising_edge(I_CLK_12M) then + if (W_8M_Q(6) = '0') then + case I_CPU_A(2 downto 0) is + when "000" => W_9N_Q(0) <= I_CPU_D; + when "001" => W_9N_Q(1) <= I_CPU_D; + when "010" => W_9N_Q(2) <= I_CPU_D; + when "011" => W_9N_Q(3) <= I_CPU_D; + when "100" => W_9N_Q(4) <= I_CPU_D; + when "101" => W_9N_Q(5) <= I_CPU_D; + when "110" => W_9N_Q(6) <= I_CPU_D; + when "111" => W_9N_Q(7) <= I_CPU_D; + when others => null; + end case; + end if; + end if; + end process; + + O_STARS_ON <= W_9N_Q(4); + O_H_FLIP <= W_9N_Q(6); + O_V_FLIP <= W_9N_Q(7); + +end RTL; \ No newline at end of file diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_bram.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_bram.vhd new file mode 100644 index 00000000..ca6808bf --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_bram.vhd @@ -0,0 +1,182 @@ +------------------------------------------------------------------------------ +-- FPGA MOONCRESTA & GALAXIAN +-- FPGA BLOCK RAM I/F (XILINX SPARTAN) +-- +-- Version : 2.50 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- mc_col_rom(6L) added by k.Degawa +-- +-- 2004- 5- 6 first release. +-- 2004- 8-23 Improvement with T80-IP. K.Degawa +-- 2004- 9-18 added Xilinx Device K.Degawa +------------------------------------------------------------------------------ +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +-- mc_top.v use +entity MC_CPU_RAM is + port ( + I_CLK : in std_logic; + I_ADDR : in std_logic_vector(10 downto 0); + I_D : in std_logic_vector(7 downto 0); + I_WE : in std_logic; + I_OE : in std_logic; + O_D : out std_logic_vector(7 downto 0) + ); +end; +architecture RTL of MC_CPU_RAM is + + signal W_D : std_logic_vector(7 downto 0) := (others => '0'); +begin + O_D <= W_D when I_OE ='1' else (others=>'0'); + + ram_inst : work.spram generic map(11,8) + port map + ( + address => I_ADDR, + clock => I_CLK, + data => I_D, + wren => I_WE, + q => W_D + ); +end RTL; + +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +-- mc_video.v use +entity MC_OBJ_RAM is + port( + I_CLKA : in std_logic := '0'; + I_WEA : in std_logic := '0'; + I_CEA : in std_logic := '0'; + I_ADDRA : in std_logic_vector(7 downto 0); + I_DA : in std_logic_vector(7 downto 0); + O_DA : out std_logic_vector(7 downto 0); + + I_CLKB : in std_logic := '0'; + I_WEB : in std_logic := '0'; + I_CEB : in std_logic := '0'; + I_ADDRB : in std_logic_vector(7 downto 0); + I_DB : in std_logic_vector(7 downto 0); + O_DB : out std_logic_vector(7 downto 0) + ); + end; + +architecture RTL of MC_OBJ_RAM is +begin + + ram_inst : work.dpram generic map(8,8) + port map + ( + clock_a => I_CLKA, + address_a => I_ADDRA, + data_a => I_DA, + q_a => O_DA, + enable_a => I_CEA, + wren_a => I_WEA, + + clock_b => I_CLKB, + address_b => I_ADDRB, + data_b => I_DB, + q_b => O_DB, + enable_b => I_CEB, + wren_b => I_WEB + ); +end RTL; + +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +-- mc_video.v use +entity MC_VID_RAM is + port ( + I_CLKA : in std_logic := '0'; + I_WEA : in std_logic := '0'; + I_CEA : in std_logic := '0'; + I_ADDRA : in std_logic_vector(9 downto 0); + I_DA : in std_logic_vector(7 downto 0); + O_DA : out std_logic_vector(7 downto 0); + + I_CLKB : in std_logic := '0'; + I_WEB : in std_logic := '0'; + I_CEB : in std_logic := '0'; + I_ADDRB : in std_logic_vector(9 downto 0); + I_DB : in std_logic_vector(7 downto 0); + O_DB : out std_logic_vector(7 downto 0) + ); +end; + +architecture RTL of MC_VID_RAM is +begin + ram_inst : work.dpram generic map(10,8) + port map + ( + clock_a => I_CLKA, + address_a => I_ADDRA, + data_a => I_DA, + q_a => O_DA, + enable_a => I_CEA, + wren_a => I_WEA, + + clock_b => I_CLKB, + address_b => I_ADDRB, + data_b => I_DB, + q_b => O_DB, + enable_b => I_CEB, + wren_b => I_WEB + ); +end RTL; + +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +-- mc_video.v use +entity MC_LRAM is + port ( + I_CLK : in std_logic; + I_ADDR : in std_logic_vector(7 downto 0); + I_D : in std_logic_vector(4 downto 0); + I_WE : in std_logic; + O_Dn : out std_logic_vector(4 downto 0) + ); +end; + +architecture RTL of MC_LRAM is + signal W_D : std_logic_vector(4 downto 0) := (others => '0'); +begin + + O_Dn <= not W_D; + + ram_inst : work.dpram generic map(8,5) + port map + ( + clock_a => I_CLK, + address_a => I_ADDR, + data_a => I_D, + wren_a => not I_WE, + + clock_b => not I_CLK, + address_b => I_ADDR, + data_b => (others => '0'), + q_b => W_D, + enable_b => '1', + wren_b => '0' + ); +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_clocks.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_clocks.vhd new file mode 100644 index 00000000..014e6f7a --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_clocks.vhd @@ -0,0 +1,88 @@ +----------------------------------------------------------------------- +-- FPGA MOONCRESTA CLOCK GEN +-- +-- Version : 1.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +----------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +library unisim; + use unisim.vcomponents.all; + +entity CLOCKGEN is +port ( + CLKIN_IN : in std_logic; + RST_IN : in std_logic; + -- + O_CLK_24M : out std_logic; + O_CLK_18M : out std_logic; + O_CLK_12M : out std_logic; + O_CLK_06M : out std_logic +); +end; + +architecture RTL of CLOCKGEN is + signal state : std_logic_vector(1 downto 0) := (others => '0'); + signal ctr1 : std_logic_vector(1 downto 0) := (others => '0'); + signal ctr2 : std_logic_vector(2 downto 0) := (others => '0'); + signal CLKFB_IN : std_logic := '0'; + signal CLK0_BUF : std_logic := '0'; + signal CLKFX_BUF : std_logic := '0'; + signal CLK_72M : std_logic := '0'; + signal I_DCM_LOCKED : std_logic := '0'; + +begin + dcm_inst : DCM_SP + generic map ( + CLKFX_MULTIPLY => 9, + CLKFX_DIVIDE => 4, + CLKIN_PERIOD => 31.25 + ) + port map ( + CLKIN => CLKIN_IN, + CLKFB => CLKFB_IN, + RST => RST_IN, + CLK0 => CLK0_BUF, + CLKFX => CLKFX_BUF, + LOCKED => I_DCM_LOCKED + ); + + BUFG0 : BUFG port map (I=> CLK0_BUF, O => CLKFB_IN); + BUFG1 : BUFG port map (I=> CLKFX_BUF, O => CLK_72M); + O_CLK_06M <= ctr2(2); + O_CLK_12M <= ctr2(1); + O_CLK_24M <= ctr2(0); + O_CLK_18M <= ctr1(1); + + -- generate all clocks, 36Mhz, 18Mhz, 24Mhz, 12Mhz and 6Mhz + process(CLK_72M) + begin + if rising_edge(CLK_72M) then + if (I_DCM_LOCKED = '0') then + state <= "00"; + ctr1 <= (others=>'0'); + ctr2 <= (others=>'0'); + else + ctr1 <= ctr1 + 1; + case state is + when "00" => state <= "01"; ctr2 <= ctr2 + 1; + when "01" => state <= "10"; ctr2 <= ctr2 + 1; + when "10" => state <= "00"; + when "11" => state <= "00"; + when others => null; + end case; + end if; + end if; + end process; +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_col_pal.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_col_pal.vhd new file mode 100644 index 00000000..c4dc06ad --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_col_pal.vhd @@ -0,0 +1,78 @@ +------------------------------------------------------------------------------- +-- FPGA MOONCRESTA COLOR-PALETTE +-- +-- Version : 2.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004- 9-18 added Xilinx Device. K.Degawa +------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; +-- use ieee.numeric_std.all; + +--library UNISIM; +-- use UNISIM.Vcomponents.all; + +entity MC_COL_PAL is +port ( + I_CLK_12M : in std_logic; + I_CLK_6M : in std_logic; + I_VID : in std_logic_vector(1 downto 0); + I_COL : in std_logic_vector(2 downto 0); + I_C_BLnX : in std_logic; + + O_C_BLXn : out std_logic; + O_STARS_OFFn : out std_logic; + O_R : out std_logic_vector(2 downto 0); + O_G : out std_logic_vector(2 downto 0); + O_B : out std_logic_vector(2 downto 0) +); +end; + +architecture RTL of MC_COL_PAL is + --- Parts 6M -------------------------------------------------------- + signal W_COL_ROM_DO : std_logic_vector(7 downto 0) := (others => '0'); + signal W_6M_DI : std_logic_vector(6 downto 0) := (others => '0'); + signal W_6M_DO : std_logic_vector(6 downto 0) := (others => '0'); + signal W_6M_CLR : std_logic := '0'; + +begin + W_6M_DI <= I_COL(2 downto 0) & I_VID(1 downto 0) & not (I_VID(0) or I_VID(1)) & I_C_BLnX; + W_6M_CLR <= W_6M_DI(0) or W_6M_DO(0); + O_C_BLXn <= W_6M_DI(0) or W_6M_DO(0); + O_STARS_OFFn <= W_6M_DO(1); + +--always@(posedge I_CLK_6M or negedge W_6M_CLR) + process(I_CLK_6M, W_6M_CLR) + begin + if (W_6M_CLR = '0') then + W_6M_DO <= (others => '0'); + elsif rising_edge(I_CLK_6M) then + W_6M_DO <= W_6M_DI; + end if; + end process; + + --- COL ROM -------------------------------------------------------- +--wire W_COL_ROM_OEn = W_6M_DO[1]; + + galaxian_6l : entity work.GALAXIAN_6L + port map ( + CLK => I_CLK_12M, + ADDR => W_6M_DO(6 downto 2), + DATA => W_COL_ROM_DO + ); + + --- VID OUT -------------------------------------------------------- + O_R <= W_COL_ROM_DO(2 downto 0); + O_G <= W_COL_ROM_DO(5 downto 3); + O_B <= W_COL_ROM_DO(7 downto 6) & "0"; + +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_hv_count.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_hv_count.vhd new file mode 100644 index 00000000..f310321b --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_hv_count.vhd @@ -0,0 +1,145 @@ +----------------------------------------------------------------------- +-- FPGA MOONCRESTA H & V COUNTER +-- +-- Version : 2.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004- 9-22 +----------------------------------------------------------------------- +-- MoonCrest hv_count +-- H_CNT 0 - 255 , 384 - 511 Total 384 count +-- V_CNT 0 - 255 , 504 - 511 Total 264 count +------------------------------------------------------------------------------------------- +-- H_CNT[0], H_CNT[1], H_CNT[2], H_CNT[3], H_CNT[4], H_CNT[5], H_CNT[6], H_CNT[7], H_CNT[8], +-- 1 H 2 H 4 H 8 H 16 H 32 H 64 H 128 H 256 H +------------------------------------------------------------------------------------------- +-- V_CNT[0], V_CNT[1], V_CNT[2], V_CNT[3], V_CNT[4], V_CNT[5], V_CNT[6], V_CNT[7] +-- 1 V 2 V 4 V 8 V 16 V 32 V 64 V 128 V +------------------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_HV_COUNT is + port( + I_CLK : in std_logic; + I_RSTn : in std_logic; + O_H_CNT : out std_logic_vector(8 downto 0); + O_H_SYNC : out std_logic; + O_H_BL : out std_logic; + O_V_BL2n : out std_logic; + O_V_CNT : out std_logic_vector(7 downto 0); + O_V_SYNC : out std_logic; + O_V_BLn : out std_logic; + O_C_BLn : out std_logic + ); +end; + +architecture RTL of MC_HV_COUNT is + signal H_CNT : std_logic_vector(8 downto 0) := (others => '0'); + signal V_CNT : std_logic_vector(8 downto 0) := (others => '0'); + signal H_SYNC : std_logic := '0'; + signal H_CLK : std_logic := '0'; + signal H_BL : std_logic := '0'; + signal V_BLn : std_logic := '0'; + signal V_BL2n : std_logic := '0'; + +begin +--------- H_COUNT ---------------------------------------- + + process(I_CLK) + begin + if rising_edge(I_CLK) then + if (H_CNT = 255) then + H_CNT <= std_logic_vector(to_unsigned(384, H_CNT'length)); + else + H_CNT <= H_CNT + 1 ; + end if; + end if; + end process; + + O_H_CNT <= H_CNT; + +--------- H_SYNC ---------------------------------------- + H_CLK <= H_CNT(4); + process(H_CLK, H_CNT(8)) + begin + if (H_CNT(8) = '0') then + H_SYNC <= '0'; + elsif rising_edge(H_CLK) then + H_SYNC <= (not H_CNT(6) ) and H_CNT(5); + end if; + end process; + + O_H_SYNC <= H_SYNC; + +--------- H_BL ------------------------------------------ + + process(I_CLK) + begin + if rising_edge(I_CLK) then + if H_CNT = 387 then + H_BL <= '1'; + elsif H_CNT = 503 then + H_BL <= '0'; + end if; + end if; + end process; + + O_H_BL <= H_BL; + +--------- V_COUNT ---------------------------------------- + process(H_SYNC, I_RSTn) + begin + if (I_RSTn = '0') then + V_CNT <= (others => '0'); + elsif rising_edge(H_SYNC) then + if (V_CNT = 255) then + V_CNT <= std_logic_vector(to_unsigned(504, V_CNT'length)); + else + V_CNT <= V_CNT + 1 ; + end if; + end if; + end process; + + O_V_CNT <= V_CNT(7 downto 0); + O_V_SYNC <= V_CNT(8); + +--------- V_BLn ------------------------------------------ + + process(H_SYNC) + begin + if rising_edge(H_SYNC) then + if V_CNT(7 downto 0) = 239 then + V_BLn <= '0'; + elsif V_CNT(7 downto 0) = 15 then + V_BLn <= '1'; + end if; + end if; + end process; + + process(H_SYNC) + begin + if rising_edge(H_SYNC) then + if V_CNT(7 downto 0) = 239 then + V_BL2n <= '0'; + elsif V_CNT(7 downto 0) = 16 then + V_BL2n <= '1'; + end if; + end if; + end process; + + O_V_BLn <= V_BLn; + O_V_BL2n <= V_BL2n; +------- C_BLn ------------------------------------------ + O_C_BLn <= V_BLn and (not H_CNT(8)); + +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_inport.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_inport.vhd new file mode 100644 index 00000000..4c47368c --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_inport.vhd @@ -0,0 +1,78 @@ +----------------------------------------------------------------------- +-- FPGA MOONCRESTA INPORT +-- +-- Version : 1.01 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004-4-30 galaxian modify by K.DEGAWA +----------------------------------------------------------------------- + +-- DIP SW 0 1 2 3 4 5 +----------------------------------------------------------------- +-- COIN CHUTE +-- 1 COIN/1 PLAY 1'b0 1'b0 +-- 2 COIN/1 PLAY 1'b1 1'b0 +-- 1 COIN/2 PLAY 1'b0 1'b1 +-- FREE PLAY 1'b1 1'b1 +-- BOUNS +-- 1'b0 1'b0 +-- 1'b1 1'b0 +-- 1'b0 1'b1 +-- 1'b1 1'b1 +-- LIVES +-- 2 1'b0 +-- 3 1'b1 +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_INPORT is +port ( + I_COIN1 : in std_logic; -- active high + I_COIN2 : in std_logic; -- active high + I_1P_LE : in std_logic; -- active high + I_1P_RI : in std_logic; -- active high + I_1P_SH : in std_logic; -- active high + I_2P_LE : in std_logic; + I_2P_RI : in std_logic; + I_2P_SH : in std_logic; + I_1P_UP : in std_logic; + I_2P_UP : in std_logic; + I_1P_DN : in std_logic; + I_2P_DN : in std_logic; + I_1P_START : in std_logic; -- active high + I_2P_START : in std_logic; -- active high + I_SW0_OE : in std_logic; + I_SW1_OE : in std_logic; + I_DIP_OE : in std_logic; + O_D : out std_logic_vector(7 downto 0) +); + +end; + +architecture RTL of MC_INPORT is + + constant W_TABLE : std_logic := '0'; -- UP = 0; + constant W_TEST : std_logic := '0'; + constant W_SERVICE : std_logic := '0'; + + signal W_SW0_DO : std_logic_vector(7 downto 0) := (others => '0'); + signal W_SW1_DO : std_logic_vector(7 downto 0) := (others => '0'); + signal W_DIP_DO : std_logic_vector(7 downto 0) := (others => '0'); + +begin + + W_SW0_DO <= x"00" when I_SW0_OE = '0' else I_1P_UP & I_2P_UP & I_1P_DN & I_1P_SH & I_1P_RI & I_1P_LE & I_COIN2 & I_COIN1; + W_SW1_DO <= x"00" when I_SW1_OE = '0' else "01" & I_2P_DN & I_2P_SH & I_2P_RI & I_2P_LE & I_2P_START & I_1P_START; + W_DIP_DO <= x"00" when I_DIP_OE = '0' else "00000100"; + O_D <= W_SW0_DO or W_SW1_DO or W_DIP_DO ; + +end RTL; \ No newline at end of file diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_ld_pls.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_ld_pls.vhd new file mode 100644 index 00000000..0945fe35 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_ld_pls.vhd @@ -0,0 +1,115 @@ +------------------------------------------------------------------------------- +-- FPGA MOONCRESTA VIDEO-LD_PLS_GEN +-- +-- Version : 2.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +-- 2004- 9-22 The problem where missile sometimes didn't come out was fixed. +------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_LD_PLS is + port ( + I_CLK_6M : in std_logic; + I_H_CNT : in std_logic_vector(8 downto 0); + I_3D_DI : in std_logic; + + O_LDn : out std_logic; + O_CNTRLDn : out std_logic; + O_CNTRCLRn : out std_logic; + O_COLLn : out std_logic; + O_VPLn : out std_logic; + O_OBJDATALn : out std_logic; + O_MLDn : out std_logic; + O_SLDn : out std_logic + ); +end; + +architecture RTL of MC_LD_PLS is + signal W_4C1_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_4C2_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_4C1_Q3 : std_logic := '0'; + signal W_4C2_B : std_logic := '0'; + signal W_4D1_G : std_logic := '0'; + signal W_4D1_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_4D2_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_5C_Q : std_logic := '0'; + signal W_HCNT : std_logic := '0'; +begin + O_LDn <= W_4D1_G; + O_CNTRLDn <= W_4D1_Q(2); + O_CNTRCLRn <= W_4D1_Q(0); + O_COLLn <= W_4D2_Q(2); + O_VPLn <= W_4D2_Q(0); + O_OBJDATALn <= W_4C1_Q(2); + O_MLDn <= W_4C2_Q(0); + O_SLDn <= W_4C2_Q(1); + W_4D1_G <= not (I_H_CNT(0) and I_H_CNT(1) and I_H_CNT(2)); + W_HCNT <= not (I_H_CNT(6) and I_H_CNT(5) and I_H_CNT(4) and I_H_CNT(3)); + -- Parts 4D + u_4d1 : entity work.LOGIC_74XX139 + port map( + I_G => W_4D1_G, + I_Sel(1) => I_H_CNT(8), + I_Sel(0) => I_H_CNT(3), + O_Q =>W_4D1_Q + ); + + u_4d2 : entity work.LOGIC_74XX139 + port map( + I_G => W_5C_Q, + I_Sel(1) => I_H_CNT(2), + I_Sel(0) => I_H_CNT(1), + O_Q => W_4D2_Q + ); + + -- Parts 4C + u_4c1 : entity work.LOGIC_74XX139 + port map( + I_G => W_4D2_Q(1), + I_Sel(1) => I_H_CNT(8), + I_Sel(0) => I_H_CNT(3), + O_Q => W_4C1_Q + ); + + u_4c2 : entity work.LOGIC_74XX139 + port map( + I_G => W_4D1_Q(3), + I_Sel(1) => W_4C2_B, + I_Sel(0) => W_HCNT, + O_Q => W_4C2_Q + ); + + process(I_CLK_6M) + begin + if falling_edge(I_CLK_6M) then + W_5C_Q <= I_H_CNT(0); + end if; + end process; + + -- 2004-9-22 added + process(I_CLK_6M) + begin + if rising_edge(I_CLK_6M) then + W_4C1_Q3 <= W_4C1_Q(3); + end if; + end process; + + process(W_4C1_Q3) + begin + if rising_edge(W_4C1_Q3) then + W_4C2_B <= I_3D_DI; + end if; + end process; + +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_logic.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_logic.vhd new file mode 100644 index 00000000..5dae8a87 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_logic.vhd @@ -0,0 +1,92 @@ +------------------------------------------------------------------------------- +-- FPGA MOONCRESTA LOGIC IP MODULE +-- +-- Version : 1.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +------------------------------------------------------------------------------- + +library ieee; + use ieee.std_logic_1164.all; + use ieee.numeric_std.all; + +------------------------------------------------------------------------------- +-- 74xx138 +-- 3-to-8 line decoder +------------------------------------------------------------------------------- +entity LOGIC_74XX138 is + port ( + I_G1 : in std_logic; + I_G2a : in std_logic; + I_G2b : in std_logic; + I_Sel : in std_logic_vector(2 downto 0); + O_Q : out std_logic_vector(7 downto 0) + ); +end logic_74xx138; + +architecture RTL of LOGIC_74XX138 is + signal I_G : std_logic_vector(2 downto 0) := (others => '0'); + +begin + I_G <= I_G1 & I_G2a & I_G2b; + + xx138 : process(I_G, I_Sel) + begin + if(I_G = "100" ) then + case I_Sel is + when "000" => O_Q <= "11111110"; + when "001" => O_Q <= "11111101"; + when "010" => O_Q <= "11111011"; + when "011" => O_Q <= "11110111"; + when "100" => O_Q <= "11101111"; + when "101" => O_Q <= "11011111"; + when "110" => O_Q <= "10111111"; + when "111" => O_Q <= "01111111"; + when others => null; + end case; + else + O_Q <= (others => '1'); + end if; + end process; +end RTL; + +library ieee; + use ieee.std_logic_1164.all; + use ieee.numeric_std.all; + +------------------------------------------------------------------------------- +-- 74xx139 +-- 2-to-4 line decoder +------------------------------------------------------------------------------- +entity LOGIC_74XX139 is + port ( + I_G : in std_logic; + I_Sel : in std_logic_vector(1 downto 0); + O_Q : out std_logic_vector(3 downto 0) + ); +end; + +architecture RTL of LOGIC_74XX139 is +begin + xx139 : process (I_G, I_Sel) + begin + if I_G = '0' then + case I_Sel is + when "00" => O_Q <= "1110"; + when "01" => O_Q <= "1101"; + when "10" => O_Q <= "1011"; + when "11" => O_Q <= "0111"; + when others => null; + end case; + else + O_Q <= "1111"; + end if; + end process; +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_missile.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_missile.vhd new file mode 100644 index 00000000..c5aa6633 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_missile.vhd @@ -0,0 +1,107 @@ +-------------------------------------------------------------------------------- +---- FPGA MOONCRESTA VIDEO-MISSILE +---- +---- Version : 2.00 +---- +---- Copyright(c) 2004 Katsumi Degawa , All rights reserved +---- +---- Important ! +---- +---- This program is freeware for non-commercial use. +---- The author does not guarantee this program. +---- You can use this at your own risk. +---- +---- 2004- 9-22 The problem which missile didn't sometimes come out from was improved. +-------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_MISSILE is + port( + I_CLK_6M : in std_logic; + I_CLK_18M : in std_logic; + I_C_BLn_X : in std_logic; + I_MLDn : in std_logic; + I_SLDn : in std_logic; + I_HPOS : in std_logic_vector (7 downto 0); + + O_MISSILEn : out std_logic; + O_SHELLn : out std_logic + ); +end; + +architecture RTL of MC_MISSILE is + signal W_45R_Q : std_logic_vector (7 downto 0) := (others => '0'); + signal W_45S_Q : std_logic_vector (7 downto 0) := (others => '0'); + signal W_5P1_Q : std_logic := '0'; + signal W_5P2_Q : std_logic := '0'; + signal W_5P1_CLK : std_logic := '0'; + signal W_5P2_CLK : std_logic := '0'; +begin + + O_MISSILEn <= W_5P1_CLK; + O_SHELLn <= W_5P2_CLK; + + -- missile counter + process(I_CLK_6M) + begin + if falling_edge(I_CLK_6M) then + if (I_MLDn = '0') then + W_45R_Q <= I_HPOS; + else + if (I_C_BLn_X = '1') then + W_45R_Q <= W_45R_Q + 1; + if (W_45R_Q(7 downto 2) = "111111") and W_5P1_Q = '1' then + W_5P1_CLK <= '0'; + else + W_5P1_CLK <= '1'; + end if; + end if; + end if; + end if; + end process; + + -- shell counter + process(I_CLK_6M) + begin + if falling_edge(I_CLK_6M) then + if(I_SLDn = '0') then + W_45S_Q <= I_HPOS; + else + if(I_C_BLn_X = '1') then + W_45S_Q <= W_45S_Q + 1; + if (W_45S_Q(7 downto 2) = "111111") and W_5P2_Q = '1' then + W_5P2_CLK <= '0'; + else + W_5P2_CLK <= '1'; + end if; + end if; + end if; + end if; + end process; + + -- Standard D-type flip-flop with D input tied low, async active + -- low preset (I_MLDn) and clock active on rising edge (W_5P1_CLK) + process(W_5P1_CLK, I_MLDn) + begin + if (I_MLDn = '0') then + W_5P1_Q <= '1'; + elsif rising_edge(W_5P1_CLK) then + W_5P1_Q <= '0'; + end if; + end process; + + -- Standard D-type flip-flop with D input tied low, async active + -- low preset (I_SLDn) and clock active on rising edge (W_5P2_CLK) + process(W_5P2_CLK, I_SLDn) + begin + if (I_SLDn = '0') then + W_5P2_Q <= '1'; + elsif rising_edge(W_5P2_CLK) then + W_5P2_Q <= '0'; + end if; + end process; + +end RTL; \ No newline at end of file diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_a.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_a.vhd new file mode 100644 index 00000000..ee0c66be --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_a.vhd @@ -0,0 +1,117 @@ +------------------------------------------------------------------------------ +-- FPGA MOONCRESTA SOUND I/F +-- +-- Version : 1.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +------------------------------------------------------------------------------ +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + use IEEE.std_logic_arith.all; + +entity MC_SOUND_A is +port ( + I_CLK_12M : in std_logic; + I_CLK_6M : in std_logic; + I_H_CNT1 : in std_logic; + I_BD : in std_logic_vector(7 downto 0); + I_PITCH : in std_logic; + I_VOL1 : in std_logic; + I_VOL2 : in std_logic; + + O_SDAT : out std_logic_vector(7 downto 0); + O_DO : out std_logic_vector(3 downto 0) +); +end; + +architecture RTL of MC_SOUND_A is + signal W_PITCH : std_logic := '0'; + signal W_89K_LDn : std_logic := '0'; + signal W_89K_Q : std_logic_vector(7 downto 0) := (others => '0'); + signal W_89K_LDATA : std_logic_vector(7 downto 0) := (others => '0'); + signal W_6T_Q : std_logic_vector(3 downto 0) := (others => '0'); + signal W_SDAT0 : std_logic_vector(7 downto 0) := (others => '0'); + signal W_SDAT2 : std_logic_vector(7 downto 0) := (others => '0'); + signal W_SDAT3 : std_logic_vector(7 downto 0) := (others => '0'); + +begin + O_DO <= W_6T_Q; + + process (I_CLK_12M) + begin + if rising_edge(I_CLK_12M) then + W_PITCH <= I_PITCH; + if (W_89K_Q = x"ff") then + W_89K_LDn <= '0' ; + else + W_89K_LDn <= '1' ; + end if; + end if; + end process; + + -- Parts 9J + process (W_PITCH) + begin + if falling_edge(W_PITCH) then + W_89K_LDATA <= I_BD; + end if; + end process; + + process (I_H_CNT1) + begin + if rising_edge(I_H_CNT1) then + if (W_89K_LDn = '0') then + W_89K_Q <= W_89K_LDATA; + else + W_89K_Q <= W_89K_Q + 1; + end if; + end if; + end process; + + process (W_89K_LDn) + begin + if falling_edge(W_89K_LDn) then + W_6T_Q <= W_6T_Q + 1; + end if; + end process; + + process (I_CLK_6M) + begin + if rising_edge(I_CLK_6M) then + O_SDAT <= (x"14" + W_SDAT3) + (W_SDAT0 + W_SDAT2); + + if W_6T_Q(0)='1' then + W_SDAT0 <= x"2a"; + else + W_SDAT0 <= (others => '0'); + end if; + + if W_6T_Q(2)='1' then + if I_VOL1 = '1' then + W_SDAT2 <= x"69"; + else + W_SDAT2 <= x"39"; + end if; + else + W_SDAT2 <= (others => '0'); + end if; + + if (W_6T_Q(3)='1') and (I_VOL2 = '1') then + W_SDAT3 <= x"48" ; + else + W_SDAT3 <= (others => '0'); + end if; + + end if; + end process; + +end; \ No newline at end of file diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_b.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_b.vhd new file mode 100644 index 00000000..b74e4bb1 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_b.vhd @@ -0,0 +1,253 @@ +-------------------------------------------------------------------------------- +---- FPGA MOONCRESTA WAVE SOUND +---- +---- Version : 1.00 +---- +---- Copyright(c) 2004 Katsumi Degawa , All rights reserved +---- +---- Important ! +---- +---- This program is freeware for non-commercial use. +---- The author does no guarantee this program. +---- You can use this at your own risk. +---- +-------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +--pragma translate_off +-- use ieee.std_logic_textio.all; +-- use std.textio.all; +--pragma translate_on + +entity MC_SOUND_B is + port( + I_CLK1 : in std_logic; -- 6MHz + I_RSTn : in std_logic; + I_SW : in std_logic_vector( 2 downto 0); + I_DAC : in std_logic_vector( 3 downto 0); + I_FS : in std_logic_vector( 2 downto 0); + O_SDAT : out std_logic_vector( 7 downto 0) + ); +end; + +architecture RTL of MC_SOUND_B is +constant sample_time : integer := 557; -- sample time : 557 = 11025Hz, 557/2 = 22050Hz +constant fire_cnt : std_logic_vector(15 downto 0) := x"2000"; +constant hit_cnt : std_logic_vector(15 downto 0) := x"2000"; + +signal sample : std_logic_vector(10 downto 0) := (others => '0'); +signal sample_pls : std_logic := '0'; +signal s0_trg_ff : std_logic_vector( 1 downto 0) := (others => '0'); +signal s0_trg : std_logic := '0'; +signal s1_trg_ff : std_logic_vector( 1 downto 0) := (others => '0'); +signal s1_trg : std_logic := '0'; +signal fire_addr : std_logic_vector(15 downto 0) := (others => '0'); +signal hit_addr : std_logic_vector(15 downto 0) := (others => '0'); + +signal WAV_D0 : std_logic_vector( 7 downto 0) := (others => '0'); +signal WAV_D1 : std_logic_vector( 7 downto 0) := (others => '0'); + +signal W_VCO1_STEP: std_logic_vector( 7 downto 0) := (others => '0'); +signal W_VCO2_STEP: std_logic_vector( 7 downto 0) := (others => '0'); +signal W_VCO3_STEP: std_logic_vector( 7 downto 0) := (others => '0'); +signal W_VCO1_OUT : std_logic_vector( 7 downto 0) := (others => '0'); +signal W_VCO2_OUT : std_logic_vector( 7 downto 0) := (others => '0'); +signal W_VCO3_OUT : std_logic_vector( 7 downto 0) := (others => '0'); +signal VCO_CTR : std_logic_vector(24 downto 0) := (others => '0'); + +signal SDAT : std_logic_vector(10 downto 0) := (others => '0'); + +begin + -- ideally we should divide by 5 because this is the sum of 5 channels + -- but in practice we divide by 4 and just clip sounds that are too loud. + O_SDAT <= SDAT(9 downto 2) when SDAT(10) = '0' else (others=>'1'); -- clip overrange sounds + + process(I_CLK1) + begin + if rising_edge(I_CLK1) then + SDAT <= ("000" & W_VCO3_OUT) + ( ( ("000" & W_VCO2_OUT) + ("000" & W_VCO1_OUT) ) + ( ("000" & WAV_D0) + ("000" & WAV_D1) ) ); + end if; + end process; + + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + sample <= (others => '0'); + sample_pls <= '0'; + elsif rising_edge(I_CLK1) then + if (sample = sample_time - 1) then + sample <= (others => '0'); + sample_pls <= '1'; + else + sample <= sample + 1; + sample_pls <= '0'; + end if; + end if; + end process; + +------------- FIRE SOUND ------------------------------------------ + mc_roms_fire : entity work.GAL_FIR + port map ( + CLK => I_CLK1, + ADDR => fire_addr(12 downto 0), + DATA => WAV_D0 + ); + + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + s0_trg_ff <= (others => '0'); + s0_trg <= '0'; + elsif rising_edge(I_CLK1) then + s0_trg_ff(0) <= I_SW(0); + s0_trg_ff(1) <= s0_trg_ff(0); + s0_trg <= not s0_trg_ff(1) and s0_trg_ff(0); + end if; + end process; + + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + fire_addr <= fire_cnt; + elsif rising_edge(I_CLK1) then + if (s0_trg = '1') then + fire_addr <= (others => '0'); + else + if(sample_pls = '1') then + if(fire_addr <= fire_cnt) then + fire_addr <= fire_addr + 1; + else + fire_addr <= fire_addr ; + end if; + end if; + end if; + end if; + end process; + +------------- HIT SOUND ------------------------------------------ + mc_roms_hit : entity work.GAL_HIT + port map ( + CLK => I_CLK1, + ADDR => hit_addr(12 downto 0), + DATA => WAV_D1 + ); + + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + s1_trg_ff <= (others => '0'); + s1_trg <= '0'; + elsif rising_edge(I_CLK1) then + s1_trg_ff(0) <= I_SW(1); + s1_trg_ff(1) <= s1_trg_ff(0); + s1_trg <= not s1_trg_ff(1) and s1_trg_ff(0); + end if; + end process; + + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + hit_addr <= hit_cnt; + elsif rising_edge(I_CLK1) then + if (s1_trg = '1') then + hit_addr <= (others => '0'); + else + if (sample_pls = '1') then + if (hit_addr <= hit_cnt) then + hit_addr <= hit_addr + 1 ; + else + hit_addr <= hit_addr ; + end if; + end if; + end if; + end if; + end process; + +--------------- EFFECT SOUND --------------------------------------- + +-- 9R modulator voltage generator based on DAC value + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + VCO_CTR <= (others=>'0'); + elsif rising_edge(I_CLK1) then + VCO_CTR <= VCO_CTR + (not I_DAC); + end if; + end process; + + -- modulator frequency lookup tables for the three VCOs + process(I_CLK1, I_RSTn) + begin + if (I_RSTn = '0') then + elsif rising_edge(I_CLK1) then + case VCO_CTR(23 downto 19) is + when "00000" => W_VCO1_STEP <= x"2A"; W_VCO2_STEP <= x"3A"; W_VCO3_STEP <= x"54"; + when "00001" => W_VCO1_STEP <= x"29"; W_VCO2_STEP <= x"39"; W_VCO3_STEP <= x"53"; + when "00010" => W_VCO1_STEP <= x"29"; W_VCO2_STEP <= x"38"; W_VCO3_STEP <= x"52"; + when "00011" => W_VCO1_STEP <= x"28"; W_VCO2_STEP <= x"37"; W_VCO3_STEP <= x"50"; + when "00100" => W_VCO1_STEP <= x"28"; W_VCO2_STEP <= x"37"; W_VCO3_STEP <= x"4F"; + when "00101" => W_VCO1_STEP <= x"27"; W_VCO2_STEP <= x"36"; W_VCO3_STEP <= x"4E"; + when "00110" => W_VCO1_STEP <= x"27"; W_VCO2_STEP <= x"35"; W_VCO3_STEP <= x"4D"; + when "00111" => W_VCO1_STEP <= x"26"; W_VCO2_STEP <= x"34"; W_VCO3_STEP <= x"4C"; + when "01000" => W_VCO1_STEP <= x"25"; W_VCO2_STEP <= x"33"; W_VCO3_STEP <= x"4A"; + when "01001" => W_VCO1_STEP <= x"25"; W_VCO2_STEP <= x"33"; W_VCO3_STEP <= x"49"; + when "01010" => W_VCO1_STEP <= x"24"; W_VCO2_STEP <= x"32"; W_VCO3_STEP <= x"48"; + when "01011" => W_VCO1_STEP <= x"24"; W_VCO2_STEP <= x"31"; W_VCO3_STEP <= x"47"; + when "01100" => W_VCO1_STEP <= x"23"; W_VCO2_STEP <= x"30"; W_VCO3_STEP <= x"46"; + when "01101" => W_VCO1_STEP <= x"23"; W_VCO2_STEP <= x"2F"; W_VCO3_STEP <= x"44"; + when "01110" => W_VCO1_STEP <= x"22"; W_VCO2_STEP <= x"2F"; W_VCO3_STEP <= x"43"; + when "01111" => W_VCO1_STEP <= x"21"; W_VCO2_STEP <= x"2E"; W_VCO3_STEP <= x"42"; + when "10000" => W_VCO1_STEP <= x"21"; W_VCO2_STEP <= x"2D"; W_VCO3_STEP <= x"41"; + when "10001" => W_VCO1_STEP <= x"20"; W_VCO2_STEP <= x"2C"; W_VCO3_STEP <= x"40"; + when "10010" => W_VCO1_STEP <= x"20"; W_VCO2_STEP <= x"2B"; W_VCO3_STEP <= x"3F"; + when "10011" => W_VCO1_STEP <= x"1F"; W_VCO2_STEP <= x"2B"; W_VCO3_STEP <= x"3D"; + when "10100" => W_VCO1_STEP <= x"1F"; W_VCO2_STEP <= x"2A"; W_VCO3_STEP <= x"3C"; + when "10101" => W_VCO1_STEP <= x"1E"; W_VCO2_STEP <= x"29"; W_VCO3_STEP <= x"3B"; + when "10110" => W_VCO1_STEP <= x"1E"; W_VCO2_STEP <= x"28"; W_VCO3_STEP <= x"3A"; + when "10111" => W_VCO1_STEP <= x"1D"; W_VCO2_STEP <= x"28"; W_VCO3_STEP <= x"39"; + when "11000" => W_VCO1_STEP <= x"1C"; W_VCO2_STEP <= x"27"; W_VCO3_STEP <= x"37"; + when "11001" => W_VCO1_STEP <= x"1C"; W_VCO2_STEP <= x"26"; W_VCO3_STEP <= x"36"; + when "11010" => W_VCO1_STEP <= x"1B"; W_VCO2_STEP <= x"25"; W_VCO3_STEP <= x"35"; + when "11011" => W_VCO1_STEP <= x"1B"; W_VCO2_STEP <= x"24"; W_VCO3_STEP <= x"34"; + when "11100" => W_VCO1_STEP <= x"1A"; W_VCO2_STEP <= x"24"; W_VCO3_STEP <= x"33"; + when "11101" => W_VCO1_STEP <= x"1A"; W_VCO2_STEP <= x"23"; W_VCO3_STEP <= x"32"; + when "11110" => W_VCO1_STEP <= x"19"; W_VCO2_STEP <= x"22"; W_VCO3_STEP <= x"30"; + when "11111" => W_VCO1_STEP <= x"18"; W_VCO2_STEP <= x"21"; W_VCO3_STEP <= x"2F"; + when others => null; + end case; + end if; + end process; + +-- 8R VCO 240Hz - 140Hz (8) + mc_vco1 : entity work.MC_SOUND_VCO + port map ( + I_CLK => I_CLK1, + I_RSTn => I_RSTn, + I_FS => I_FS(0), + I_STEP => W_VCO1_STEP, + O_WAV => W_VCO1_OUT + ); + +-- 8S VCO 330Hz - 190Hz (11) + mc_vco2 : entity work.MC_SOUND_VCO + port map ( + I_CLK => I_CLK1, + I_RSTn => I_RSTn, + I_FS => I_FS(1), + I_STEP => W_VCO2_STEP, + O_WAV => W_VCO2_OUT + ); + +-- 8T VCO 480Hz - 270Hz (16) + mc_vco3 : entity work.MC_SOUND_VCO + port map ( + I_CLK => I_CLK1, + I_RSTn => I_RSTn, + I_FS => I_FS(2), + I_STEP => W_VCO3_STEP, + O_WAV => W_VCO3_OUT + ); +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_vco.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_vco.vhd new file mode 100644 index 00000000..e2a63e85 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_sound_vco.vhd @@ -0,0 +1,49 @@ +-------------------------------------------------------------------------------- +---- FPGA VCO +-------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +use work.sine_package.all; + +-- O_CLK = (I_CLK / 2^20) * I_STEP +entity MC_SOUND_VCO is + port( + I_CLK : in std_logic; + I_RSTn : in std_logic; + I_FS : in std_logic; + I_STEP : in std_logic_vector( 7 downto 0); + O_WAV : out std_logic_vector( 7 downto 0) + ); +end; + +architecture RTL of MC_SOUND_VCO is + signal VCO1_CTR : std_logic_vector(19 downto 0) := (others => '0'); + signal sine : std_logic_vector(14 downto 0) := (others => '0'); + +begin + O_WAV <= sine(14 downto 7); + process(I_CLK, I_RSTn) + begin + if (I_RSTn = '0') then + VCO1_CTR <= (others=>'0'); + elsif rising_edge(I_CLK) then + if I_FS = '1' then + VCO1_CTR <= VCO1_CTR + I_STEP; + case VCO1_CTR(19 downto 18) is + when "00" => + sine <= "100000000000000" + std_logic_vector( to_signed(get_table_value( VCO1_CTR(17 downto 11)), 15)); + when "01" => + sine <= "100000000000000" + std_logic_vector( to_signed(get_table_value( not VCO1_CTR(17 downto 11)), 15)); + when "10" => + sine <= "100000000000000" + std_logic_vector(-to_signed(get_table_value( VCO1_CTR(17 downto 11)), 15)); + when "11" => + sine <= "100000000000000" + std_logic_vector(-to_signed(get_table_value( not VCO1_CTR(17 downto 11)), 15)); + when others => null; + end case; + end if; + end if; + end process; +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_stars.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_stars.vhd new file mode 100644 index 00000000..b91197b3 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_stars.vhd @@ -0,0 +1,90 @@ +------------------------------------------------------------------------------ +-- FPGA MOONCRESTA STARS +-- +-- Version : 2.00 +-- +-- Copyright(c) 2004 Katsumi Degawa , All rights reserved +-- +-- Important ! +-- +-- This program is freeware for non-commercial use. +-- The author does not guarantee this program. +-- You can use this at your own risk. +-- +------------------------------------------------------------------------------ +library ieee; + use ieee.std_logic_1164.all; + use ieee.numeric_std.all; + +entity MC_STARS is + port ( + I_CLK_18M : in std_logic; + I_CLK_6M : in std_logic; + I_H_FLIP : in std_logic; + I_V_SYNC : in std_logic; + I_8HF : in std_logic; + I_256HnX : in std_logic; + I_1VF : in std_logic; + I_2V : in std_logic; + I_STARS_ON : in std_logic; + I_STARS_OFFn : in std_logic; + + O_R : out std_logic_vector(1 downto 0); + O_G : out std_logic_vector(1 downto 0); + O_B : out std_logic_vector(1 downto 0); + O_NOISE : out std_logic + ); +end; + +architecture RTL of MC_STARS is + signal CLK_1C : std_logic := '0'; + signal W_2D_Qn : std_logic := '0'; + + signal W_3B : std_logic := '0'; + signal noise : std_logic := '0'; + signal W_2A : std_logic := '0'; + signal W_4P : std_logic := '0'; + signal CLK_1AB : std_logic := '0'; + signal W_1AB_Q : std_logic_vector(15 downto 0) := (others => '0'); + signal W_1C_Q : std_logic_vector( 1 downto 0) := (others => '0'); +begin + O_R <= (W_1AB_Q( 9) & W_1AB_Q (8) ) when (W_2A = '0' and W_4P = '0') else (others => '0'); + O_G <= (W_1AB_Q(11) & W_1AB_Q(10) ) when (W_2A = '0' and W_4P = '0') else (others => '0'); + O_B <= (W_1AB_Q(13) & W_1AB_Q(12) ) when (W_2A = '0' and W_4P = '0') else (others => '0'); + + CLK_1C <= not (I_CLK_18M and (not I_CLK_6M )and (not I_V_SYNC) and I_256HnX); + CLK_1AB <= not (CLK_1C or (not (I_H_FLIP or W_1C_Q(1)))); + W_3B <= W_2D_Qn xor W_1AB_Q(4); + + W_2A <= '0' when (W_1AB_Q(7 downto 0) = x"ff") else '1'; + W_4P <= not (( I_8HF xor I_1VF ) and W_2D_Qn and I_STARS_OFFn); + + O_NOISE <= noise ; + + process(I_2V) + begin + if rising_edge(I_2V) then + noise <= W_2D_Qn; + end if; + end process; + + process(CLK_1C, I_V_SYNC) + begin + if(I_V_SYNC = '1') then + W_1C_Q <= (others => '0'); + elsif rising_edge(CLK_1C) then + W_1C_Q <= W_1C_Q(0) & '1'; + end if; + end process; + + process(CLK_1AB, I_STARS_ON) + begin + if(I_STARS_ON = '0') then + W_1AB_Q <= (others => '0'); + W_2D_Qn <= '1'; + elsif rising_edge(CLK_1AB) then + W_1AB_Q <= W_1AB_Q(14 downto 0) & W_3B; + W_2D_Qn <= not W_1AB_Q(15); + end if; + end process; +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_video.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_video.vhd new file mode 100644 index 00000000..27a8432b --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/mc_video.vhd @@ -0,0 +1,434 @@ +-------------------------------------------------------------------------------- +---- FPGA GALAXIAN VIDEO +---- +---- Version : 2.50 +---- +---- Copyright(c) 2004 Katsumi Degawa , All rights reserved +---- +---- Important ! +---- +---- This program is freeware for non-commercial use. +---- The author does not guarantee this program. +---- You can use this at your own risk. +---- +---- 2004- 4-30 galaxian modify by K.DEGAWA +---- 2004- 5- 6 first release. +---- 2004- 8-23 Improvement with T80-IP. +---- 2004- 9-22 The problem where missile sometimes didn't come out was fixed. +-------------------------------------------------------------------------------- + +------------------------------------------------------------------------------------------- +-- H_CNT(0), H_CNT(1), H_CNT(2), H_CNT(3), H_CNT(4), H_CNT(5), H_CNT(6), H_CNT(7), H_CNT(8), +-- 1 H 2 H 4 H 8 H 16 H 32H 64 H 128 H 256 H +------------------------------------------------------------------------------------------- +-- V_CNT(0), V_CNT(1), V_CNT(2), V_CNT(3), V_CNT(4), V_CNT(5), V_CNT(6), V_CNT(7) +-- 1 V 2 V 4 V 8 V 16 V 32 V 64 V 128 V +------------------------------------------------------------------------------------------- +library ieee; + use ieee.std_logic_1164.all; + use ieee.std_logic_unsigned.all; + use ieee.numeric_std.all; + +entity MC_VIDEO is + port( + I_CLK_18M : in std_logic; + I_CLK_12M : in std_logic; + I_CLK_6M : in std_logic; + I_H_CNT : in std_logic_vector(8 downto 0); + I_V_CNT : in std_logic_vector(7 downto 0); + I_H_FLIP : in std_logic; + I_V_FLIP : in std_logic; + I_V_BLn : in std_logic; + I_C_BLn : in std_logic; + + I_A : in std_logic_vector(9 downto 0); + I_BD : in std_logic_vector(7 downto 0); + I_OBJ_SUB_A : in std_logic_vector(2 downto 0); + I_OBJ_RAM_RQ : in std_logic; + I_OBJ_RAM_RD : in std_logic; + I_OBJ_RAM_WR : in std_logic; + I_VID_RAM_RD : in std_logic; + I_VID_RAM_WR : in std_logic; + I_DRIVER_WR : in std_logic; + + O_C_BLnX : out std_logic; + O_8HF : out std_logic; + O_256HnX : out std_logic; + O_1VF : out std_logic; + O_MISSILEn : out std_logic; + O_SHELLn : out std_logic; + + O_BD : out std_logic_vector(7 downto 0); + O_VID : out std_logic_vector(1 downto 0); + O_COL : out std_logic_vector(2 downto 0) + ); +end; + +architecture RTL of MC_VIDEO is + + signal WB_LDn : std_logic := '0'; + signal WB_CNTRLDn : std_logic := '0'; + signal WB_CNTRCLRn : std_logic := '0'; + signal WB_COLLn : std_logic := '0'; + signal WB_VPLn : std_logic := '0'; + signal WB_OBJDATALn : std_logic := '0'; + signal WB_MLDn : std_logic := '0'; + signal WB_SLDn : std_logic := '0'; + signal W_3D : std_logic := '0'; + signal W_LDn : std_logic := '0'; + signal W_CNTRLDn : std_logic := '0'; + signal W_CNTRCLRn : std_logic := '0'; + signal W_COLLn : std_logic := '0'; + signal W_VPLn : std_logic := '0'; + signal W_OBJDATALn : std_logic := '0'; + signal W_MLDn : std_logic := '0'; + signal W_SLDn : std_logic := '0'; + signal W_VID : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_COL : std_logic_vector( 2 downto 0) := (others => '0'); + + signal W_H_POSI : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_2M_Q : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_6K_Q : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_6P_Q : std_logic_vector( 6 downto 0) := (others => '0'); + signal W_45T_Q : std_logic_vector( 7 downto 0) := (others => '0'); + signal reg_2KL : std_logic_vector( 7 downto 0) := (others => '0'); + signal reg_2HJ : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_RV : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_RC : std_logic_vector( 2 downto 0) := (others => '0'); + + signal W_O_OBJ_ROM_A : std_logic_vector(10 downto 0) := (others => '0'); + signal W_VID_RAM_A : std_logic_vector(11 downto 0) := (others => '0'); + signal W_VID_RAM_AA : std_logic_vector(11 downto 0) := (others => '0'); + signal W_VID_RAM_AB : std_logic_vector(11 downto 0) := (others => '0'); + signal C_2HJ : std_logic_vector( 1 downto 0) := (others => '0'); + signal C_2KL : std_logic_vector( 1 downto 0) := (others => '0'); + signal W_CD : std_logic_vector( 2 downto 0) := (others => '0'); + signal W_1M : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_3L_A : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_3L_B : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_3L_Y : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_LRAM_DI : std_logic_vector( 4 downto 0) := (others => '0'); + signal W_LRAM_DO : std_logic_vector( 4 downto 0) := (others => '0'); + signal W_1H_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_1K_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_LRAM_A : std_logic_vector( 7 downto 0) := (others => '0'); +-- signal W_OBJ_RAM_A : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_RAM_AB : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_RAM_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_RAM_DOA : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_RAM_DOB : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_ROM_A : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_ROM_AB : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_OBJ_ROM_BANK : std_logic; + signal W_VF_CNT : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_VID_RAM_D : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_VID_RAM_DI : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_VID_RAM_DOA : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_VID_RAM_DOB : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_HF_CNT : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_45N_Q : std_logic_vector( 7 downto 0) := (others => '0'); + signal W_6J_Q : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_6J_DA : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_6J_DB : std_logic_vector( 3 downto 0) := (others => '0'); + signal W_256HnX : std_logic := '0'; + signal W_2N : std_logic := '0'; + signal W_45T_CLR : std_logic := '0'; + signal W_C_BLnX : std_logic := '0'; + signal W_H_FLIP1 : std_logic := '0'; + signal W_H_FLIP2 : std_logic := '0'; + signal W_H_FLIP1X : std_logic := '0'; + signal W_H_FLIP2X : std_logic := '0'; + signal W_LRAM_AND : std_logic := '0'; + signal W_RAW0 : std_logic := '0'; + signal W_RAW1 : std_logic := '0'; + signal W_RAW_OR : std_logic := '0'; + signal W_SRCLK : std_logic := '0'; + signal W_SRLD : std_logic := '0'; + signal W_VID_RAM_CS : std_logic := '0'; + signal W_CLK_6Mn : std_logic := '0'; + +begin + ld_pls : entity work.MC_LD_PLS + port map( + I_CLK_6M => I_CLK_6M, + I_H_CNT => I_H_CNT, + I_3D_DI => W_3D, + + O_LDn => WB_LDn, + O_CNTRLDn => WB_CNTRLDn, + O_CNTRCLRn => WB_CNTRCLRn, + O_COLLn => WB_COLLn, + O_VPLn => WB_VPLn, + O_OBJDATALn => WB_OBJDATALn, + O_MLDn => WB_MLDn, + O_SLDn => WB_SLDn + ); + + obj_ram : entity work.MC_OBJ_RAM + port map( + I_CLKA => I_CLK_12M, + I_ADDRA => I_A(7 downto 0), + I_WEA => I_OBJ_RAM_WR, + I_CEA => I_OBJ_RAM_RQ, + I_DA => I_BD, + O_DA => W_OBJ_RAM_DOA, + + I_CLKB => I_CLK_12M, + I_ADDRB => W_OBJ_RAM_AB, + I_WEB => '0', + I_CEB => '1', + I_DB => x"00", + O_DB => W_OBJ_RAM_DOB + ); + + lram : entity work.MC_LRAM + port map( + I_CLK => I_CLK_18M, + I_ADDR => W_LRAM_A, + I_WE => W_CLK_6Mn, + I_D => W_LRAM_DI, + O_Dn => W_LRAM_DO + ); + + missile : entity work.MC_MISSILE + port map( + I_CLK_18M => I_CLK_18M, + I_CLK_6M => I_CLK_6M, + I_C_BLn_X => W_C_BLnX, + I_MLDn => W_MLDn, + I_SLDn => W_SLDn, + I_HPOS => W_H_POSI, + O_MISSILEn => O_MISSILEn, + O_SHELLn => O_SHELLn + ); + + vid_ram : entity work.MC_VID_RAM + port map ( + I_CLKA => I_CLK_12M, + I_ADDRA => I_A(9 downto 0), + I_DA => W_VID_RAM_DI, + I_WEA => I_VID_RAM_WR, + I_CEA => W_VID_RAM_CS, + O_DA => W_VID_RAM_DOA, + + I_CLKB => I_CLK_12M, + I_ADDRB => W_VID_RAM_A(9 downto 0), + I_DB => x"00", + I_WEB => '0', + I_CEB => '1', + O_DB => W_VID_RAM_DOB + ); + + -- 1K VID-Rom + k_rom : entity work.GALAXIAN_1K + port map ( + CLK => I_CLK_12M, + ADDR => W_OBJ_ROM_BANK & W_O_OBJ_ROM_A, + DATA => W_1K_D + ); + + -- 1H VID-Rom + h_rom : entity work.GALAXIAN_1H + port map( + CLK => I_CLK_12M, + ADDR => W_OBJ_ROM_BANK & W_O_OBJ_ROM_A, + DATA => W_1H_D + ); + +----------------------------------------------------------------------------------- + + process(I_CLK_12M) + begin + if falling_edge(I_CLK_12M) then + W_LDn <= WB_LDn; + W_CNTRLDn <= WB_CNTRLDn; + W_CNTRCLRn <= WB_CNTRCLRn; + W_COLLn <= WB_COLLn; + W_VPLn <= WB_VPLn; + W_OBJDATALn <= WB_OBJDATALn; + W_MLDn <= WB_MLDn; + W_SLDn <= WB_SLDn; + end if; + end process; + + W_CLK_6Mn <= not I_CLK_6M; + + W_6J_DA <= I_H_FLIP & W_HF_CNT(7) & W_HF_CNT(3) & I_H_CNT(2); + W_6J_DB <= W_OBJ_D(6) & ( W_HF_CNT(3) and I_H_CNT(1) ) & I_H_CNT(2) & I_H_CNT(1); + W_6J_Q <= W_6J_DB when I_H_CNT(8) = '1' else W_6J_DA; + + W_H_FLIP1 <= (not I_H_CNT(8)) and I_H_FLIP; + + W_HF_CNT(7 downto 3) <= not I_H_CNT(7 downto 3) when W_H_FLIP1 = '1' else I_H_CNT(7 downto 3); + W_VF_CNT <= not I_V_CNT when I_V_FLIP = '1' else I_V_CNT; + + O_8HF <= W_HF_CNT(3); + O_1VF <= W_VF_CNT(0); + W_H_FLIP2 <= W_6J_Q(3); + +-- Parts 4F,5F + W_OBJ_RAM_AB <= "0" & I_H_CNT(8) & W_6J_Q(2) & W_HF_CNT(6 downto 4) & W_6J_Q(1 downto 0); +-- W_OBJ_RAM_A <= W_OBJ_RAM_AB when I_OBJ_RAM_RQ = '0' else I_A(7 downto 0) ; + + process(I_CLK_12M) + begin + if rising_edge(I_CLK_12M) then + W_H_POSI <= W_OBJ_RAM_DOB; + end if; + end process; + + W_OBJ_RAM_D <= W_OBJ_RAM_DOA when I_OBJ_RAM_RD = '1' else (others => '0'); + +-- Parts 4L + process(W_OBJDATALn) + begin + if rising_edge(W_OBJDATALn) then + W_OBJ_D <= W_H_POSI; + end if; + end process; + +-- Parts 4,5N + W_45N_Q <= W_VF_CNT + W_H_POSI; + W_3D <= '0' when W_45N_Q = x"FF" else '1'; + + process(W_VPLn, I_V_BLn) + begin + if (I_V_BLn = '0') then + W_2M_Q <= (others => '0'); + elsif rising_edge(W_VPLn) then + W_2M_Q <= W_45N_Q; + end if; + end process; + + W_2N <= I_H_CNT(8) and W_OBJ_D(7); + W_1M <= W_2M_Q(3 downto 0) xor (W_2N & W_2N & W_2N & W_2N); + W_VID_RAM_CS <= I_VID_RAM_RD or I_VID_RAM_WR; + W_VID_RAM_DI <= I_BD when I_VID_RAM_WR = '1' else (others => '0'); + W_VID_RAM_AA <= (not ( W_2M_Q(7) and W_2M_Q(6) and W_2M_Q(5) and W_2M_Q(4))) & (not W_VID_RAM_CS) & "0000000000"; -- I_A(9:0) + W_VID_RAM_AB <= "00" & W_2M_Q(7 downto 4) & W_1M(3) & W_HF_CNT(7 downto 3); + W_VID_RAM_A <= W_VID_RAM_AB when I_C_BLn = '1' else W_VID_RAM_AA; + W_VID_RAM_D <= W_VID_RAM_DOA when I_VID_RAM_RD = '1' else (others => '0'); + +---- VIDEO DATA OUTPUT -------------- + W_OBJ_ROM_BANK<= not I_H_CNT(8); + O_BD <= W_OBJ_RAM_D or W_VID_RAM_D; + W_SRLD <= not (W_LDn or W_VID_RAM_A(11)); + W_OBJ_ROM_AB <= W_OBJ_D(5 downto 0) & W_1M(3) & (W_OBJ_D(6) xor I_H_CNT(3)); + W_OBJ_ROM_A <= W_OBJ_ROM_AB when I_H_CNT(8) = '1' else W_VID_RAM_DOB; + W_O_OBJ_ROM_A <= W_OBJ_ROM_A & W_1M(2 downto 0); + +----------------------------------------------------------------------------------- + + W_3L_A <= reg_2HJ(7) & reg_2KL(7) & "1" & W_SRLD; + W_3L_B <= reg_2HJ(0) & reg_2KL(0) & W_SRLD & "1"; + W_3L_Y <= W_3L_B when W_H_FLIP2X = '1' else W_3L_A; -- (3)=RAW1,(2)=RAW0 + C_2HJ <= W_3L_Y(1 downto 0); + C_2KL <= W_3L_Y(1 downto 0); + W_RAW0 <= W_3L_Y(2); + W_RAW1 <= W_3L_Y(3); + W_SRCLK <= I_CLK_6M; + +-------- PARTS 2KL ---------------------------------------------- + + process(W_SRCLK) + begin + if rising_edge(W_SRCLK) then + case(C_2KL) is + when "00" => reg_2KL <= reg_2KL; + when "10" => reg_2KL <= reg_2KL(6 downto 0) & "0"; + when "01" => reg_2KL <= "0" & reg_2KL(7 downto 1); + when "11" => reg_2KL <= W_1K_D; + when others => null; + end case; + end if; + end process; + +-------- PARTS 2HJ ---------------------------------------------- + + process(W_SRCLK) + begin + if rising_edge(W_SRCLK) then + case(C_2HJ) is + when "00" => reg_2HJ <= reg_2HJ; + when "10" => reg_2HJ <= reg_2HJ(6 downto 0) & "0"; + when "01" => reg_2HJ <= "0" & reg_2HJ(7 downto 1); + when "11" => reg_2HJ <= W_1H_D; + when others => null; + end case; + end if; + end process; + +------- SHT2 ----------------------------------------------------- + +-- Parts 6K + process(W_COLLn) + begin + if rising_edge(W_COLLn) then + W_6K_Q <= W_H_POSI(2 downto 0); + end if; + end process; + +-- Parts 6P + process(I_CLK_6M) + begin + if rising_edge(I_CLK_6M) then + if (W_LDn = '0') then + W_6P_Q <= W_H_FLIP2 & W_H_FLIP1 & I_C_BLn & (not I_H_CNT(8)) & W_6K_Q(2 downto 0); + else + W_6P_Q <= W_6P_Q; + end if; + end if; + end process; + + W_H_FLIP2X <= W_6P_Q(6); + W_H_FLIP1X <= W_6P_Q(5); + W_C_BLnX <= W_6P_Q(4); + W_256HnX <= W_6P_Q(3); + W_CD <= W_6P_Q(2 downto 0); + O_256HnX <= W_256HnX; + O_C_BLnX <= W_C_BLnX; + W_45T_CLR <= W_CNTRCLRn or W_256HnX ; + + process(I_CLK_6M, W_45T_CLR) + begin + if (W_45T_CLR = '0') then + W_45T_Q <= (others => '0'); + elsif rising_edge(I_CLK_6M) then + if (W_CNTRLDn = '0') then + W_45T_Q <= W_H_POSI; + else + W_45T_Q <= W_45T_Q + 1; + end if; + end if; + end process; + + W_LRAM_A <= (not W_45T_Q) when W_H_FLIP1X = '1' else W_45T_Q; + + process(I_CLK_6M) + begin + if falling_edge(I_CLK_6M) then + W_RV <= W_LRAM_DO(1 downto 0); + W_RC <= W_LRAM_DO(4 downto 2); + end if; + end process; + + W_LRAM_AND <= not (not ((W_LRAM_A(4) or W_LRAM_A(5)) or (W_LRAM_A(6) or W_LRAM_A(7))) or W_256HnX ); + W_RAW_OR <= W_RAW0 or W_RAW1 ; + + W_VID(0) <= not (not (W_RAW0 and W_RV(1)) and W_RV(0)); + W_VID(1) <= not (not (W_RAW1 and W_RV(0)) and W_RV(1)); + W_COL(0) <= not (not (W_RAW_OR and W_CD(0) and W_RC(1) and W_RC(2)) and W_RC(0)); + W_COL(1) <= not (not (W_RAW_OR and W_CD(1) and W_RC(2) and W_RC(0)) and W_RC(1)); + W_COL(2) <= not (not (W_RAW_OR and W_CD(2) and W_RC(0) and W_RC(1)) and W_RC(2)); + + O_VID <= W_VID; + O_COL <= W_COL; + + W_LRAM_DI(0) <= W_LRAM_AND and W_VID(0); + W_LRAM_DI(1) <= W_LRAM_AND and W_VID(1); + W_LRAM_DI(2) <= W_LRAM_AND and W_COL(0); + W_LRAM_DI(3) <= W_LRAM_AND and W_COL(1); + W_LRAM_DI(4) <= W_LRAM_AND and W_COL(2); + +end RTL; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/pll.qip b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/pll.qip new file mode 100644 index 00000000..48665362 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/pll.qip @@ -0,0 +1,4 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL" +set_global_assignment -name IP_TOOL_VERSION "13.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "pll.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "pll.ppf"] diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/pll.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/pll.vhd new file mode 100644 index 00000000..2822d752 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/pll.vhd @@ -0,0 +1,451 @@ +-- megafunction wizard: %ALTPLL% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altpll + +-- ============================================================ +-- File Name: pll.vhd +-- Megafunction Name(s): +-- altpll +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 13.1.0 Build 162 10/23/2013 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2013 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY pll IS + PORT + ( + areset : IN STD_LOGIC := '0'; + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + c2 : OUT STD_LOGIC ; + c3 : OUT STD_LOGIC + ); +END pll; + + +ARCHITECTURE SYN OF pll IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC ; + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC ; + SIGNAL sub_wire6 : STD_LOGIC_VECTOR (1 DOWNTO 0); + SIGNAL sub_wire7_bv : BIT_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altpll + GENERIC ( + bandwidth_type : STRING; + clk0_divide_by : NATURAL; + clk0_duty_cycle : NATURAL; + clk0_multiply_by : NATURAL; + clk0_phase_shift : STRING; + clk1_divide_by : NATURAL; + clk1_duty_cycle : NATURAL; + clk1_multiply_by : NATURAL; + clk1_phase_shift : STRING; + clk2_divide_by : NATURAL; + clk2_duty_cycle : NATURAL; + clk2_multiply_by : NATURAL; + clk2_phase_shift : STRING; + clk3_divide_by : NATURAL; + clk3_duty_cycle : NATURAL; + clk3_multiply_by : NATURAL; + clk3_phase_shift : STRING; + compensate_clock : STRING; + inclk0_input_frequency : NATURAL; + intended_device_family : STRING; + lpm_hint : STRING; + lpm_type : STRING; + operation_mode : STRING; + pll_type : STRING; + port_activeclock : STRING; + port_areset : STRING; + port_clkbad0 : STRING; + port_clkbad1 : STRING; + port_clkloss : STRING; + port_clkswitch : STRING; + port_configupdate : STRING; + port_fbin : STRING; + port_inclk0 : STRING; + port_inclk1 : STRING; + port_locked : STRING; + port_pfdena : STRING; + port_phasecounterselect : STRING; + port_phasedone : STRING; + port_phasestep : STRING; + port_phaseupdown : STRING; + port_pllena : STRING; + port_scanaclr : STRING; + port_scanclk : STRING; + port_scanclkena : STRING; + port_scandata : STRING; + port_scandataout : STRING; + port_scandone : STRING; + port_scanread : STRING; + port_scanwrite : STRING; + port_clk0 : STRING; + port_clk1 : STRING; + port_clk2 : STRING; + port_clk3 : STRING; + port_clk4 : STRING; + port_clk5 : STRING; + port_clkena0 : STRING; + port_clkena1 : STRING; + port_clkena2 : STRING; + port_clkena3 : STRING; + port_clkena4 : STRING; + port_clkena5 : STRING; + port_extclk0 : STRING; + port_extclk1 : STRING; + port_extclk2 : STRING; + port_extclk3 : STRING; + width_clock : NATURAL + ); + PORT ( + areset : IN STD_LOGIC ; + clk : OUT STD_LOGIC_VECTOR (4 DOWNTO 0); + inclk : IN STD_LOGIC_VECTOR (1 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + sub_wire7_bv(0 DOWNTO 0) <= "0"; + sub_wire7 <= To_stdlogicvector(sub_wire7_bv); + sub_wire4 <= sub_wire0(2); + sub_wire3 <= sub_wire0(0); + sub_wire2 <= sub_wire0(3); + sub_wire1 <= sub_wire0(1); + c1 <= sub_wire1; + c3 <= sub_wire2; + c0 <= sub_wire3; + c2 <= sub_wire4; + sub_wire5 <= inclk0; + sub_wire6 <= sub_wire7(0 DOWNTO 0) & sub_wire5; + + altpll_component : altpll + GENERIC MAP ( + bandwidth_type => "AUTO", + clk0_divide_by => 9, + clk0_duty_cycle => 50, + clk0_multiply_by => 8, + clk0_phase_shift => "0", + clk1_divide_by => 3, + clk1_duty_cycle => 50, + clk1_multiply_by => 2, + clk1_phase_shift => "0", + clk2_divide_by => 9, + clk2_duty_cycle => 50, + clk2_multiply_by => 4, + clk2_phase_shift => "0", + clk3_divide_by => 9, + clk3_duty_cycle => 50, + clk3_multiply_by => 2, + clk3_phase_shift => "0", + compensate_clock => "CLK0", + inclk0_input_frequency => 37037, + intended_device_family => "Cyclone III", + lpm_hint => "CBX_MODULE_PREFIX=pll", + lpm_type => "altpll", + operation_mode => "NORMAL", + pll_type => "AUTO", + port_activeclock => "PORT_UNUSED", + port_areset => "PORT_USED", + port_clkbad0 => "PORT_UNUSED", + port_clkbad1 => "PORT_UNUSED", + port_clkloss => "PORT_UNUSED", + port_clkswitch => "PORT_UNUSED", + port_configupdate => "PORT_UNUSED", + port_fbin => "PORT_UNUSED", + port_inclk0 => "PORT_USED", + port_inclk1 => "PORT_UNUSED", + port_locked => "PORT_UNUSED", + port_pfdena => "PORT_UNUSED", + port_phasecounterselect => "PORT_UNUSED", + port_phasedone => "PORT_UNUSED", + port_phasestep => "PORT_UNUSED", + port_phaseupdown => "PORT_UNUSED", + port_pllena => "PORT_UNUSED", + port_scanaclr => "PORT_UNUSED", + port_scanclk => "PORT_UNUSED", + port_scanclkena => "PORT_UNUSED", + port_scandata => "PORT_UNUSED", + port_scandataout => "PORT_UNUSED", + port_scandone => "PORT_UNUSED", + port_scanread => "PORT_UNUSED", + port_scanwrite => "PORT_UNUSED", + port_clk0 => "PORT_USED", + port_clk1 => "PORT_USED", + port_clk2 => "PORT_USED", + port_clk3 => "PORT_USED", + port_clk4 => "PORT_UNUSED", + port_clk5 => "PORT_UNUSED", + port_clkena0 => "PORT_UNUSED", + port_clkena1 => "PORT_UNUSED", + port_clkena2 => "PORT_UNUSED", + port_clkena3 => "PORT_UNUSED", + port_clkena4 => "PORT_UNUSED", + port_clkena5 => "PORT_UNUSED", + port_extclk0 => "PORT_UNUSED", + port_extclk1 => "PORT_UNUSED", + port_extclk2 => "PORT_UNUSED", + port_extclk3 => "PORT_UNUSED", + width_clock => 5 + ) + PORT MAP ( + areset => areset, + inclk => sub_wire6, + clk => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0" +-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "9" +-- Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "3" +-- Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "9" +-- Retrieval info: PRIVATE: DIV_FACTOR3 NUMERIC "9" +-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE2 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE3 STRING "50.00000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "24.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "18.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "12.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE3 STRING "6.000000" +-- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "27.000" +-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0" +-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "ps" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT2 STRING "ps" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT3 STRING "ps" +-- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK2 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK3 STRING "0" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "8" +-- Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "2" +-- Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "4" +-- Retrieval info: PRIVATE: MULT_FACTOR3 NUMERIC "2" +-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "24.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "18.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "12.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ3 STRING "6.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE3 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT2 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT3 STRING "MHz" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT2 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT3 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT2 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT3 STRING "deg" +-- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1" +-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +-- Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll.mif" +-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +-- Retrieval info: PRIVATE: SPREAD_USE STRING "0" +-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0" +-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK1 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK2 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK3 STRING "1" +-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_CLK0 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK1 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK2 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK3 STRING "1" +-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA1 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA2 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA3 STRING "0" +-- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "9" +-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "8" +-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "3" +-- Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "2" +-- Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "9" +-- Retrieval info: CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "4" +-- Retrieval info: CONSTANT: CLK2_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK3_DIVIDE_BY NUMERIC "9" +-- Retrieval info: CONSTANT: CLK3_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK3_MULTIPLY_BY NUMERIC "2" +-- Retrieval info: CONSTANT: CLK3_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "37037" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL" +-- Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +-- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +-- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT_CLK_EXT VCC "@inclk[1..0]" +-- Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset" +-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +-- Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT_CLK_EXT VCC "c1" +-- Retrieval info: USED_PORT: c2 0 0 0 0 OUTPUT_CLK_EXT VCC "c2" +-- Retrieval info: USED_PORT: c3 0 0 0 0 OUTPUT_CLK_EXT VCC "c3" +-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +-- Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +-- Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1 +-- Retrieval info: CONNECT: c2 0 0 0 0 @clk 0 0 1 2 +-- Retrieval info: CONNECT: c3 0 0 0 0 @clk 0 0 1 3 +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.cmp FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll.bsf FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL pll_inst.vhd FALSE +-- Retrieval info: LIB_FILE: altera_mf +-- Retrieval info: CBX_MODULE_PREFIX: ON diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/sine_package.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/sine_package.vhd new file mode 100644 index 00000000..473caa04 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/sine_package.vhd @@ -0,0 +1,152 @@ +library ieee; +use ieee.std_logic_1164.all; + +package sine_package is + + subtype table_value_type is integer range 0 to 16383; + subtype table_index_type is std_logic_vector( 6 downto 0 ); + + function get_table_value (table_index: table_index_type) return table_value_type; + +end; + +package body sine_package is + + function get_table_value (table_index: table_index_type) return table_value_type is + variable table_value: table_value_type; + begin + case table_index is + when "0000000" => table_value := 101; + when "0000001" => table_value := 302; + when "0000010" => table_value := 503; + when "0000011" => table_value := 703; + when "0000100" => table_value := 904; + when "0000101" => table_value := 1105; + when "0000110" => table_value := 1305; + when "0000111" => table_value := 1506; + when "0001000" => table_value := 1706; + when "0001001" => table_value := 1906; + when "0001010" => table_value := 2105; + when "0001011" => table_value := 2304; + when "0001100" => table_value := 2503; + when "0001101" => table_value := 2702; + when "0001110" => table_value := 2900; + when "0001111" => table_value := 3098; + when "0010000" => table_value := 3295; + when "0010001" => table_value := 3491; + when "0010010" => table_value := 3688; + when "0010011" => table_value := 3883; + when "0010100" => table_value := 4078; + when "0010101" => table_value := 4273; + when "0010110" => table_value := 4466; + when "0010111" => table_value := 4659; + when "0011000" => table_value := 4852; + when "0011001" => table_value := 5044; + when "0011010" => table_value := 5234; + when "0011011" => table_value := 5425; + when "0011100" => table_value := 5614; + when "0011101" => table_value := 5802; + when "0011110" => table_value := 5990; + when "0011111" => table_value := 6177; + when "0100000" => table_value := 6362; + when "0100001" => table_value := 6547; + when "0100010" => table_value := 6731; + when "0100011" => table_value := 6914; + when "0100100" => table_value := 7095; + when "0100101" => table_value := 7276; + when "0100110" => table_value := 7456; + when "0100111" => table_value := 7634; + when "0101000" => table_value := 7811; + when "0101001" => table_value := 7988; + when "0101010" => table_value := 8162; + when "0101011" => table_value := 8336; + when "0101100" => table_value := 8509; + when "0101101" => table_value := 8680; + when "0101110" => table_value := 8850; + when "0101111" => table_value := 9018; + when "0110000" => table_value := 9185; + when "0110001" => table_value := 9351; + when "0110010" => table_value := 9515; + when "0110011" => table_value := 9678; + when "0110100" => table_value := 9840; + when "0110101" => table_value := 10000; + when "0110110" => table_value := 10158; + when "0110111" => table_value := 10315; + when "0111000" => table_value := 10471; + when "0111001" => table_value := 10625; + when "0111010" => table_value := 10777; + when "0111011" => table_value := 10927; + when "0111100" => table_value := 11076; + when "0111101" => table_value := 11224; + when "0111110" => table_value := 11369; + when "0111111" => table_value := 11513; + when "1000000" => table_value := 11655; + when "1000001" => table_value := 11796; + when "1000010" => table_value := 11934; + when "1000011" => table_value := 12071; + when "1000100" => table_value := 12206; + when "1000101" => table_value := 12339; + when "1000110" => table_value := 12471; + when "1000111" => table_value := 12600; + when "1001000" => table_value := 12728; + when "1001001" => table_value := 12853; + when "1001010" => table_value := 12977; + when "1001011" => table_value := 13099; + when "1001100" => table_value := 13219; + when "1001101" => table_value := 13336; + when "1001110" => table_value := 13452; + when "1001111" => table_value := 13566; + when "1010000" => table_value := 13678; + when "1010001" => table_value := 13787; + when "1010010" => table_value := 13895; + when "1010011" => table_value := 14000; + when "1010100" => table_value := 14104; + when "1010101" => table_value := 14205; + when "1010110" => table_value := 14304; + when "1010111" => table_value := 14401; + when "1011000" => table_value := 14496; + when "1011001" => table_value := 14588; + when "1011010" => table_value := 14679; + when "1011011" => table_value := 14767; + when "1011100" => table_value := 14853; + when "1011101" => table_value := 14936; + when "1011110" => table_value := 15018; + when "1011111" => table_value := 15097; + when "1100000" => table_value := 15174; + when "1100001" => table_value := 15249; + when "1100010" => table_value := 15321; + when "1100011" => table_value := 15391; + when "1100100" => table_value := 15459; + when "1100101" => table_value := 15524; + when "1100110" => table_value := 15587; + when "1100111" => table_value := 15648; + when "1101000" => table_value := 15706; + when "1101001" => table_value := 15762; + when "1101010" => table_value := 15816; + when "1101011" => table_value := 15867; + when "1101100" => table_value := 15916; + when "1101101" => table_value := 15963; + when "1101110" => table_value := 16007; + when "1101111" => table_value := 16048; + when "1110000" => table_value := 16088; + when "1110001" => table_value := 16124; + when "1110010" => table_value := 16159; + when "1110011" => table_value := 16191; + when "1110100" => table_value := 16220; + when "1110101" => table_value := 16247; + when "1110110" => table_value := 16272; + when "1110111" => table_value := 16294; + when "1111000" => table_value := 16314; + when "1111001" => table_value := 16331; + when "1111010" => table_value := 16346; + when "1111011" => table_value := 16358; + when "1111100" => table_value := 16368; + when "1111101" => table_value := 16375; + when "1111110" => table_value := 16380; + when "1111111" => table_value := 16383; + when others => null; + end case; + return table_value; + end; + +end; diff --git a/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/spram.vhd b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/spram.vhd new file mode 100644 index 00000000..ad6b58b5 --- /dev/null +++ b/Arcade_MiST/Galaxian Hardware/Z80 Based/DevilFish_MiST/rtl/spram.vhd @@ -0,0 +1,55 @@ +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.altera_mf_components.all; + +ENTITY spram IS + generic ( + addr_width_g : integer := 8; + data_width_g : integer := 8 + ); + PORT + ( + address : IN STD_LOGIC_VECTOR (addr_width_g-1 DOWNTO 0); + clken : IN STD_LOGIC := '1'; + clock : IN STD_LOGIC := '1'; + data : IN STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0); + wren : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (data_width_g-1 DOWNTO 0) + ); +END spram; + + +ARCHITECTURE SYN OF spram IS + +BEGIN + altsyncram_component : altsyncram + GENERIC MAP ( + clock_enable_input_a => "NORMAL", + clock_enable_output_a => "BYPASS", + intended_device_family => "Cyclone V", + lpm_hint => "ENABLE_RUNTIME_MOD=NO", + lpm_type => "altsyncram", + numwords_a => 2**addr_width_g, + operation_mode => "SINGLE_PORT", + outdata_aclr_a => "NONE", + outdata_reg_a => "UNREGISTERED", + power_up_uninitialized => "FALSE", + read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ", + widthad_a => addr_width_g, + width_a => data_width_g, + width_byteena_a => 1 + ) + PORT MAP ( + address_a => address, + clock0 => clock, + clocken0 => clken, + data_a => data, + wren_a => wren, + q_a => q + ); + + + +END SYN;