github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-05-05 15:54:11 +00:00
Code Issues Releases Wiki Activity

Rollback

Browse Source
This commit is contained in:
Marcel
2021-06-23 17:26:47 +02:00
parent d63522149a
commit f6578a7bb9
4 changed files with 42 additions and 126 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
Arcade_MiST/Atari Centipede Hardware/Centipede_MiST/Centiped.qsf
View File

@@ -40,7 +40,7 @@
# Project-Wide Assignments # Project-Wide Assignments
# ======================== # ========================
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.2 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.2
set_global_assignment -name LAST_QUARTUS_VERSION 13.1 set_global_assignment -name LAST_QUARTUS_VERSION "13.1 SP4.26"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "01:53:30 APRIL 20, 2017" set_global_assignment -name PROJECT_CREATION_TIME_DATE "01:53:30 APRIL 20, 2017"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
@@ -153,9 +153,9 @@ set_global_assignment -name VERILOG_FILE rtl/pf_ram.v
set_global_assignment -name VHDL_FILE rtl/spram.vhd set_global_assignment -name VHDL_FILE rtl/spram.vhd
set_global_assignment -name VHDL_FILE rtl/dpram.vhd set_global_assignment -name VHDL_FILE rtl/dpram.vhd
set_global_assignment -name VHDL_FILE rtl/pll.vhd set_global_assignment -name VHDL_FILE rtl/pll.vhd
set_global_assignment -name SYSTEMVERILOG_FILE rtl/POKEY.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/matoro.sv
set_global_assignment -name QIP_FILE ../../../common/mist/mist.qip set_global_assignment -name QIP_FILE ../../../common/mist/mist.qip
set_global_assignment -name QIP_FILE ../../../common/CPU/T65/T65.qip set_global_assignment -name QIP_FILE ../../../common/CPU/T65/T65.qip
set_global_assignment -name QIP_FILE ../../../common/Sound/Pokey/Pokey.qip
set_global_assignment -name SIGNALTAP_FILE output_files/cent.stp set_global_assignment -name SIGNALTAP_FILE output_files/cent.stp
set_global_assignment -name VHDL_FILE rtl/N7.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

3
Arcade_MiST/Atari Centipede Hardware/Centipede_MiST/rtl/Centipede_MiST.sv
View File

@@ -57,7 +57,7 @@ wire blend = status[5];
wire service = status[7]; wire service = status[7];
wire milliped = core_mod[0]; wire milliped = core_mod[0];
////wire warlord = 1;//core_mod[0];
wire [23:0] dipsw; wire [23:0] dipsw;
assign dipsw[ 7:0] = status[15:8]; assign dipsw[ 7:0] = status[15:8];
assign dipsw[23:8] = status[31:16]; assign dipsw[23:8] = status[31:16];
@@ -120,7 +120,6 @@ always @(posedge clk_12) reset <= status[0] | buttons[1] | ioctl_downl;
centipede centipede( centipede centipede(
.clk_12mhz(clk_12), .clk_12mhz(clk_12),
.reset(reset), .reset(reset),
.warl(warlord),
.milli(milliped), .milli(milliped),
.playerinput_i(~{ 1'b0, 1'b0, m_coin1, service, 1'b0, 1'b0, m_two_players, m_one_player, m_fireB, m_fireA }), .playerinput_i(~{ 1'b0, 1'b0, m_coin1, service, 1'b0, 1'b0, m_two_players, m_one_player, m_fireB, m_fireA }),
.trakball_i(), .trakball_i(),

38
Arcade_MiST/Atari Centipede Hardware/Centipede_MiST/rtl/N7.vhd
View File

@@ -1,38 +0,0 @@
library ieee;
use ieee.std_logic_1164.all,ieee.numeric_std.all;
entity N7 is
port (
clk : in std_logic;
addr : in std_logic_vector(7 downto 0);
data : out std_logic_vector(3 downto 0)
);
end entity;
architecture prom of N7 is
type rom is array(0 to 255) of std_logic_vector(3 downto 0);
signal rom_data: rom := (
X"0",X"3",X"2",X"7",X"4",X"4",X"4",X"4",X"3",X"3",X"3",X"3",X"6",X"6",X"6",X"6",
X"0",X"5",X"1",X"7",X"4",X"4",X"4",X"4",X"5",X"5",X"5",X"5",X"6",X"6",X"6",X"6",
X"0",X"2",X"5",X"7",X"4",X"4",X"4",X"4",X"2",X"2",X"2",X"2",X"6",X"6",X"6",X"6",
X"0",X"1",X"3",X"7",X"4",X"4",X"4",X"4",X"1",X"1",X"1",X"1",X"6",X"6",X"6",X"6",
X"0",X"4",X"2",X"6",X"4",X"4",X"4",X"4",X"2",X"2",X"2",X"2",X"6",X"6",X"6",X"6",
X"0",X"4",X"2",X"6",X"4",X"4",X"4",X"4",X"2",X"2",X"2",X"2",X"6",X"6",X"6",X"6",
X"0",X"4",X"2",X"6",X"4",X"4",X"4",X"4",X"2",X"2",X"2",X"2",X"6",X"6",X"6",X"6",
X"0",X"4",X"2",X"6",X"4",X"4",X"4",X"4",X"2",X"2",X"2",X"2",X"6",X"6",X"6",X"6",
X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",
X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",
X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",
X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",
X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",
X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",
X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",
X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F",X"F");
begin
process(clk)
begin
if rising_edge(clk) then
data <= rom_data(to_integer(unsigned(addr)));
end if;
end process;
end architecture;

121
Arcade_MiST/Atari Centipede Hardware/Centipede_MiST/rtl/centipede.v
View File

@@ -3,7 +3,7 @@
// //
// Brad Parker <brad@heeltoe.com> 10/2015 // Brad Parker <brad@heeltoe.com> 10/2015
// //
// The 6502 cpu used here is not completely cycle accurarbgite in relation to the original "real" 6502. // The 6502 cpu used here is not completely cycle accurate in relation to the original "real" 6502.
// Specifically, the game makes heavy use of the knowledge about when i/o space read/writes will // Specifically, the game makes heavy use of the knowledge about when i/o space read/writes will
// occur in relationship to the cpu clocks, specially phi2. The game hardware was set up to allow // occur in relationship to the cpu clocks, specially phi2. The game hardware was set up to allow
// the cpu accces on the back side of the s_4h signal, which, based on phi0, phi2 and the mpuclk was // the cpu accces on the back side of the s_4h signal, which, based on phi0, phi2 and the mpuclk was
@@ -24,7 +24,6 @@ module centipede(
input clk_12mhz, input clk_12mhz,
input reset, input reset,
input milli, input milli,
input warl,
input [9:0] playerinput_i, input [9:0] playerinput_i,
input [7:0] trakball_i, input [7:0] trakball_i,
input [7:0] joystick_i, input [7:0] joystick_i,
@@ -177,13 +176,11 @@ module centipede(
// //
wire comp_sync; wire comp_sync;
reg [7:0] rgbi_ram; reg [7:0] rgbi;
reg [7:0] rgbi_rom;
wire [7:0] coloram_out; wire [7:0] coloram_out;
wire [7:0] coloram_rgbi; wire [7:0] coloram_rgbi;
wire coloram_w_n; wire coloram_w_n;
wire [3:0] colorom_rgbi; reg coloren;
reg coloren;
wire [5:0] audio; wire [5:0] audio;
// //
@@ -474,44 +471,7 @@ module centipede(
wire outputs_n = {io_n, ab[11:10]} != 3'b001; wire outputs_n = {io_n, ab[11:10]} != 3'b001;
always @(*) begin always @(*) begin
if (warl) begin if (milli) begin
rom_n = brw_n | ~ab[14];
steerclr_n = 1;//adecode[9] | write2_n;
in0_n = {inputs_n, ab[5:4]} != 3'b000;
in1_n = {inputs_n, ab[5:4]} != 3'b001;
ea_read_n = {inputs_n, ab[5:4]} != 3'b011;
swrd_n = adecode[2];
pf_n = ab[14:12] != 3'b001; // _scram
ram0_n = {mos_n, ab[11:10]} != 3'b000;
pokey_n = adecode[4];
pokey2_n = 1;
coloram_n = 1;
out0_n = adecode[7] | write2_n;
irqres_n = (adecode[6] | write2_n) & mpu_reset_n;
watchdog_n = adecode[8] | write2_n;
ea_ctrl_n = 1;{outputs_n | write_n, ab[9:7]} != 4'b0110;
ea_addr_n = 1;{outputs_n | write_n, ab[9:7]} != 4'b0111;
pframrd_n = pf_n | brw_n;
{pfwr3_n, pfwr2_n, pfwr1_n, pfwr0_n} =
({pf_n, write_n, ab[5:4]} == 4'b0000) ? 4'b1110 :
({pf_n, write_n, ab[5:4]} == 4'b0001) ? 4'b1101 :
({pf_n, write_n, ab[5:4]} == 4'b0010) ? 4'b1011 :
({pf_n, write_n, ab[5:4]} == 4'b0011) ? 4'b0111 :
4'b1111;
{pfrd3_n, pfrd2_n, pfrd1_n, pfrd0_n} =
(ab[5:4] == 2'b00) ? 4'b1110 :
(ab[5:4] == 2'b01) ? 4'b1101 :
(ab[5:4] == 2'b10) ? 4'b1011 :
(ab[5:4] == 2'b11) ? 4'b0111 :
4'b1111;
end else if (milli) begin
rom_n = brw_n | ~ab[14]; rom_n = brw_n | ~ab[14];
steerclr_n = 1;//adecode[9] | write2_n; steerclr_n = 1;//adecode[9] | write2_n;
@@ -991,9 +951,8 @@ module centipede(
// a guess, based on millipede schematics // a guess, based on millipede schematics
wire pf_romx_haddr; wire pf_romx_haddr;
assign pf_romx_haddr = milli ? mga10 : s_256h_n & pic[0]; assign pf_romx_haddr = milli ? mga10 : s_256h_n & pic[0];
assign pf_rom1_addr = warl ? { 1'b1, s_256h_n, pic[5:0], mga[2:0]} : { pf_romx_haddr, s_256h, pic[5:1], mga }; assign pf_rom1_addr = { pf_romx_haddr, s_256h, pic[5:1], mga };
assign pf_rom0_addr = warl ? { 1'b0, s_256h_n, pic[5:0], mga[2:0]} : { pf_romx_haddr, s_256h, pic[5:1], mga }; assign pf_rom0_addr = { pf_romx_haddr, s_256h, pic[5:1], mga };
assign pf_rom0_out_rev = { pf_rom0_out[0], pf_rom0_out[1], pf_rom0_out[2], pf_rom0_out[3], assign pf_rom0_out_rev = { pf_rom0_out[0], pf_rom0_out[1], pf_rom0_out[2], pf_rom0_out[3],
pf_rom0_out[4], pf_rom0_out[5], pf_rom0_out[6], pf_rom0_out[7] }; pf_rom0_out[4], pf_rom0_out[5], pf_rom0_out[6], pf_rom0_out[7] };
@@ -1088,18 +1047,24 @@ module centipede(
// XXX implement alternate shades of blue and green... // XXX implement alternate shades of blue and green...
always @(posedge s_12mhz) always @(posedge s_12mhz)
if (reset) begin if (reset)
rgbi_ram <= 0; rgbi <= 0;
rgbi_rom <= 0; else if (s_6mhz_n_en)
end else if (s_6mhz_n_en) begin rgbi <= coloram_rgbi;
rgbi_ram <= coloram_rgbi;
rgbi_rom <= colorom_rgbi;
end
assign coloram_w_n = write_n | coloram_n; assign coloram_w_n = write_n | coloram_n;
wire gry0_or_1; wire gry0_or_1;
assign gry0_or_1 = gry[1] | gry[0]; assign gry0_or_1 = gry[1] | gry[0];
//assign rama_sel = { coloram_n, gry0_or_1 };
// assign rama =
// (rama_sel == 2'b00) ? { ab[3:0] } :
// (rama_sel == 2'b01) ? { ab[3:0] } :
// (rama_sel == 2'b10) ? { {gry0_or_1, 1'b1}, area[1:0] } :
// (rama_sel == 2'b11) ? { {gry0_or_1, 1'b1}, gry[1:0] } :
// 4'b0;
wire [3:0] rama_centi = gry0_or_1 ? wire [3:0] rama_centi = gry0_or_1 ?
{ {gry0_or_1, 1'b1}, gry[1:0] } : { {gry0_or_1, 1'b1}, gry[1:0] } :
@@ -1124,37 +1089,27 @@ module centipede(
.addr_b_i(rama), .addr_b_i(rama),
.data_b_o(coloram_rgbi) .data_b_o(coloram_rgbi)
); );
wire mirror = 1'b0;//connected to Video Ground
wire [7:0] crom_a ={1'b0, mirror, s_128v, s_128h, gry[1:0], area[1:0]};
N7 N7(
.clk(s_12mhz),
.addr(crom_a),
.data(colorom_rgbi)
);
assign rgb_o = milli ? rgb_o_milli : assign rgb_o = milli ? rgb_o_milli : rgb_o_centi;
warl ? rgb_o_warl :
rgb_o_centi; wire [8:0] rgb_o_milli = ~{ rgbi[2:0], rgbi[4:3], 1'b1, rgbi[7:5] };
wire [8:0] rgb_o_warl = {{3{rgbi_rom[2]}},{3{rgbi_rom[1]}},{3{rgbi_rom[0]}}};
wire [8:0] rgb_o_milli = ~{ rgbi_ram[2:0], rgbi_ram[4:3], 1'b1, rgbi_ram[7:5] };
wire [8:0] rgb_o_centi = wire [8:0] rgb_o_centi =
rgbi_ram[3:0] == 4'b0000 ? 9'b111_111_111 : rgbi[3:0] == 4'b0000 ? 9'b111_111_111 :
rgbi_ram[3:0] == 4'b0001 ? 9'b111_111_011 : rgbi[3:0] == 4'b0001 ? 9'b111_111_011 :
rgbi_ram[3:0] == 4'b0010 ? 9'b111_011_111 : rgbi[3:0] == 4'b0010 ? 9'b111_011_111 :
rgbi_ram[3:0] == 4'b0011 ? 9'b111_011_011 : rgbi[3:0] == 4'b0011 ? 9'b111_011_011 :
rgbi_ram[3:0] == 4'b0100 ? 9'b011_111_111 : rgbi[3:0] == 4'b0100 ? 9'b011_111_111 :
rgbi_ram[3:0] == 4'b0101 ? 9'b011_111_011 : rgbi[3:0] == 4'b0101 ? 9'b011_111_011 :
rgbi_ram[3:0] == 4'b0110 ? 9'b011_011_111 : rgbi[3:0] == 4'b0110 ? 9'b011_011_111 :
rgbi_ram[3:0] == 4'b0111 ? 9'b011_011_011 : rgbi[3:0] == 4'b0111 ? 9'b011_011_011 :
rgbi_ram[3:0] == 4'b1000 ? 9'b111_111_111 : rgbi[3:0] == 4'b1000 ? 9'b111_111_111 :
rgbi_ram[3:0] == 4'b1001 ? 9'b111_111_000 : rgbi[3:0] == 4'b1001 ? 9'b111_111_000 :
rgbi_ram[3:0] == 4'b1010 ? 9'b111_000_111 : rgbi[3:0] == 4'b1010 ? 9'b111_000_111 :
rgbi_ram[3:0] == 4'b1011 ? 9'b111_000_000 : rgbi[3:0] == 4'b1011 ? 9'b111_000_000 :
rgbi_ram[3:0] == 4'b1100 ? 9'b000_111_111 : rgbi[3:0] == 4'b1100 ? 9'b000_111_111 :
rgbi_ram[3:0] == 4'b1101 ? 9'b000_111_000 : rgbi[3:0] == 4'b1101 ? 9'b000_111_000 :
rgbi_ram[3:0] == 4'b1110 ? 9'b000_000_111 : rgbi[3:0] == 4'b1110 ? 9'b000_000_111 :
rgbi_ram[3:0] == 4'b1111 ? 9'b000_000_000 : rgbi[3:0] == 4'b1111 ? 9'b000_000_000 :
9'd0; 9'd0;