1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-02-13 19:34:09 +00:00
Commit Graph

4 Commits

Author SHA1 Message Date
Marcel
156dbc1de7 data_io: prevent spurious wr signal with power-up-don't care 2020-05-24 03:22:13 +02:00
Gyorgy Szombathelyi
4d75414b64 MiST: update data_io 2020-03-19 13:20:24 +01:00
Gyorgy Szombathelyi
07b518c502 MiST: update data_io with direct upload 2020-02-14 16:01:29 +01:00
Marcel
7814ab67db Some Changes 2019-06-11 20:31:33 +02:00