mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-03-01 17:26:35 +00:00
17 lines
234 B
Verilog
17 lines
234 B
Verilog
|
|
module lfsr(
|
|
output [N-1:0] rnd
|
|
);
|
|
|
|
parameter N = 23;
|
|
|
|
lcell lc0((rnd[N - 1] ^ rnd[N - 6]), rnd[0]);
|
|
generate
|
|
genvar i;
|
|
for (i = 0; i <= N - 2; i = i + 1) begin : lcn
|
|
lcell lc(rnd[i], rnd[i + 1]);
|
|
end
|
|
endgenerate
|
|
|
|
endmodule
|