mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-03-02 01:30:39 +00:00
6 lines
433 B
Plaintext
6 lines
433 B
Plaintext
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "biu_max.v"]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "biu_min.v"]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "eu_rom.v"]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "i8088.v"]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "mcl86_eu_core.v"]
|