mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-04-18 16:17:42 +00:00
7 lines
602 B
Plaintext
7 lines
602 B
Plaintext
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "tv80_core.v"]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "tv80_alu.v"]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "tv80_mcode.v"]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "tv80_reg.v"]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "tv80e.v"]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "tv80n.v"]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "tv80s.v"] |