mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-04-29 13:32:38 +00:00
4 lines
188 B
Plaintext
4 lines
188 B
Plaintext
set_global_assignment -name IP_TOOL_NAME "RAM: 1-PORT"
|
|
set_global_assignment -name IP_TOOL_VERSION "13.1"
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "ram.v"]
|