mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-01-13 15:17:55 +00:00
138 lines
7.5 KiB
Plaintext
138 lines
7.5 KiB
Plaintext
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Copyright (C) 1991-2013 Altera Corporation
|
|
# Your use of Altera Corporation's design tools, logic functions
|
|
# and other software and tools, and its AMPP partner logic
|
|
# functions, and any output files from any of the foregoing
|
|
# (including device programming or simulation files), and any
|
|
# associated documentation or information are expressly subject
|
|
# to the terms and conditions of the Altera Program License
|
|
# Subscription Agreement, Altera MegaCore Function License
|
|
# Agreement, or other applicable license agreement, including,
|
|
# without limitation, that your use is for the sole purpose of
|
|
# programming logic devices manufactured by Altera and sold by
|
|
# Altera or its authorized distributors. Please refer to the
|
|
# applicable agreement for further details.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Quartus II 64-Bit
|
|
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
|
|
# Date created = 15:12:41 May 07, 2018
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Notes:
|
|
#
|
|
# 1) The default values for assignments are stored in the file:
|
|
# galaga_mist_assignment_defaults.qdf
|
|
# If this file doesn't exist, see file:
|
|
# assignment_defaults.qdf
|
|
#
|
|
# 2) Altera recommends that you do not modify this file. This
|
|
# file is updated automatically by the Quartus II software
|
|
# and any changes you make may be lost or overwritten.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.1.0
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:45:13 JUNE 17,2016"
|
|
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
|
|
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
|
|
set_location_assignment PIN_7 -to LED
|
|
set_location_assignment PIN_54 -to CLOCK_27
|
|
set_location_assignment PIN_144 -to VGA_R[5]
|
|
set_location_assignment PIN_143 -to VGA_R[4]
|
|
set_location_assignment PIN_142 -to VGA_R[3]
|
|
set_location_assignment PIN_141 -to VGA_R[2]
|
|
set_location_assignment PIN_137 -to VGA_R[1]
|
|
set_location_assignment PIN_135 -to VGA_R[0]
|
|
set_location_assignment PIN_133 -to VGA_B[5]
|
|
set_location_assignment PIN_132 -to VGA_B[4]
|
|
set_location_assignment PIN_125 -to VGA_B[3]
|
|
set_location_assignment PIN_121 -to VGA_B[2]
|
|
set_location_assignment PIN_120 -to VGA_B[1]
|
|
set_location_assignment PIN_115 -to VGA_B[0]
|
|
set_location_assignment PIN_114 -to VGA_G[5]
|
|
set_location_assignment PIN_113 -to VGA_G[4]
|
|
set_location_assignment PIN_112 -to VGA_G[3]
|
|
set_location_assignment PIN_111 -to VGA_G[2]
|
|
set_location_assignment PIN_110 -to VGA_G[1]
|
|
set_location_assignment PIN_106 -to VGA_G[0]
|
|
set_location_assignment PIN_136 -to VGA_VS
|
|
set_location_assignment PIN_119 -to VGA_HS
|
|
set_location_assignment PIN_65 -to AUDIO_L
|
|
set_location_assignment PIN_80 -to AUDIO_R
|
|
set_location_assignment PIN_105 -to SPI_DO
|
|
set_location_assignment PIN_88 -to SPI_DI
|
|
set_location_assignment PIN_126 -to SPI_SCK
|
|
set_location_assignment PIN_127 -to SPI_SS2
|
|
set_location_assignment PIN_91 -to SPI_SS3
|
|
set_location_assignment PIN_13 -to CONF_DATA0
|
|
set_location_assignment PLL_1 -to "pll:pll|altpll:altpll_component"
|
|
set_global_assignment -name FAMILY "Cyclone III"
|
|
set_global_assignment -name TOP_LEVEL_ENTITY galaga_mist
|
|
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
|
|
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
|
|
set_global_assignment -name DEVICE EP3C25E144C8
|
|
set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL"
|
|
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
|
|
set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON
|
|
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
|
|
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
|
|
set_global_assignment -name GENERATE_RBF_FILE ON
|
|
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
|
|
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
|
|
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
|
|
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
|
|
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
|
|
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
|
|
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
|
|
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
|
|
|
set_global_assignment -name VHDL_FILE rtl/mb88.vhd
|
|
set_global_assignment -name VERILOG_FILE rtl/keyboard.v
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/hq2x.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/video_mixer.sv
|
|
set_global_assignment -name VHDL_FILE rtl/stars_machine.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/stars.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/sp_palette.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/sp_graphx.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/sound_seq.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/sound_samples.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/sound_machine.vhd
|
|
set_global_assignment -name VERILOG_FILE rtl/scandoubler.v
|
|
set_global_assignment -name VHDL_FILE rtl/rgb.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/pll.vhd
|
|
set_global_assignment -name VERILOG_FILE rtl/osd.v
|
|
set_global_assignment -name VERILOG_FILE rtl/mist_io.v
|
|
set_global_assignment -name VHDL_FILE rtl/galaga_mist.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/galaga_cpu3.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/galaga_cpu2.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/galaga_cpu1.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/galaga.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/gen_ram.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/dac.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/cs54xx_prog.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/bg_palette.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/bg_graphx.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/gen_video.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/T80/T80se.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/T80/T80_Pack.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/T80/T80_Reg.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/T80/T80_MCode.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/T80/T80_ALU.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/T80/T80.vhd
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top |