mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-05-02 14:40:33 +00:00
198 lines
8.3 KiB
Plaintext
198 lines
8.3 KiB
Plaintext
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Copyright (C) 1991-2013 Altera Corporation
|
|
# Your use of Altera Corporation's design tools, logic functions
|
|
# and other software and tools, and its AMPP partner logic
|
|
# functions, and any output files from any of the foregoing
|
|
# (including device programming or simulation files), and any
|
|
# associated documentation or information are expressly subject
|
|
# to the terms and conditions of the Altera Program License
|
|
# Subscription Agreement, Altera MegaCore Function License
|
|
# Agreement, or other applicable license agreement, including,
|
|
# without limitation, that your use is for the sole purpose of
|
|
# programming logic devices manufactured by Altera and sold by
|
|
# Altera or its authorized distributors. Please refer to the
|
|
# applicable agreement for further details.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Quartus II 64-Bit
|
|
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
|
|
# Date created = 00:15:44 July 06, 2018
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Notes:
|
|
#
|
|
# 1) The default values for assignments are stored in the file:
|
|
# kc87_assignment_defaults.qdf
|
|
# If this file doesn't exist, see file:
|
|
# assignment_defaults.qdf
|
|
#
|
|
# 2) Altera recommends that you do not modify this file. This
|
|
# file is updated automatically by the Quartus II software
|
|
# and any changes you make may be lost or overwritten.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
|
|
|
|
|
|
# Project-Wide Assignments
|
|
# ========================
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:04:18 MAY 11, 2014"
|
|
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
|
|
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
|
|
|
|
# Classic Timing Assignments
|
|
# ==========================
|
|
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
|
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
|
|
|
# Analysis & Synthesis Assignments
|
|
# ================================
|
|
set_global_assignment -name FAMILY "Cyclone III"
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS OFF
|
|
set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP
|
|
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
|
|
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
|
|
set_global_assignment -name TOP_LEVEL_ENTITY KC87_mist
|
|
|
|
# Fitter Assignments
|
|
# ==================
|
|
set_global_assignment -name DEVICE EP3C25E144C8
|
|
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
|
|
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
|
|
set_global_assignment -name ENABLE_NCE_PIN OFF
|
|
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
|
|
set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL"
|
|
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
|
|
set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON
|
|
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
|
|
|
# EDA Netlist Writer Assignments
|
|
# ==============================
|
|
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
|
|
|
|
# Assembler Assignments
|
|
# =====================
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
|
|
set_global_assignment -name STRATIX_CONFIGURATION_DEVICE EPCS4
|
|
set_global_assignment -name GENERATE_RBF_FILE ON
|
|
|
|
# SignalTap II Assignments
|
|
# ========================
|
|
set_global_assignment -name ENABLE_SIGNALTAP ON
|
|
set_global_assignment -name USE_SIGNALTAP_FILE kc87.stp
|
|
|
|
# Power Estimation Assignments
|
|
# ============================
|
|
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
|
|
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
|
|
|
|
# Advanced I/O Timing Assignments
|
|
# ===============================
|
|
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
|
|
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
|
|
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
|
|
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
|
|
|
|
# start EDA_TOOL_SETTINGS(eda_simulation)
|
|
# ---------------------------------------
|
|
|
|
# EDA Netlist Writer Assignments
|
|
# ==============================
|
|
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_simulation
|
|
|
|
# end EDA_TOOL_SETTINGS(eda_simulation)
|
|
# -------------------------------------
|
|
|
|
# -----------------------
|
|
# start ENTITY(KC87_mist)
|
|
|
|
# Fitter Assignments
|
|
# ==================
|
|
set_location_assignment PIN_54 -to CLOCK_27
|
|
set_location_assignment PIN_7 -to LED
|
|
set_location_assignment PIN_144 -to VGA_R[5]
|
|
set_location_assignment PIN_143 -to VGA_R[4]
|
|
set_location_assignment PIN_142 -to VGA_R[3]
|
|
set_location_assignment PIN_141 -to VGA_R[2]
|
|
set_location_assignment PIN_137 -to VGA_R[1]
|
|
set_location_assignment PIN_135 -to VGA_R[0]
|
|
set_location_assignment PIN_133 -to VGA_B[5]
|
|
set_location_assignment PIN_132 -to VGA_B[4]
|
|
set_location_assignment PIN_125 -to VGA_B[3]
|
|
set_location_assignment PIN_121 -to VGA_B[2]
|
|
set_location_assignment PIN_120 -to VGA_B[1]
|
|
set_location_assignment PIN_115 -to VGA_B[0]
|
|
set_location_assignment PIN_114 -to VGA_G[5]
|
|
set_location_assignment PIN_113 -to VGA_G[4]
|
|
set_location_assignment PIN_112 -to VGA_G[3]
|
|
set_location_assignment PIN_111 -to VGA_G[2]
|
|
set_location_assignment PIN_110 -to VGA_G[1]
|
|
set_location_assignment PIN_106 -to VGA_G[0]
|
|
set_location_assignment PIN_136 -to VGA_VS
|
|
set_location_assignment PIN_119 -to VGA_HS
|
|
set_location_assignment PIN_105 -to SPI_DO
|
|
set_location_assignment PIN_88 -to SPI_DI
|
|
set_location_assignment PIN_126 -to SPI_SCK
|
|
set_location_assignment PIN_127 -to SPI_SS2
|
|
set_location_assignment PIN_91 -to SPI_SS3
|
|
set_location_assignment PIN_90 -to SPI_SS4
|
|
set_location_assignment PIN_13 -to CONF_DATA0
|
|
|
|
# start DESIGN_PARTITION(Top)
|
|
# ---------------------------
|
|
|
|
# Incremental Compilation Assignments
|
|
# ===================================
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
|
|
|
# end DESIGN_PARTITION(Top)
|
|
# -------------------------
|
|
|
|
# end ENTITY(KC87_mist)
|
|
# ---------------------
|
|
|
|
# ------------------
|
|
# start ENTITY(kc87)
|
|
|
|
# end ENTITY(kc87)
|
|
# ----------------
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/KC87_mist.sv
|
|
set_global_assignment -name VHDL_FILE rtl/kc87.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/roms/bootloader.vhdl
|
|
set_global_assignment -name VHDL_FILE rtl/intcontroller.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/ctc.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/pio.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/pport.vhd
|
|
set_global_assignment -name QIP_FILE rtl/mram.qip
|
|
set_global_assignment -name VHDL_FILE rtl/dualsram.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/video.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/ps2kc.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/ps2if.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/uart.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/ctc_channel.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/pio_port.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/chargen.vhdl
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/hq2x.sv
|
|
set_global_assignment -name VERILOG_FILE rtl/mist_io.v
|
|
set_global_assignment -name VERILOG_FILE rtl/osd.v
|
|
set_global_assignment -name VERILOG_FILE rtl/pll.v
|
|
set_global_assignment -name VERILOG_FILE rtl/scandoubler.v
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/video_mixer.sv
|
|
set_global_assignment -name VHDL_FILE rtl/t80/T80se.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/t80/T80_Reg.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/t80/T80_Pack.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/t80/T80_MCode.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/t80/T80_ALU.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/t80/T80.vhd
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top |