1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-05-04 07:19:03 +00:00
Files
Gehstock.Mist_FPGA/Arcade_MiST/Ladybug Hardware/LadyBug_MiST/rtl/build_id.v
2019-03-09 02:15:24 +01:00

3 lines
56 B
Verilog

`define BUILD_DATE "190309"
`define BUILD_TIME "020951"