1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-04-30 21:58:59 +00:00
Files
Gehstock.Mist_FPGA/Computer_MiST/Apple - 2_MiST/rtl/build_id.v
Gehstock b4920d3288 1
2018-10-27 14:54:23 +02:00

3 lines
56 B
Verilog

`define BUILD_DATE "180506"
`define BUILD_TIME "191822"