mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-01-20 17:47:33 +00:00
17 lines
374 B
VHDL
17 lines
374 B
VHDL
-------------------------------------------------------------------------------
|
|
--
|
|
-- The Timer/Counter unit.
|
|
--
|
|
-- $Id: timer-c.vhd,v 1.2 2005/06/11 10:08:43 arniml Exp $
|
|
--
|
|
-- All rights reserved
|
|
--
|
|
-------------------------------------------------------------------------------
|
|
|
|
configuration t48_timer_rtl_c0 of t48_timer is
|
|
|
|
for rtl
|
|
end for;
|
|
|
|
end t48_timer_rtl_c0;
|