mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-04-25 20:11:30 +00:00
2 lines
176 B
Plaintext
2 lines
176 B
Plaintext
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) bc6502.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) addsub.v ] |