mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-01-26 11:51:56 +00:00
15 lines
363 B
VHDL
15 lines
363 B
VHDL
-------------------------------------------------------------------------------
|
|
--
|
|
-- $Id: clock_ctrl-c.vhd 295 2009-04-01 19:32:48Z arniml $
|
|
--
|
|
-- The clock control unit.
|
|
--
|
|
-------------------------------------------------------------------------------
|
|
|
|
configuration t48_clock_ctrl_rtl_c0 of t48_clock_ctrl is
|
|
|
|
for rtl
|
|
end for;
|
|
|
|
end t48_clock_ctrl_rtl_c0;
|