1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-05-04 07:19:03 +00:00
Files
Gehstock.Mist_FPGA/Computer_MiST/Commodore - MAX_MiST/rtl/build_id.sv
Gehstock b4920d3288 1
2018-10-27 14:54:23 +02:00

3 lines
56 B
Systemverilog

`define BUILD_DATE "180103"
`define BUILD_TIME "021747"