mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-04-25 20:11:30 +00:00
11 lines
177 B
Verilog
11 lines
177 B
Verilog
module MUX #(
|
|
parameter N=1
|
|
) (
|
|
output wire o,
|
|
input wire i,
|
|
input wire [N-1:0] s,
|
|
input wire [N-1:0] d);
|
|
|
|
assign o = (|s) ? &(d|(~s)) : i;
|
|
endmodule
|