mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-04-25 03:54:57 +00:00
20 lines
500 B
VHDL
20 lines
500 B
VHDL
-------------------------------------------------------------------------------
|
|
--
|
|
-- The Arithmetic Logic Unit (ALU).
|
|
-- It contains the ALU core plus the Accumulator and the Temp Reg.
|
|
--
|
|
-- $Id: alu-c.vhd 295 2009-04-01 19:32:48Z arniml $
|
|
--
|
|
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
|
|
--
|
|
-- All rights reserved
|
|
--
|
|
-------------------------------------------------------------------------------
|
|
|
|
configuration t48_alu_rtl_c0 of t48_alu is
|
|
|
|
for rtl
|
|
end for;
|
|
|
|
end t48_alu_rtl_c0;
|