mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-01-31 13:51:56 +00:00
15 lines
1.2 KiB
Plaintext
15 lines
1.2 KiB
Plaintext
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) mist.vhd]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) user_io.v]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) data_io.v]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) mist_video.v]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) scandoubler.v]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) osd.v]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) arcade_inputs.v]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) rgb2ypbpr.v]
|
|
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) cofi.sv]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) sd_card.v]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ide.v]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ide_fifo.v]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) cdda_fifo.v]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) dac.vhd]
|