mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-04-29 21:37:19 +00:00
19 lines
477 B
VHDL
19 lines
477 B
VHDL
-------------------------------------------------------------------------------
|
|
--
|
|
-- Parametrizable, generic RAM with enable.
|
|
--
|
|
-- $Id: generic_ram_ena-c.vhd 295 2009-04-01 19:32:48Z arniml $
|
|
--
|
|
-- Copyright (c) 2006, Arnim Laeuger (arniml@opencores.org)
|
|
--
|
|
-- All rights reserved
|
|
--
|
|
-------------------------------------------------------------------------------
|
|
|
|
configuration generic_ram_ena_rtl_c0 of generic_ram_ena is
|
|
|
|
for rtl
|
|
end for;
|
|
|
|
end generic_ram_ena_rtl_c0;
|