mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-04-25 20:11:30 +00:00
8 lines
599 B
Plaintext
8 lines
599 B
Plaintext
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt49.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt49_bus.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt49_div.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt49_cen.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt49_eg.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt49_exp.v ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jt49_noise.v ]
|