mirror of
https://github.com/Gehstock/Mist_FPGA.git
synced 2026-02-11 18:44:43 +00:00
27 lines
855 B
Systemverilog
27 lines
855 B
Systemverilog
// Copyright Jamie Iles, 2017
|
|
//
|
|
// This file is part of s80x86.
|
|
//
|
|
// s80x86 is free software: you can redistribute it and/or modify
|
|
// it under the terms of the GNU General Public License as published by
|
|
// the Free Software Foundation, either version 3 of the License, or
|
|
// (at your option) any later version.
|
|
//
|
|
// s80x86 is distributed in the hope that it will be useful,
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
// GNU General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU General Public License
|
|
// along with s80x86. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
task do_enter_frame_temp_addr;
|
|
output [15:0] out;
|
|
input [15:0] a;
|
|
input [4:0] b;
|
|
|
|
begin
|
|
out = a - ({10'b0, b, 1'b0});
|
|
end
|
|
endtask
|