1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-04-30 21:58:59 +00:00
Files
Gehstock.Mist_FPGA/common/Video/i8244/i8244_sync_gen-c.vhd
2019-07-22 23:42:05 +02:00

15 lines
378 B
VHDL

-------------------------------------------------------------------------------
--
-- i8244 Video Display Controller
--
-- $Id: i8244_sync_gen-c.vhd,v 1.2 2007/02/05 21:57:37 arnim Exp $
--
-------------------------------------------------------------------------------
configuration i8244_sync_gen_rtl_c0 of i8244_sync_gen is
for rtl
end for;
end i8244_sync_gen_rtl_c0;