1
0
mirror of synced 2026-01-27 20:48:24 +00:00

Uploaded 7_14_2020

This commit is contained in:
MicroCoreLabs
2020-07-14 11:30:57 -07:00
parent 8e783a1dd9
commit 72cf158fd9
2 changed files with 34 additions and 1 deletions

View File

@@ -8,6 +8,7 @@ My YouTube Channel with some videos of the stuff in action: www.youtube.com/chan
Emulated Processors:
MCL68 - Motorola 68000 Emulator written in C
RISCV - Simple and compact RISC-V RS32I implementation written in C
Microsequencer-based processors:
@@ -21,7 +22,6 @@ Other processors:
MCLR5 - Quad-Issue Superscalar RISCV
Lockstep Quad Modular Redundant System
RISCV C Version - Simple and compact RISC-V RS32I implementation written in C
Misc: