mirror of
https://github.com/YosysHQ/nextpnr.git
synced 2026-01-11 23:53:21 +00:00
13 lines
173 B
Verilog
13 lines
173 B
Verilog
module top(input clk, rst, output reg [7:0] leds);
|
|
|
|
reg [7:0] ctr;
|
|
always @(posedge clk)
|
|
if (rst)
|
|
ctr <= 8'h00;
|
|
else
|
|
ctr <= ctr + 1'b1;
|
|
|
|
assign leds = ctr;
|
|
|
|
endmodule
|