1
0
mirror of https://github.com/YosysHQ/nextpnr.git synced 2026-05-03 06:38:34 +00:00
Files
YosysHQ.nextpnr/ice40
Sylvain Munaut bd68d6035c ice40: Fix output register timing analysis for registered output enable
Wrong bits were being tested. [5:4] is what's controlling the output
enable path.

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
2020-03-29 10:27:42 +02:00
..
2018-07-30 13:57:14 +02:00
2018-06-13 12:30:15 +02:00
2019-02-23 17:39:20 +01:00
2019-09-15 15:59:16 +01:00
2018-08-04 08:15:49 +02:00
2019-09-03 11:53:43 +01:00
2019-02-23 17:39:20 +01:00
2018-11-16 13:25:51 +00:00
2018-08-19 16:53:34 +02:00
2018-06-12 13:09:36 +02:00
2019-12-27 10:44:30 +00:00
2020-03-19 21:35:31 +00:00
2018-08-08 20:14:18 +02:00
2018-07-21 12:22:41 +02:00
2018-07-21 17:02:53 +02:00