github.com/YosysHQ.nextpnr
1
0
Fork 0
mirror of https://github.com/YosysHQ/nextpnr.git synced 2026-01-26 20:22:44 +00:00
Code Issues Releases Wiki Activity
Files
5dcb59b13decab276ac736b0b06b4ccebcf83f62
YosysHQ.nextpnr/common
History
gatecat 5dcb59b13d Merge pull request #576 from litghost/add_cell_bel_pin_mapping 
Complete FPGA interchange Arch to the point where it can route a wire
2021-02-19 08:41:58 +00:00
..
arch_pybindings_shared.h
arch: Add getNameDelimiter API for string lists
2021-02-02 16:59:40 +00:00
archcheck.cc
Mark IdString and IdStringList single argument constructors explicit.
2021-02-04 16:38:07 -08:00
bits.cc
Add a Bits utility library.
2021-02-17 11:00:39 -08:00
bits.h
Add a Bits utility library.
2021-02-17 11:00:39 -08:00
chain_utils.h
common/chain_utils: Don't allow overlapping chains
2018-12-19 10:36:55 +00:00
command.cc
Expose ice40 arch placer-heap internal parameters.
2021-02-18 00:06:23 +02:00
command.h
Preserve cmd parameters when loading json from GUI
2020-09-04 17:14:30 +02:00
constraints.h
Working on standing up initial constraints system.
2021-02-17 12:03:16 -08:00
constraints.impl.h
Working on standing up initial constraints system.
2021-02-17 12:03:16 -08:00
design_utils.cc
Add getBelHidden and add some missing "override" statements.
2021-02-11 14:58:02 -08:00
design_utils.h
nexus: Refactor DSP macro splitting to make it more generic
2020-11-30 08:45:28 +00:00
embed.cc
Fix clangformat and execute it
2020-06-27 13:20:16 +02:00
embed.h
Fix clangformat and execute it
2020-06-27 13:20:16 +02:00
exclusive_state_groups.h
Use Bits library for bit instrisics.
2021-02-17 12:03:17 -08:00
exclusive_state_groups.impl.h
Working on standing up initial constraints system.
2021-02-17 12:03:16 -08:00
fast_bels.h
Run "make clangformat".
2021-02-02 07:44:49 -08:00
handle_error.cc
Initial conversion to pybind11
2020-07-23 18:35:18 +02:00
log.cc
Renamed LogLevel members, to prevent issue with system defines on Windows
2018-12-05 19:58:38 +01:00
log.h
Renamed LogLevel members, to prevent issue with system defines on Windows
2018-12-05 19:58:38 +01:00
nextpnr.cc
Start making use of getBelPinsForCellPin API
2021-02-10 14:18:12 +00:00
nextpnr.h
Working on standing up initial constraints system.
2021-02-17 12:03:16 -08:00
place_common.cc
Remove isValidBelForCell
2021-02-16 13:31:36 +00:00
place_common.h
placer1: Consider regions during placement
2019-03-22 10:31:54 +00:00
placer1.cc
Remove isValidBelForCell
2021-02-16 13:31:36 +00:00
placer1.h
placer1: Add routeability optimisation (off by default)
2020-02-12 10:41:27 +00:00
placer_heap.cc
Expose ice40 arch placer-heap internal parameters.
2021-02-18 00:06:23 +02:00
placer_heap.h
Rename Partition -> BelBucket.
2021-02-02 07:34:56 -08:00
pybindings.cc
Remove the unused CellInfo::pins field
2021-02-10 10:42:26 +00:00
pybindings.h
generic: Use IdStringList for all arch object names
2021-02-02 17:00:56 +00:00
pycontainers.h
clangformat
2020-07-25 10:17:13 +02:00
pywrappers.h
python: Fix handling of None in pybind11
2020-09-14 14:17:07 +01:00
relptr.h
Add RelSlice::ssize and use it when comparing with signed ints.
2021-02-05 10:12:13 -08:00
router1.cc
router1: Support for multiple bel pins per cell pin
2021-02-10 14:46:03 +00:00
router1.h
clangformat run
2019-06-25 18:19:25 +02:00
router2.cc
router2: Support for multiple bel pins per cell pin
2021-02-10 15:14:44 +00:00
router2.h
router2: Make magic numbers configurable
2020-02-03 11:38:31 +00:00
sdf.cc
sdf: Working on support for CVC
2019-10-24 12:37:07 +01:00
svg.cc
svg: Basic SVG graphics rendering
2020-02-15 11:35:51 +00:00
timing_opt.cc
generic: Use IdStringList for all arch object names
2021-02-02 17:00:56 +00:00
timing_opt.h
clangformat run
2019-06-25 18:19:25 +02:00
timing.cc
Start making use of getBelPinsForCellPin API
2021-02-10 14:18:12 +00:00
timing.h
timing_opt: Functions to calculate arc delay limits
2018-12-06 10:53:01 +00:00
util.h
Refactor "get only from iterator" to a utility.
2021-02-17 12:03:17 -08:00
version.h.in
Change version to git describe and make set-able from outside
2020-01-11 11:38:45 +01:00