mirror of
https://github.com/YosysHQ/nextpnr.git
synced 2026-02-19 14:05:51 +00:00
This commit solves implicit cascading when clock signal drives DCC and logic Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
This commit solves implicit cascading when clock signal drives DCC and logic Signed-off-by: Maciej Dudek <mdudek@antmicro.com>