mirror of
https://github.com/YosysHQ/nextpnr.git
synced 2026-02-11 10:44:58 +00:00
6 lines
57 B
Verilog
6 lines
57 B
Verilog
module top(input i, output o);
|
|
|
|
assign o = i;
|
|
|
|
endmodule
|