mirror of
https://github.com/YosysHQ/nextpnr.git
synced 2026-02-16 12:53:25 +00:00
prjunnamed normalizes ports that are not present in the primitive to be all-x. On iCE40, this can cause a false placement conflict between `SB_IO` cells where one's clock input is `x` and another's is some other net.