mirror of
https://github.com/YosysHQ/nextpnr.git
synced 2026-01-13 15:27:37 +00:00
b22eebac30
* both instances of the new PLLVR type are supported;
* primitive placement is optimized for the use of dedicated PLL clock
pins;
* all 4 outputs of each primitive can use the clock nets (only 5 lines
in total at the same time so far).
Signed-off-by: YRabbit <rabbit@yrabbit.cyou>