mirror of
https://github.com/YosysHQ/nextpnr.git
synced 2026-01-16 16:29:03 +00:00
This increases parallelism and should make the FPGA interchange CI faster Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
This increases parallelism and should make the FPGA interchange CI faster Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>