YosysHQ.nextpnr/fpga_interchange/examples/ff/ff.v

module top(input clk, input d, input r, output reg q);

always @(posedge clk)
begin
    if(r)
        q <= 1'b0;
    else
        q <= d;
end

endmodule