mirror of
https://github.com/YosysHQ/nextpnr.git
synced 2026-02-19 22:15:45 +00:00
12 lines
199 B
Verilog
12 lines
199 B
Verilog
module INV(input I, output O);
|
|
|
|
LUT1 #(.INIT(2'b01)) _TECHMAP_REPLACE_ (.I0(I), .O(O));
|
|
|
|
endmodule
|
|
|
|
module BUF(input I, output O);
|
|
|
|
LUT1 #(.INIT(2'b10)) _TECHMAP_REPLACE_ (.I0(I), .O(O));
|
|
|
|
endmodule
|