github.com/YosysHQ.nextpnr
1
0
Fork 0
mirror of https://github.com/YosysHQ/nextpnr.git synced 2026-02-08 09:21:33 +00:00
Code Issues Releases Wiki Activity
Files
eecc6147dfd560e28d630ef4fa82bcebb28e48a2
YosysHQ.nextpnr/fpga_interchange/examples/tests/wire/basys3.xdc
Alessandro Comodi 15e945aa1c interchange: added boards and group testing across multiple boards 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
2021-03-23 21:05:58 +01:00

6 lines
181 B
Tcl
Raw Blame History

set_property PACKAGE_PIN V17 [get_ports i]
set_property PACKAGE_PIN U16 [get_ports o]
set_property IOSTANDARD LVCMOS33 [get_ports i]
set_property IOSTANDARD LVCMOS33 [get_ports o]
Reference in New Issue View Git Blame Copy Permalink