mirror of
https://github.com/YosysHQ/nextpnr.git
synced 2026-04-25 03:44:35 +00:00
5 lines
166 B
Verilog
5 lines
166 B
Verilog
// Inverter support is still a TODO
|
|
module INV(input A, output Z);
|
|
LUT4 #(.INIT("0x5555")) _TECHMAP_REPLACE_ (.A(A), .B(1'b1), .C(1'b1), .D(1'b1), .Z(Z));
|
|
endmodule
|