github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-29 21:28:23 +00:00
Code Issues Releases Wiki Activity

Added "yosys -D" feature

Browse Source
This commit is contained in:
Clifford Wolf
2016-04-21 23:28:37 +02:00
parent 1565d1af69
commit 0bc95f1e04
113 changed files with 172 additions and 145 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/simplemap.cc
View File

@@ -543,7 +543,7 @@ struct SimplemapPass : public Pass {
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
log_header("Executing SIMPLEMAP pass (map simple cells to gate primitives).\n");
log_header(design, "Executing SIMPLEMAP pass (map simple cells to gate primitives).\n");
extra_args(args, 1, design);
std::map<RTLIL::IdString, void(*)(RTLIL::Module*, RTLIL::Cell*)> mappers;