github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-30 05:36:39 +00:00
Code Issues Releases Wiki Activity

docs: more tidying

Browse Source 
Fix 010 pdf link.
Swap yosys script code blocks for literal includes.
Fix broken example code.
This commit is contained in:
Krystine Sherwin
2023-11-16 09:46:47 +13:00
parent bb7ebec38c
commit 0fb511905a
4 changed files with 50 additions and 62 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/appendix/APPNOTE_010_Verilog_to_BLIF.rst
View File

@@ -29,7 +29,7 @@ Download
========
This document was originally published in April 2015:
:download:`Converting Verilog to BLIF PDF</_downloads/APPNOTE_012_Verilog_to_BTOR.pdf>`
:download:`Converting Verilog to BLIF PDF</_downloads/APPNOTE_010_Verilog_to_BLIF.pdf>`
..
Installation