github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-02 14:31:37 +00:00
Code Issues Releases Wiki Activity

Added module->ports

Browse Source
This commit is contained in:
Clifford Wolf
2014-08-14 16:13:42 +02:00
parent 746aac540b
commit 1bf7a18fec
9 changed files with 23 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/extract.cc
View File

@@ -726,14 +726,14 @@ struct ExtractPass : public Pass {
newMod->name = stringf("\\needle%05d_%s_%dx", needleCounter++, id2cstr(haystack_map.at(result.graphId)->name), result.totalMatchesAfterLimits);
map->add(newMod);
int portCounter = 1;
for (auto wire : wires) {
RTLIL::Wire *newWire = newMod->addWire(wire->name, wire->width);
newWire->port_id = portCounter++;
newWire->port_input = true;
newWire->port_output = true;
}
newMod->fixup_ports();
for (auto cell : cells) {
RTLIL::Cell *newCell = newMod->addCell(cell->name, cell->type);
newCell->parameters = cell->parameters;