github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-22 07:27:46 +00:00
Code Issues Releases Wiki Activity

Fix segfault from shift with 0-width signed arg.

Browse Source 
Fixes #5684.
This commit is contained in:
Chris Hathhorn
2026-02-12 21:51:38 -06:00
parent bfd1401b32
commit 1e852cef16
2 changed files with 50 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
kernel/calc.cc
View File

@@ -291,7 +291,7 @@ static RTLIL::Const const_shift_worker(const RTLIL::Const &arg1, const RTLIL::Co
if (pos < 0)
result.set(i, vacant_bits);
else if (pos >= BigInteger(GetSize(arg1)))
result.set(i, sign_ext ? arg1.back() : vacant_bits);
result.set(i, sign_ext && !arg1.empty() ? arg1.back() : vacant_bits);
else
result.set(i, arg1[pos.toInt()]);
}